
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 10)  (142 539)  (142 539)  routing T_3_33.span4_horz_r_10 <X> T_3_33.lc_trk_g1_2
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (5 11)  (143 538)  (143 538)  routing T_3_33.span4_horz_r_10 <X> T_3_33.lc_trk_g1_2
 (7 11)  (145 538)  (145 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (6 2)  (198 531)  (198 531)  routing T_4_33.span12_vert_11 <X> T_4_33.lc_trk_g0_3
 (7 2)  (199 531)  (199 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (4 6)  (196 535)  (196 535)  routing T_4_33.span4_vert_38 <X> T_4_33.lc_trk_g0_6
 (5 7)  (197 534)  (197 534)  routing T_4_33.span4_vert_38 <X> T_4_33.lc_trk_g0_6
 (6 7)  (198 534)  (198 534)  routing T_4_33.span4_vert_38 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_38 lc_trk_g0_6
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g0_3 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (4 4)  (250 532)  (250 532)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g0_4
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (4 5)  (250 533)  (250 533)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g0_4
 (5 5)  (251 533)  (251 533)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (12 6)  (268 535)  (268 535)  routing T_5_33.span4_vert_37 <X> T_5_33.span4_horz_l_14


IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (304 540)  (304 540)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g1_4
 (5 13)  (305 541)  (305 541)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g1_4
 (7 13)  (307 541)  (307 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_horz_r_0 <X> T_7_33.span4_horz_l_12
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (4 1)  (358 529)  (358 529)  routing T_7_33.span4_horz_r_0 <X> T_7_33.lc_trk_g0_0
 (5 1)  (359 529)  (359 529)  routing T_7_33.span4_horz_r_0 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (4 9)  (358 537)  (358 537)  routing T_7_33.span4_horz_r_0 <X> T_7_33.lc_trk_g1_0
 (5 9)  (359 537)  (359 537)  routing T_7_33.span4_horz_r_0 <X> T_7_33.lc_trk_g1_0
 (7 9)  (361 537)  (361 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_0 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g0_4 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (4 5)  (412 533)  (412 533)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g0_4
 (5 5)  (413 533)  (413 533)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g0_4
 (7 5)  (415 533)  (415 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_horz_r_0 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_6 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g1_6 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (12 11)  (580 538)  (580 538)  routing T_11_33.lc_trk_g1_6 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (4 14)  (562 543)  (562 543)  routing T_11_33.span12_vert_6 <X> T_11_33.lc_trk_g1_6
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit
 (4 15)  (562 542)  (562 542)  routing T_11_33.span12_vert_6 <X> T_11_33.lc_trk_g1_6
 (5 15)  (563 542)  (563 542)  routing T_11_33.span12_vert_6 <X> T_11_33.lc_trk_g1_6
 (7 15)  (565 542)  (565 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_15_33

 (11 0)  (795 528)  (795 528)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_l_12
 (12 0)  (796 528)  (796 528)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_l_12
 (13 1)  (797 529)  (797 529)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_r_0
 (14 1)  (798 529)  (798 529)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_r_0


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (832 541)  (832 541)  routing T_16_33.span4_horz_r_4 <X> T_16_33.lc_trk_g1_4
 (5 13)  (833 541)  (833 541)  routing T_16_33.span4_horz_r_4 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (4 0)  (890 528)  (890 528)  routing T_17_33.span4_horz_r_8 <X> T_17_33.lc_trk_g0_0
 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (5 1)  (891 529)  (891 529)  routing T_17_33.span4_horz_r_8 <X> T_17_33.lc_trk_g0_0
 (7 1)  (893 529)  (893 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_19_33

 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_1 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1002 528)  (1002 528)  routing T_19_33.span4_vert_1 <X> T_19_33.lc_trk_g0_1
 (14 0)  (1018 528)  (1018 528)  routing T_19_33.span4_horz_l_12 <X> T_19_33.span4_vert_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (13 1)  (1017 529)  (1017 529)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_r_0
 (14 1)  (1018 529)  (1018 529)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_r_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g0_4
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1052 541)  (1052 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (14 1)  (1234 529)  (1234 529)  routing T_23_33.span4_horz_l_12 <X> T_23_33.span4_horz_r_0


IO_Tile_25_33

 (4 0)  (1322 528)  (1322 528)  routing T_25_33.span4_horz_r_8 <X> T_25_33.lc_trk_g0_0
 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (5 1)  (1323 529)  (1323 529)  routing T_25_33.span4_horz_r_8 <X> T_25_33.lc_trk_g0_0
 (7 1)  (1325 529)  (1325 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (4 4)  (1364 532)  (1364 532)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g0_4
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1364 540)  (1364 540)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g1_4
 (5 13)  (1365 541)  (1365 541)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_horz_l_12 <X> T_27_33.span4_horz_r_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (4 6)  (1418 535)  (1418 535)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (4 7)  (1418 534)  (1418 534)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (5 7)  (1419 534)  (1419 534)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (7 7)  (1421 534)  (1421 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1472 541)  (1472 541)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g1_4
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (4 0)  (1526 528)  (1526 528)  routing T_29_33.span4_horz_r_8 <X> T_29_33.lc_trk_g0_0
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 1)  (1527 529)  (1527 529)  routing T_29_33.span4_horz_r_8 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (4 8)  (1526 536)  (1526 536)  routing T_29_33.span4_horz_r_8 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_horz_r_8 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (4 4)  (1580 532)  (1580 532)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g0_4
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1580 540)  (1580 540)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (14 0)  (1654 528)  (1654 528)  routing T_31_33.span4_horz_l_12 <X> T_31_33.span4_vert_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1638 536)  (1638 536)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g1_1
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_4_32

 (4 6)  (184 518)  (184 518)  routing T_4_32.sp4_h_r_3 <X> T_4_32.sp4_v_t_38
 (5 7)  (185 519)  (185 519)  routing T_4_32.sp4_h_r_3 <X> T_4_32.sp4_v_t_38


LogicTile_5_32

 (4 2)  (238 514)  (238 514)  routing T_5_32.sp4_v_b_0 <X> T_5_32.sp4_v_t_37
 (19 15)  (253 527)  (253 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_32

 (3 3)  (765 515)  (765 515)  routing T_15_32.sp12_v_b_0 <X> T_15_32.sp12_h_l_23


LogicTile_5_31

 (19 0)  (253 496)  (253 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 482)  (1731 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (7 2)  (1733 482)  (1733 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 482)  (1734 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 484)  (1742 484)  IOB_0 IO Functioning bit
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 490)  (1731 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (7 10)  (1733 490)  (1733 490)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 490)  (1734 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_3 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (16 14)  (1742 494)  (1742 494)  IOB_1 IO Functioning bit


LogicTile_6_29

 (3 0)  (291 464)  (291 464)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_v_b_0


LogicTile_15_29

 (9 3)  (771 467)  (771 467)  routing T_15_29.sp4_v_b_1 <X> T_15_29.sp4_v_t_36


LogicTile_24_29

 (3 12)  (1255 476)  (1255 476)  routing T_24_29.sp12_v_b_1 <X> T_24_29.sp12_h_r_1
 (3 13)  (1255 477)  (1255 477)  routing T_24_29.sp12_v_b_1 <X> T_24_29.sp12_h_r_1


IO_Tile_33_29

 (6 0)  (1732 464)  (1732 464)  routing T_33_29.span12_horz_17 <X> T_33_29.lc_trk_g0_1
 (7 0)  (1733 464)  (1733 464)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 465)  (1734 465)  routing T_33_29.span12_horz_17 <X> T_33_29.lc_trk_g0_1
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (16 14)  (1742 478)  (1742 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (12 4)  (1738 452)  (1738 452)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 458)  (1731 458)  routing T_33_28.span4_vert_b_3 <X> T_33_28.lc_trk_g1_3
 (7 10)  (1733 458)  (1733 458)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (8 11)  (1734 459)  (1734 459)  routing T_33_28.span4_vert_b_3 <X> T_33_28.lc_trk_g1_3
 (11 12)  (1737 460)  (1737 460)  routing T_33_28.span4_vert_b_3 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 438)  (1731 438)  routing T_33_27.span4_vert_b_7 <X> T_33_27.lc_trk_g0_7
 (7 6)  (1733 438)  (1733 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 439)  (1734 439)  routing T_33_27.span4_vert_b_7 <X> T_33_27.lc_trk_g0_7
 (13 10)  (1739 442)  (1739 442)  routing T_33_27.lc_trk_g0_7 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g0_7 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


LogicTile_4_26

 (3 6)  (183 422)  (183 422)  routing T_4_26.sp12_h_r_0 <X> T_4_26.sp12_v_t_23
 (3 7)  (183 423)  (183 423)  routing T_4_26.sp12_h_r_0 <X> T_4_26.sp12_v_t_23


LogicTile_14_26

 (16 8)  (724 424)  (724 424)  routing T_14_26.sp4_v_t_12 <X> T_14_26.lc_trk_g2_1
 (17 8)  (725 424)  (725 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (726 424)  (726 424)  routing T_14_26.sp4_v_t_12 <X> T_14_26.lc_trk_g2_1
 (32 12)  (740 428)  (740 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 428)  (741 428)  routing T_14_26.lc_trk_g2_1 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 428)  (748 428)  LC_6 Logic Functioning bit
 (41 12)  (749 428)  (749 428)  LC_6 Logic Functioning bit
 (42 12)  (750 428)  (750 428)  LC_6 Logic Functioning bit
 (43 12)  (751 428)  (751 428)  LC_6 Logic Functioning bit
 (48 12)  (756 428)  (756 428)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (40 13)  (748 429)  (748 429)  LC_6 Logic Functioning bit
 (41 13)  (749 429)  (749 429)  LC_6 Logic Functioning bit
 (42 13)  (750 429)  (750 429)  LC_6 Logic Functioning bit
 (43 13)  (751 429)  (751 429)  LC_6 Logic Functioning bit


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (8 0)  (554 400)  (554 400)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_h_r_1
 (9 0)  (555 400)  (555 400)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_h_r_1


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (25 0)  (733 400)  (733 400)  routing T_14_25.wire_logic_cluster/lc_2/out <X> T_14_25.lc_trk_g0_2
 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 400)  (744 400)  LC_0 Logic Functioning bit
 (39 0)  (747 400)  (747 400)  LC_0 Logic Functioning bit
 (41 0)  (749 400)  (749 400)  LC_0 Logic Functioning bit
 (42 0)  (750 400)  (750 400)  LC_0 Logic Functioning bit
 (44 0)  (752 400)  (752 400)  LC_0 Logic Functioning bit
 (45 0)  (753 400)  (753 400)  LC_0 Logic Functioning bit
 (22 1)  (730 401)  (730 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (744 401)  (744 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (41 1)  (749 401)  (749 401)  LC_0 Logic Functioning bit
 (42 1)  (750 401)  (750 401)  LC_0 Logic Functioning bit
 (50 1)  (758 401)  (758 401)  Carry_In_Mux bit 

 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 402)  (735 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 402)  (743 402)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_1
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (39 2)  (747 402)  (747 402)  LC_1 Logic Functioning bit
 (41 2)  (749 402)  (749 402)  LC_1 Logic Functioning bit
 (42 2)  (750 402)  (750 402)  LC_1 Logic Functioning bit
 (44 2)  (752 402)  (752 402)  LC_1 Logic Functioning bit
 (45 2)  (753 402)  (753 402)  LC_1 Logic Functioning bit
 (0 3)  (708 403)  (708 403)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (14 3)  (722 403)  (722 403)  routing T_14_25.sp4_r_v_b_28 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (32 3)  (740 403)  (740 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 403)  (741 403)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_1
 (34 3)  (742 403)  (742 403)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_1
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (41 3)  (749 403)  (749 403)  LC_1 Logic Functioning bit
 (42 3)  (750 403)  (750 403)  LC_1 Logic Functioning bit
 (21 4)  (729 404)  (729 404)  routing T_14_25.wire_logic_cluster/lc_3/out <X> T_14_25.lc_trk_g1_3
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 404)  (735 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 404)  (738 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (39 4)  (747 404)  (747 404)  LC_2 Logic Functioning bit
 (41 4)  (749 404)  (749 404)  LC_2 Logic Functioning bit
 (42 4)  (750 404)  (750 404)  LC_2 Logic Functioning bit
 (44 4)  (752 404)  (752 404)  LC_2 Logic Functioning bit
 (45 4)  (753 404)  (753 404)  LC_2 Logic Functioning bit
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 405)  (743 405)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.input_2_2
 (36 5)  (744 405)  (744 405)  LC_2 Logic Functioning bit
 (39 5)  (747 405)  (747 405)  LC_2 Logic Functioning bit
 (41 5)  (749 405)  (749 405)  LC_2 Logic Functioning bit
 (42 5)  (750 405)  (750 405)  LC_2 Logic Functioning bit
 (44 5)  (752 405)  (752 405)  LC_2 Logic Functioning bit
 (14 6)  (722 406)  (722 406)  routing T_14_25.wire_logic_cluster/lc_4/out <X> T_14_25.lc_trk_g1_4
 (27 6)  (735 406)  (735 406)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 406)  (743 406)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (39 6)  (747 406)  (747 406)  LC_3 Logic Functioning bit
 (41 6)  (749 406)  (749 406)  LC_3 Logic Functioning bit
 (42 6)  (750 406)  (750 406)  LC_3 Logic Functioning bit
 (44 6)  (752 406)  (752 406)  LC_3 Logic Functioning bit
 (45 6)  (753 406)  (753 406)  LC_3 Logic Functioning bit
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (738 407)  (738 407)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 407)  (740 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 407)  (741 407)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_3
 (34 7)  (742 407)  (742 407)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.input_2_3
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (39 7)  (747 407)  (747 407)  LC_3 Logic Functioning bit
 (41 7)  (749 407)  (749 407)  LC_3 Logic Functioning bit
 (42 7)  (750 407)  (750 407)  LC_3 Logic Functioning bit
 (2 8)  (710 408)  (710 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (735 408)  (735 408)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 408)  (738 408)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 408)  (743 408)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.input_2_4
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (39 8)  (747 408)  (747 408)  LC_4 Logic Functioning bit
 (41 8)  (749 408)  (749 408)  LC_4 Logic Functioning bit
 (42 8)  (750 408)  (750 408)  LC_4 Logic Functioning bit
 (44 8)  (752 408)  (752 408)  LC_4 Logic Functioning bit
 (45 8)  (753 408)  (753 408)  LC_4 Logic Functioning bit
 (32 9)  (740 409)  (740 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 409)  (741 409)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.input_2_4
 (36 9)  (744 409)  (744 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (41 9)  (749 409)  (749 409)  LC_4 Logic Functioning bit
 (42 9)  (750 409)  (750 409)  LC_4 Logic Functioning bit
 (7 10)  (715 410)  (715 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (722 410)  (722 410)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g2_4
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 410)  (726 410)  routing T_14_25.wire_logic_cluster/lc_5/out <X> T_14_25.lc_trk_g2_5
 (26 10)  (734 410)  (734 410)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 410)  (736 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 410)  (738 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 410)  (744 410)  LC_5 Logic Functioning bit
 (37 10)  (745 410)  (745 410)  LC_5 Logic Functioning bit
 (38 10)  (746 410)  (746 410)  LC_5 Logic Functioning bit
 (39 10)  (747 410)  (747 410)  LC_5 Logic Functioning bit
 (45 10)  (753 410)  (753 410)  LC_5 Logic Functioning bit
 (15 11)  (723 411)  (723 411)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g2_4
 (16 11)  (724 411)  (724 411)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (736 411)  (736 411)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 411)  (737 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (748 411)  (748 411)  LC_5 Logic Functioning bit
 (41 11)  (749 411)  (749 411)  LC_5 Logic Functioning bit
 (42 11)  (750 411)  (750 411)  LC_5 Logic Functioning bit
 (43 11)  (751 411)  (751 411)  LC_5 Logic Functioning bit
 (44 11)  (752 411)  (752 411)  LC_5 Logic Functioning bit
 (14 12)  (722 412)  (722 412)  routing T_14_25.wire_logic_cluster/lc_0/out <X> T_14_25.lc_trk_g3_0
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 412)  (726 412)  routing T_14_25.wire_logic_cluster/lc_1/out <X> T_14_25.lc_trk_g3_1
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (709 414)  (709 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 414)  (722 414)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g3_4
 (1 15)  (709 415)  (709 415)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 415)  (723 415)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g3_4
 (16 15)  (724 415)  (724 415)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g3_4
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_15_25

 (8 3)  (770 403)  (770 403)  routing T_15_25.sp4_h_l_36 <X> T_15_25.sp4_v_t_36
 (14 4)  (776 404)  (776 404)  routing T_15_25.lft_op_0 <X> T_15_25.lc_trk_g1_0
 (15 4)  (777 404)  (777 404)  routing T_15_25.lft_op_1 <X> T_15_25.lc_trk_g1_1
 (17 4)  (779 404)  (779 404)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 404)  (780 404)  routing T_15_25.lft_op_1 <X> T_15_25.lc_trk_g1_1
 (21 4)  (783 404)  (783 404)  routing T_15_25.lft_op_3 <X> T_15_25.lc_trk_g1_3
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 404)  (786 404)  routing T_15_25.lft_op_3 <X> T_15_25.lc_trk_g1_3
 (25 4)  (787 404)  (787 404)  routing T_15_25.lft_op_2 <X> T_15_25.lc_trk_g1_2
 (15 5)  (777 405)  (777 405)  routing T_15_25.lft_op_0 <X> T_15_25.lc_trk_g1_0
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (784 405)  (784 405)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 405)  (786 405)  routing T_15_25.lft_op_2 <X> T_15_25.lc_trk_g1_2
 (14 6)  (776 406)  (776 406)  routing T_15_25.lft_op_4 <X> T_15_25.lc_trk_g1_4
 (15 6)  (777 406)  (777 406)  routing T_15_25.lft_op_5 <X> T_15_25.lc_trk_g1_5
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 406)  (780 406)  routing T_15_25.lft_op_5 <X> T_15_25.lc_trk_g1_5
 (15 7)  (777 407)  (777 407)  routing T_15_25.lft_op_4 <X> T_15_25.lc_trk_g1_4
 (17 7)  (779 407)  (779 407)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g1_1 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 410)  (798 410)  LC_5 Logic Functioning bit
 (37 10)  (799 410)  (799 410)  LC_5 Logic Functioning bit
 (38 10)  (800 410)  (800 410)  LC_5 Logic Functioning bit
 (39 10)  (801 410)  (801 410)  LC_5 Logic Functioning bit
 (41 10)  (803 410)  (803 410)  LC_5 Logic Functioning bit
 (42 10)  (804 410)  (804 410)  LC_5 Logic Functioning bit
 (43 10)  (805 410)  (805 410)  LC_5 Logic Functioning bit
 (27 11)  (789 411)  (789 411)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 411)  (794 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 411)  (796 411)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.input_2_5
 (35 11)  (797 411)  (797 411)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.input_2_5
 (36 11)  (798 411)  (798 411)  LC_5 Logic Functioning bit
 (37 11)  (799 411)  (799 411)  LC_5 Logic Functioning bit
 (38 11)  (800 411)  (800 411)  LC_5 Logic Functioning bit
 (39 11)  (801 411)  (801 411)  LC_5 Logic Functioning bit
 (40 11)  (802 411)  (802 411)  LC_5 Logic Functioning bit
 (41 11)  (803 411)  (803 411)  LC_5 Logic Functioning bit
 (42 11)  (804 411)  (804 411)  LC_5 Logic Functioning bit
 (43 11)  (805 411)  (805 411)  LC_5 Logic Functioning bit
 (31 12)  (793 412)  (793 412)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 412)  (796 412)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 412)  (802 412)  LC_6 Logic Functioning bit
 (50 12)  (812 412)  (812 412)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (788 413)  (788 413)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 413)  (789 413)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 413)  (791 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (41 13)  (803 413)  (803 413)  LC_6 Logic Functioning bit
 (51 13)  (813 413)  (813 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_16_25

 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (841 402)  (841 402)  routing T_16_25.lft_op_6 <X> T_16_25.lc_trk_g0_6
 (0 3)  (816 403)  (816 403)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (22 3)  (838 403)  (838 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 403)  (840 403)  routing T_16_25.lft_op_6 <X> T_16_25.lc_trk_g0_6
 (26 4)  (842 404)  (842 404)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 404)  (853 404)  LC_2 Logic Functioning bit
 (39 4)  (855 404)  (855 404)  LC_2 Logic Functioning bit
 (41 4)  (857 404)  (857 404)  LC_2 Logic Functioning bit
 (43 4)  (859 404)  (859 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (46 4)  (862 404)  (862 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (863 404)  (863 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (868 404)  (868 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (842 405)  (842 405)  routing T_16_25.lc_trk_g0_6 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 405)  (847 405)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (40 5)  (856 405)  (856 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (48 5)  (864 405)  (864 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (868 405)  (868 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3

 (25 12)  (841 412)  (841 412)  routing T_16_25.wire_logic_cluster/lc_2/out <X> T_16_25.lc_trk_g3_2
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_17_25

 (0 2)  (874 402)  (874 402)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 403)  (874 403)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 3)  (876 403)  (876 403)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (45 4)  (919 404)  (919 404)  LC_2 Logic Functioning bit
 (48 4)  (922 404)  (922 404)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (926 404)  (926 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (885 405)  (885 405)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_h_r_5
 (13 5)  (887 405)  (887 405)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_h_r_5
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (37 5)  (911 405)  (911 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (39 5)  (913 405)  (913 405)  LC_2 Logic Functioning bit
 (44 5)  (918 405)  (918 405)  LC_2 Logic Functioning bit
 (45 5)  (919 405)  (919 405)  LC_2 Logic Functioning bit
 (14 11)  (888 411)  (888 411)  routing T_17_25.sp4_r_v_b_36 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (15 12)  (889 412)  (889 412)  routing T_17_25.sp4_h_r_33 <X> T_17_25.lc_trk_g3_1
 (16 12)  (890 412)  (890 412)  routing T_17_25.sp4_h_r_33 <X> T_17_25.lc_trk_g3_1
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 412)  (892 412)  routing T_17_25.sp4_h_r_33 <X> T_17_25.lc_trk_g3_1
 (25 12)  (899 412)  (899 412)  routing T_17_25.rgt_op_2 <X> T_17_25.lc_trk_g3_2
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 413)  (898 413)  routing T_17_25.rgt_op_2 <X> T_17_25.lc_trk_g3_2
 (0 14)  (874 414)  (874 414)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 415)  (875 415)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_7/s_r


LogicTile_18_25

 (21 0)  (949 400)  (949 400)  routing T_18_25.sp4_v_b_11 <X> T_18_25.lc_trk_g0_3
 (22 0)  (950 400)  (950 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (951 400)  (951 400)  routing T_18_25.sp4_v_b_11 <X> T_18_25.lc_trk_g0_3
 (14 1)  (942 401)  (942 401)  routing T_18_25.sp12_h_r_16 <X> T_18_25.lc_trk_g0_0
 (16 1)  (944 401)  (944 401)  routing T_18_25.sp12_h_r_16 <X> T_18_25.lc_trk_g0_0
 (17 1)  (945 401)  (945 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (949 401)  (949 401)  routing T_18_25.sp4_v_b_11 <X> T_18_25.lc_trk_g0_3
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 403)  (930 403)  routing T_18_25.lc_trk_g0_0 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (27 4)  (955 404)  (955 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 404)  (956 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 404)  (957 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 404)  (958 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (968 404)  (968 404)  LC_2 Logic Functioning bit
 (42 4)  (970 404)  (970 404)  LC_2 Logic Functioning bit
 (45 4)  (973 404)  (973 404)  LC_2 Logic Functioning bit
 (30 5)  (958 405)  (958 405)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 405)  (959 405)  routing T_18_25.lc_trk_g0_3 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (40 5)  (968 405)  (968 405)  LC_2 Logic Functioning bit
 (42 5)  (970 405)  (970 405)  LC_2 Logic Functioning bit
 (44 5)  (972 405)  (972 405)  LC_2 Logic Functioning bit
 (12 12)  (940 412)  (940 412)  routing T_18_25.sp4_v_b_11 <X> T_18_25.sp4_h_r_11
 (11 13)  (939 413)  (939 413)  routing T_18_25.sp4_v_b_11 <X> T_18_25.sp4_h_r_11
 (0 14)  (928 414)  (928 414)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (944 414)  (944 414)  routing T_18_25.sp12_v_t_10 <X> T_18_25.lc_trk_g3_5
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (928 415)  (928 415)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 415)  (929 415)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_25

 (6 0)  (988 400)  (988 400)  routing T_19_25.sp4_h_r_7 <X> T_19_25.sp4_v_b_0
 (8 1)  (990 401)  (990 401)  routing T_19_25.sp4_h_l_36 <X> T_19_25.sp4_v_b_1
 (9 1)  (991 401)  (991 401)  routing T_19_25.sp4_h_l_36 <X> T_19_25.sp4_v_b_1
 (8 2)  (990 402)  (990 402)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_h_l_36
 (10 2)  (992 402)  (992 402)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_h_l_36
 (8 3)  (990 403)  (990 403)  routing T_19_25.sp4_h_l_36 <X> T_19_25.sp4_v_t_36
 (8 5)  (990 405)  (990 405)  routing T_19_25.sp4_v_t_36 <X> T_19_25.sp4_v_b_4
 (10 5)  (992 405)  (992 405)  routing T_19_25.sp4_v_t_36 <X> T_19_25.sp4_v_b_4
 (11 5)  (993 405)  (993 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_h_r_5
 (12 5)  (994 405)  (994 405)  routing T_19_25.sp4_h_r_5 <X> T_19_25.sp4_v_b_5
 (13 5)  (995 405)  (995 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_h_r_5


LogicTile_20_25

 (14 0)  (1050 400)  (1050 400)  routing T_20_25.sp4_h_l_5 <X> T_20_25.lc_trk_g0_0
 (14 1)  (1050 401)  (1050 401)  routing T_20_25.sp4_h_l_5 <X> T_20_25.lc_trk_g0_0
 (15 1)  (1051 401)  (1051 401)  routing T_20_25.sp4_h_l_5 <X> T_20_25.lc_trk_g0_0
 (16 1)  (1052 401)  (1052 401)  routing T_20_25.sp4_h_l_5 <X> T_20_25.lc_trk_g0_0
 (17 1)  (1053 401)  (1053 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 402)  (1057 402)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g0_7
 (22 2)  (1058 402)  (1058 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1059 402)  (1059 402)  routing T_20_25.sp4_v_b_7 <X> T_20_25.lc_trk_g0_7
 (26 2)  (1062 402)  (1062 402)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 402)  (1063 402)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 402)  (1064 402)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 402)  (1065 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 402)  (1067 402)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 402)  (1068 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 402)  (1070 402)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 402)  (1072 402)  LC_1 Logic Functioning bit
 (37 2)  (1073 402)  (1073 402)  LC_1 Logic Functioning bit
 (38 2)  (1074 402)  (1074 402)  LC_1 Logic Functioning bit
 (39 2)  (1075 402)  (1075 402)  LC_1 Logic Functioning bit
 (41 2)  (1077 402)  (1077 402)  LC_1 Logic Functioning bit
 (43 2)  (1079 402)  (1079 402)  LC_1 Logic Functioning bit
 (45 2)  (1081 402)  (1081 402)  LC_1 Logic Functioning bit
 (46 2)  (1082 402)  (1082 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (1038 403)  (1038 403)  routing T_20_25.lc_trk_g0_0 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 403)  (1062 403)  routing T_20_25.lc_trk_g0_7 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 403)  (1065 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 403)  (1066 403)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 403)  (1067 403)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 403)  (1072 403)  LC_1 Logic Functioning bit
 (37 3)  (1073 403)  (1073 403)  LC_1 Logic Functioning bit
 (38 3)  (1074 403)  (1074 403)  LC_1 Logic Functioning bit
 (39 3)  (1075 403)  (1075 403)  LC_1 Logic Functioning bit
 (40 3)  (1076 403)  (1076 403)  LC_1 Logic Functioning bit
 (41 3)  (1077 403)  (1077 403)  LC_1 Logic Functioning bit
 (42 3)  (1078 403)  (1078 403)  LC_1 Logic Functioning bit
 (43 3)  (1079 403)  (1079 403)  LC_1 Logic Functioning bit
 (22 6)  (1058 406)  (1058 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 406)  (1059 406)  routing T_20_25.sp4_v_b_23 <X> T_20_25.lc_trk_g1_7
 (24 6)  (1060 406)  (1060 406)  routing T_20_25.sp4_v_b_23 <X> T_20_25.lc_trk_g1_7
 (21 12)  (1057 412)  (1057 412)  routing T_20_25.sp4_h_r_35 <X> T_20_25.lc_trk_g3_3
 (22 12)  (1058 412)  (1058 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 412)  (1059 412)  routing T_20_25.sp4_h_r_35 <X> T_20_25.lc_trk_g3_3
 (24 12)  (1060 412)  (1060 412)  routing T_20_25.sp4_h_r_35 <X> T_20_25.lc_trk_g3_3


LogicTile_21_25

 (11 12)  (1101 412)  (1101 412)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_v_b_11
 (13 12)  (1103 412)  (1103 412)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_v_b_11
 (12 13)  (1102 413)  (1102 413)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_v_b_11


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (19 1)  (565 385)  (565 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 14)  (549 398)  (549 398)  routing T_11_24.sp12_v_b_1 <X> T_11_24.sp12_v_t_22


LogicTile_12_24



LogicTile_13_24



LogicTile_14_24

 (8 3)  (716 387)  (716 387)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_v_t_36
 (9 3)  (717 387)  (717 387)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_v_t_36
 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_15_24

 (17 0)  (779 384)  (779 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 384)  (780 384)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g0_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 384)  (793 384)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 384)  (797 384)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_0
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (42 0)  (804 384)  (804 384)  LC_0 Logic Functioning bit
 (43 0)  (805 384)  (805 384)  LC_0 Logic Functioning bit
 (26 1)  (788 385)  (788 385)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 385)  (789 385)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 385)  (796 385)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_0
 (36 1)  (798 385)  (798 385)  LC_0 Logic Functioning bit
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (38 1)  (800 385)  (800 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (40 1)  (802 385)  (802 385)  LC_0 Logic Functioning bit
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (43 1)  (805 385)  (805 385)  LC_0 Logic Functioning bit
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 386)  (776 386)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g0_4
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 386)  (793 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 386)  (798 386)  LC_1 Logic Functioning bit
 (38 2)  (800 386)  (800 386)  LC_1 Logic Functioning bit
 (41 2)  (803 386)  (803 386)  LC_1 Logic Functioning bit
 (42 2)  (804 386)  (804 386)  LC_1 Logic Functioning bit
 (43 2)  (805 386)  (805 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (50 2)  (812 386)  (812 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 387)  (762 387)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 387)  (799 387)  LC_1 Logic Functioning bit
 (39 3)  (801 387)  (801 387)  LC_1 Logic Functioning bit
 (40 3)  (802 387)  (802 387)  LC_1 Logic Functioning bit
 (14 4)  (776 388)  (776 388)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g1_0
 (21 4)  (783 388)  (783 388)  routing T_15_24.wire_logic_cluster/lc_3/out <X> T_15_24.lc_trk_g1_3
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (40 4)  (802 388)  (802 388)  LC_2 Logic Functioning bit
 (41 4)  (803 388)  (803 388)  LC_2 Logic Functioning bit
 (42 4)  (804 388)  (804 388)  LC_2 Logic Functioning bit
 (43 4)  (805 388)  (805 388)  LC_2 Logic Functioning bit
 (17 5)  (779 389)  (779 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (789 389)  (789 389)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 389)  (799 389)  LC_2 Logic Functioning bit
 (39 5)  (801 389)  (801 389)  LC_2 Logic Functioning bit
 (40 5)  (802 389)  (802 389)  LC_2 Logic Functioning bit
 (41 5)  (803 389)  (803 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (43 5)  (805 389)  (805 389)  LC_2 Logic Functioning bit
 (14 6)  (776 390)  (776 390)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g1_4
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.wire_logic_cluster/lc_5/out <X> T_15_24.lc_trk_g1_5
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 390)  (792 390)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 390)  (798 390)  LC_3 Logic Functioning bit
 (37 6)  (799 390)  (799 390)  LC_3 Logic Functioning bit
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (40 6)  (802 390)  (802 390)  LC_3 Logic Functioning bit
 (45 6)  (807 390)  (807 390)  LC_3 Logic Functioning bit
 (50 6)  (812 390)  (812 390)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 391)  (793 391)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 391)  (798 391)  LC_3 Logic Functioning bit
 (37 7)  (799 391)  (799 391)  LC_3 Logic Functioning bit
 (38 7)  (800 391)  (800 391)  LC_3 Logic Functioning bit
 (39 7)  (801 391)  (801 391)  LC_3 Logic Functioning bit
 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 392)  (789 392)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 392)  (792 392)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 392)  (796 392)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 392)  (798 392)  LC_4 Logic Functioning bit
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (38 8)  (800 392)  (800 392)  LC_4 Logic Functioning bit
 (39 8)  (801 392)  (801 392)  LC_4 Logic Functioning bit
 (41 8)  (803 392)  (803 392)  LC_4 Logic Functioning bit
 (43 8)  (805 392)  (805 392)  LC_4 Logic Functioning bit
 (45 8)  (807 392)  (807 392)  LC_4 Logic Functioning bit
 (27 9)  (789 393)  (789 393)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 393)  (803 393)  LC_4 Logic Functioning bit
 (43 9)  (805 393)  (805 393)  LC_4 Logic Functioning bit
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (793 394)  (793 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (41 10)  (803 394)  (803 394)  LC_5 Logic Functioning bit
 (43 10)  (805 394)  (805 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (27 11)  (789 395)  (789 395)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (38 11)  (800 395)  (800 395)  LC_5 Logic Functioning bit
 (40 11)  (802 395)  (802 395)  LC_5 Logic Functioning bit
 (42 11)  (804 395)  (804 395)  LC_5 Logic Functioning bit
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 396)  (793 396)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 396)  (796 396)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 396)  (797 396)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_6
 (36 12)  (798 396)  (798 396)  LC_6 Logic Functioning bit
 (37 12)  (799 396)  (799 396)  LC_6 Logic Functioning bit
 (38 12)  (800 396)  (800 396)  LC_6 Logic Functioning bit
 (39 12)  (801 396)  (801 396)  LC_6 Logic Functioning bit
 (41 12)  (803 396)  (803 396)  LC_6 Logic Functioning bit
 (42 12)  (804 396)  (804 396)  LC_6 Logic Functioning bit
 (43 12)  (805 396)  (805 396)  LC_6 Logic Functioning bit
 (45 12)  (807 396)  (807 396)  LC_6 Logic Functioning bit
 (47 12)  (809 396)  (809 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (814 396)  (814 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (815 396)  (815 396)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (788 397)  (788 397)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 397)  (789 397)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 397)  (794 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 397)  (796 397)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_6
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (38 13)  (800 397)  (800 397)  LC_6 Logic Functioning bit
 (39 13)  (801 397)  (801 397)  LC_6 Logic Functioning bit
 (40 13)  (802 397)  (802 397)  LC_6 Logic Functioning bit
 (41 13)  (803 397)  (803 397)  LC_6 Logic Functioning bit
 (42 13)  (804 397)  (804 397)  LC_6 Logic Functioning bit
 (43 13)  (805 397)  (805 397)  LC_6 Logic Functioning bit
 (46 13)  (808 397)  (808 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (809 397)  (809 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_16_24

 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (4 12)  (820 396)  (820 396)  routing T_16_24.sp4_h_l_44 <X> T_16_24.sp4_v_b_9
 (5 13)  (821 397)  (821 397)  routing T_16_24.sp4_h_l_44 <X> T_16_24.sp4_v_b_9


LogicTile_17_24

 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_3 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 387)  (874 387)  routing T_17_24.glb_netwk_3 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (21 6)  (895 390)  (895 390)  routing T_17_24.wire_logic_cluster/lc_7/out <X> T_17_24.lc_trk_g1_7
 (22 6)  (896 390)  (896 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (890 394)  (890 394)  routing T_17_24.sp4_v_t_16 <X> T_17_24.lc_trk_g2_5
 (17 10)  (891 394)  (891 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 394)  (892 394)  routing T_17_24.sp4_v_t_16 <X> T_17_24.lc_trk_g2_5
 (14 14)  (888 398)  (888 398)  routing T_17_24.sp4_h_r_36 <X> T_17_24.lc_trk_g3_4
 (26 14)  (900 398)  (900 398)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 398)  (905 398)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 398)  (908 398)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 398)  (909 398)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.input_2_7
 (37 14)  (911 398)  (911 398)  LC_7 Logic Functioning bit
 (39 14)  (913 398)  (913 398)  LC_7 Logic Functioning bit
 (45 14)  (919 398)  (919 398)  LC_7 Logic Functioning bit
 (52 14)  (926 398)  (926 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (889 399)  (889 399)  routing T_17_24.sp4_h_r_36 <X> T_17_24.lc_trk_g3_4
 (16 15)  (890 399)  (890 399)  routing T_17_24.sp4_h_r_36 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (901 399)  (901 399)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 399)  (902 399)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 399)  (903 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 399)  (905 399)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 399)  (906 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (907 399)  (907 399)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.input_2_7
 (36 15)  (910 399)  (910 399)  LC_7 Logic Functioning bit
 (43 15)  (917 399)  (917 399)  LC_7 Logic Functioning bit


LogicTile_18_24

 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.bot_op_3 <X> T_18_24.lc_trk_g0_3
 (8 1)  (936 385)  (936 385)  routing T_18_24.sp4_h_l_36 <X> T_18_24.sp4_v_b_1
 (9 1)  (937 385)  (937 385)  routing T_18_24.sp4_h_l_36 <X> T_18_24.sp4_v_b_1
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_3 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 386)  (942 386)  routing T_18_24.bnr_op_4 <X> T_18_24.lc_trk_g0_4
 (0 3)  (928 387)  (928 387)  routing T_18_24.glb_netwk_3 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (8 3)  (936 387)  (936 387)  routing T_18_24.sp4_h_l_36 <X> T_18_24.sp4_v_t_36
 (14 3)  (942 387)  (942 387)  routing T_18_24.bnr_op_4 <X> T_18_24.lc_trk_g0_4
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (24 3)  (952 387)  (952 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (14 4)  (942 388)  (942 388)  routing T_18_24.sp4_v_b_8 <X> T_18_24.lc_trk_g1_0
 (25 4)  (953 388)  (953 388)  routing T_18_24.sp4_v_b_10 <X> T_18_24.lc_trk_g1_2
 (31 4)  (959 388)  (959 388)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 388)  (961 388)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 388)  (964 388)  LC_2 Logic Functioning bit
 (37 4)  (965 388)  (965 388)  LC_2 Logic Functioning bit
 (38 4)  (966 388)  (966 388)  LC_2 Logic Functioning bit
 (39 4)  (967 388)  (967 388)  LC_2 Logic Functioning bit
 (45 4)  (973 388)  (973 388)  LC_2 Logic Functioning bit
 (8 5)  (936 389)  (936 389)  routing T_18_24.sp4_v_t_36 <X> T_18_24.sp4_v_b_4
 (10 5)  (938 389)  (938 389)  routing T_18_24.sp4_v_t_36 <X> T_18_24.sp4_v_b_4
 (14 5)  (942 389)  (942 389)  routing T_18_24.sp4_v_b_8 <X> T_18_24.lc_trk_g1_0
 (16 5)  (944 389)  (944 389)  routing T_18_24.sp4_v_b_8 <X> T_18_24.lc_trk_g1_0
 (17 5)  (945 389)  (945 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 389)  (951 389)  routing T_18_24.sp4_v_b_10 <X> T_18_24.lc_trk_g1_2
 (25 5)  (953 389)  (953 389)  routing T_18_24.sp4_v_b_10 <X> T_18_24.lc_trk_g1_2
 (36 5)  (964 389)  (964 389)  LC_2 Logic Functioning bit
 (37 5)  (965 389)  (965 389)  LC_2 Logic Functioning bit
 (38 5)  (966 389)  (966 389)  LC_2 Logic Functioning bit
 (39 5)  (967 389)  (967 389)  LC_2 Logic Functioning bit
 (21 6)  (949 390)  (949 390)  routing T_18_24.bnr_op_7 <X> T_18_24.lc_trk_g1_7
 (22 6)  (950 390)  (950 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (954 390)  (954 390)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 390)  (961 390)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 390)  (965 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (45 6)  (973 390)  (973 390)  LC_3 Logic Functioning bit
 (51 6)  (979 390)  (979 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (949 391)  (949 391)  routing T_18_24.bnr_op_7 <X> T_18_24.lc_trk_g1_7
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 391)  (959 391)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (38 7)  (966 391)  (966 391)  LC_3 Logic Functioning bit
 (25 8)  (953 392)  (953 392)  routing T_18_24.wire_logic_cluster/lc_2/out <X> T_18_24.lc_trk_g2_2
 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (945 394)  (945 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (31 10)  (959 394)  (959 394)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 394)  (962 394)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 394)  (968 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (42 10)  (970 394)  (970 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (31 11)  (959 395)  (959 395)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (968 395)  (968 395)  LC_5 Logic Functioning bit
 (41 11)  (969 395)  (969 395)  LC_5 Logic Functioning bit
 (42 11)  (970 395)  (970 395)  LC_5 Logic Functioning bit
 (43 11)  (971 395)  (971 395)  LC_5 Logic Functioning bit
 (46 11)  (974 395)  (974 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (932 396)  (932 396)  routing T_18_24.sp4_v_t_36 <X> T_18_24.sp4_v_b_9
 (6 12)  (934 396)  (934 396)  routing T_18_24.sp4_v_t_36 <X> T_18_24.sp4_v_b_9
 (26 12)  (954 396)  (954 396)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (37 12)  (965 396)  (965 396)  LC_6 Logic Functioning bit
 (38 12)  (966 396)  (966 396)  LC_6 Logic Functioning bit
 (39 12)  (967 396)  (967 396)  LC_6 Logic Functioning bit
 (50 12)  (978 396)  (978 396)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 397)  (958 397)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 397)  (959 397)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (38 13)  (966 397)  (966 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (48 13)  (976 397)  (976 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (944 398)  (944 398)  routing T_18_24.sp12_v_t_10 <X> T_18_24.lc_trk_g3_5
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (27 14)  (955 398)  (955 398)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 398)  (956 398)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 398)  (958 398)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 398)  (959 398)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (37 14)  (965 398)  (965 398)  LC_7 Logic Functioning bit
 (38 14)  (966 398)  (966 398)  LC_7 Logic Functioning bit
 (42 14)  (970 398)  (970 398)  LC_7 Logic Functioning bit
 (50 14)  (978 398)  (978 398)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (955 399)  (955 399)  routing T_18_24.lc_trk_g1_0 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 399)  (964 399)  LC_7 Logic Functioning bit
 (43 15)  (971 399)  (971 399)  LC_7 Logic Functioning bit
 (48 15)  (976 399)  (976 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_24

 (17 0)  (999 384)  (999 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 384)  (1000 384)  routing T_19_24.wire_logic_cluster/lc_1/out <X> T_19_24.lc_trk_g0_1
 (21 0)  (1003 384)  (1003 384)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g0_3
 (22 0)  (1004 384)  (1004 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 384)  (1005 384)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g0_3
 (25 0)  (1007 384)  (1007 384)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g0_2
 (26 0)  (1008 384)  (1008 384)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 384)  (1009 384)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 384)  (1010 384)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 384)  (1012 384)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 384)  (1018 384)  LC_0 Logic Functioning bit
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (41 0)  (1023 384)  (1023 384)  LC_0 Logic Functioning bit
 (42 0)  (1024 384)  (1024 384)  LC_0 Logic Functioning bit
 (43 0)  (1025 384)  (1025 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (15 1)  (997 385)  (997 385)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g0_0
 (16 1)  (998 385)  (998 385)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g0_0
 (17 1)  (999 385)  (999 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (1003 385)  (1003 385)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g0_3
 (22 1)  (1004 385)  (1004 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 385)  (1009 385)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 385)  (1012 385)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 385)  (1013 385)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 385)  (1014 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1017 385)  (1017 385)  routing T_19_24.lc_trk_g0_2 <X> T_19_24.input_2_0
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (40 1)  (1022 385)  (1022 385)  LC_0 Logic Functioning bit
 (41 1)  (1023 385)  (1023 385)  LC_0 Logic Functioning bit
 (42 1)  (1024 385)  (1024 385)  LC_0 Logic Functioning bit
 (43 1)  (1025 385)  (1025 385)  LC_0 Logic Functioning bit
 (44 1)  (1026 385)  (1026 385)  LC_0 Logic Functioning bit
 (45 1)  (1027 385)  (1027 385)  LC_0 Logic Functioning bit
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 386)  (1009 386)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 386)  (1012 386)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 386)  (1013 386)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 386)  (1015 386)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (42 2)  (1024 386)  (1024 386)  LC_1 Logic Functioning bit
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (45 2)  (1027 386)  (1027 386)  LC_1 Logic Functioning bit
 (2 3)  (984 387)  (984 387)  routing T_19_24.lc_trk_g0_0 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (16 3)  (998 387)  (998 387)  routing T_19_24.sp12_h_r_12 <X> T_19_24.lc_trk_g0_4
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 3)  (1008 387)  (1008 387)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 387)  (1012 387)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 387)  (1013 387)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 387)  (1014 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1016 387)  (1016 387)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.input_2_1
 (45 3)  (1027 387)  (1027 387)  LC_1 Logic Functioning bit
 (21 4)  (1003 388)  (1003 388)  routing T_19_24.wire_logic_cluster/lc_3/out <X> T_19_24.lc_trk_g1_3
 (22 4)  (1004 388)  (1004 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 388)  (1008 388)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 388)  (1009 388)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 388)  (1010 388)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 388)  (1012 388)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (1024 388)  (1024 388)  LC_2 Logic Functioning bit
 (45 4)  (1027 388)  (1027 388)  LC_2 Logic Functioning bit
 (15 5)  (997 389)  (997 389)  routing T_19_24.bot_op_0 <X> T_19_24.lc_trk_g1_0
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (1008 389)  (1008 389)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 389)  (1009 389)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 389)  (1012 389)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 389)  (1013 389)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 389)  (1014 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1016 389)  (1016 389)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.input_2_2
 (35 5)  (1017 389)  (1017 389)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.input_2_2
 (37 5)  (1019 389)  (1019 389)  LC_2 Logic Functioning bit
 (45 5)  (1027 389)  (1027 389)  LC_2 Logic Functioning bit
 (17 6)  (999 390)  (999 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 390)  (1000 390)  routing T_19_24.wire_logic_cluster/lc_5/out <X> T_19_24.lc_trk_g1_5
 (21 6)  (1003 390)  (1003 390)  routing T_19_24.lft_op_7 <X> T_19_24.lc_trk_g1_7
 (22 6)  (1004 390)  (1004 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 390)  (1006 390)  routing T_19_24.lft_op_7 <X> T_19_24.lc_trk_g1_7
 (25 6)  (1007 390)  (1007 390)  routing T_19_24.wire_logic_cluster/lc_6/out <X> T_19_24.lc_trk_g1_6
 (27 6)  (1009 390)  (1009 390)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 390)  (1012 390)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 390)  (1013 390)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 390)  (1015 390)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 390)  (1017 390)  routing T_19_24.lc_trk_g3_4 <X> T_19_24.input_2_3
 (42 6)  (1024 390)  (1024 390)  LC_3 Logic Functioning bit
 (43 6)  (1025 390)  (1025 390)  LC_3 Logic Functioning bit
 (45 6)  (1027 390)  (1027 390)  LC_3 Logic Functioning bit
 (22 7)  (1004 391)  (1004 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 391)  (1008 391)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 391)  (1011 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 391)  (1012 391)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 391)  (1013 391)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 391)  (1014 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1015 391)  (1015 391)  routing T_19_24.lc_trk_g3_4 <X> T_19_24.input_2_3
 (34 7)  (1016 391)  (1016 391)  routing T_19_24.lc_trk_g3_4 <X> T_19_24.input_2_3
 (45 7)  (1027 391)  (1027 391)  LC_3 Logic Functioning bit
 (26 8)  (1008 392)  (1008 392)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 392)  (1009 392)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 392)  (1010 392)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 392)  (1012 392)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 392)  (1017 392)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.input_2_4
 (42 8)  (1024 392)  (1024 392)  LC_4 Logic Functioning bit
 (45 8)  (1027 392)  (1027 392)  LC_4 Logic Functioning bit
 (26 9)  (1008 393)  (1008 393)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 393)  (1009 393)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 393)  (1012 393)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 393)  (1013 393)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 393)  (1014 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1016 393)  (1016 393)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.input_2_4
 (37 9)  (1019 393)  (1019 393)  LC_4 Logic Functioning bit
 (45 9)  (1027 393)  (1027 393)  LC_4 Logic Functioning bit
 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (1007 394)  (1007 394)  routing T_19_24.bnl_op_6 <X> T_19_24.lc_trk_g2_6
 (27 10)  (1009 394)  (1009 394)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 394)  (1011 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 394)  (1012 394)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 394)  (1013 394)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 394)  (1014 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 394)  (1015 394)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 394)  (1017 394)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.input_2_5
 (42 10)  (1024 394)  (1024 394)  LC_5 Logic Functioning bit
 (43 10)  (1025 394)  (1025 394)  LC_5 Logic Functioning bit
 (45 10)  (1027 394)  (1027 394)  LC_5 Logic Functioning bit
 (22 11)  (1004 395)  (1004 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1007 395)  (1007 395)  routing T_19_24.bnl_op_6 <X> T_19_24.lc_trk_g2_6
 (26 11)  (1008 395)  (1008 395)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 395)  (1011 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 395)  (1012 395)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 395)  (1013 395)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 395)  (1014 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 395)  (1016 395)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.input_2_5
 (35 11)  (1017 395)  (1017 395)  routing T_19_24.lc_trk_g1_6 <X> T_19_24.input_2_5
 (45 11)  (1027 395)  (1027 395)  LC_5 Logic Functioning bit
 (26 12)  (1008 396)  (1008 396)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 396)  (1009 396)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 396)  (1010 396)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 396)  (1012 396)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 396)  (1017 396)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (42 12)  (1024 396)  (1024 396)  LC_6 Logic Functioning bit
 (45 12)  (1027 396)  (1027 396)  LC_6 Logic Functioning bit
 (26 13)  (1008 397)  (1008 397)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 397)  (1009 397)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 397)  (1012 397)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 397)  (1013 397)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 397)  (1014 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 397)  (1015 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (34 13)  (1016 397)  (1016 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (35 13)  (1017 397)  (1017 397)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.input_2_6
 (37 13)  (1019 397)  (1019 397)  LC_6 Logic Functioning bit
 (45 13)  (1027 397)  (1027 397)  LC_6 Logic Functioning bit
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 398)  (996 398)  routing T_19_24.wire_logic_cluster/lc_4/out <X> T_19_24.lc_trk_g3_4
 (21 14)  (1003 398)  (1003 398)  routing T_19_24.wire_logic_cluster/lc_7/out <X> T_19_24.lc_trk_g3_7
 (22 14)  (1004 398)  (1004 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1007 398)  (1007 398)  routing T_19_24.bnl_op_6 <X> T_19_24.lc_trk_g3_6
 (27 14)  (1009 398)  (1009 398)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 398)  (1011 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 398)  (1012 398)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 398)  (1013 398)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 398)  (1015 398)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (42 14)  (1024 398)  (1024 398)  LC_7 Logic Functioning bit
 (43 14)  (1025 398)  (1025 398)  LC_7 Logic Functioning bit
 (45 14)  (1027 398)  (1027 398)  LC_7 Logic Functioning bit
 (1 15)  (983 399)  (983 399)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 399)  (999 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1004 399)  (1004 399)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1007 399)  (1007 399)  routing T_19_24.bnl_op_6 <X> T_19_24.lc_trk_g3_6
 (26 15)  (1008 399)  (1008 399)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 399)  (1011 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 399)  (1012 399)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 399)  (1013 399)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 399)  (1014 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (45 15)  (1027 399)  (1027 399)  LC_7 Logic Functioning bit


LogicTile_20_24

 (22 0)  (1058 384)  (1058 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 384)  (1059 384)  routing T_20_24.sp4_v_b_19 <X> T_20_24.lc_trk_g0_3
 (24 0)  (1060 384)  (1060 384)  routing T_20_24.sp4_v_b_19 <X> T_20_24.lc_trk_g0_3
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 387)  (1036 387)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 387)  (1038 387)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (27 4)  (1063 388)  (1063 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 388)  (1064 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 388)  (1066 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 388)  (1077 388)  LC_2 Logic Functioning bit
 (43 4)  (1079 388)  (1079 388)  LC_2 Logic Functioning bit
 (45 4)  (1081 388)  (1081 388)  LC_2 Logic Functioning bit
 (30 5)  (1066 389)  (1066 389)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 389)  (1067 389)  routing T_20_24.lc_trk_g0_3 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (41 5)  (1077 389)  (1077 389)  LC_2 Logic Functioning bit
 (43 5)  (1079 389)  (1079 389)  LC_2 Logic Functioning bit
 (22 6)  (1058 390)  (1058 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 390)  (1060 390)  routing T_20_24.bot_op_7 <X> T_20_24.lc_trk_g1_7
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 394)  (1070 394)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 394)  (1073 394)  LC_5 Logic Functioning bit
 (39 10)  (1075 394)  (1075 394)  LC_5 Logic Functioning bit
 (45 10)  (1081 394)  (1081 394)  LC_5 Logic Functioning bit
 (26 11)  (1062 395)  (1062 395)  routing T_20_24.lc_trk_g0_3 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 395)  (1067 395)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 395)  (1072 395)  LC_5 Logic Functioning bit
 (38 11)  (1074 395)  (1074 395)  LC_5 Logic Functioning bit
 (52 11)  (1088 395)  (1088 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (1052 396)  (1052 396)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g3_1
 (17 12)  (1053 396)  (1053 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 396)  (1054 396)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g3_1
 (18 13)  (1054 397)  (1054 397)  routing T_20_24.sp4_v_b_33 <X> T_20_24.lc_trk_g3_1
 (22 15)  (1058 399)  (1058 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_24

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_24

 (8 5)  (1152 389)  (1152 389)  routing T_22_24.sp4_h_l_47 <X> T_22_24.sp4_v_b_4
 (9 5)  (1153 389)  (1153 389)  routing T_22_24.sp4_h_l_47 <X> T_22_24.sp4_v_b_4
 (10 5)  (1154 389)  (1154 389)  routing T_22_24.sp4_h_l_47 <X> T_22_24.sp4_v_b_4
 (7 10)  (1151 394)  (1151 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_24

 (7 10)  (1205 394)  (1205 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24

 (3 14)  (1405 398)  (1405 398)  routing T_27_24.sp12_v_b_1 <X> T_27_24.sp12_v_t_22


LogicTile_28_24

 (7 10)  (1463 394)  (1463 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (11 12)  (1737 396)  (1737 396)  routing T_33_24.span4_vert_b_3 <X> T_33_24.span4_vert_t_15


LogicTile_5_23

 (3 6)  (237 374)  (237 374)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_t_23
 (3 7)  (237 375)  (237 375)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_t_23


LogicTile_15_23

 (6 0)  (768 368)  (768 368)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_v_b_0
 (17 0)  (779 368)  (779 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 368)  (780 368)  routing T_15_23.bnr_op_1 <X> T_15_23.lc_trk_g0_1
 (18 1)  (780 369)  (780 369)  routing T_15_23.bnr_op_1 <X> T_15_23.lc_trk_g0_1
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (22 3)  (784 371)  (784 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 371)  (786 371)  routing T_15_23.top_op_6 <X> T_15_23.lc_trk_g0_6
 (25 3)  (787 371)  (787 371)  routing T_15_23.top_op_6 <X> T_15_23.lc_trk_g0_6
 (15 4)  (777 372)  (777 372)  routing T_15_23.bot_op_1 <X> T_15_23.lc_trk_g1_1
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 6)  (776 374)  (776 374)  routing T_15_23.wire_logic_cluster/lc_4/out <X> T_15_23.lc_trk_g1_4
 (17 7)  (779 375)  (779 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (788 376)  (788 376)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 376)  (793 376)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 376)  (796 376)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (45 8)  (807 376)  (807 376)  LC_4 Logic Functioning bit
 (53 8)  (815 376)  (815 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (788 377)  (788 377)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 377)  (796 377)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.input_2_4
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (38 9)  (800 377)  (800 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit


LogicTile_16_23

 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0


LogicTile_17_23

 (3 2)  (877 370)  (877 370)  routing T_17_23.sp12_v_t_23 <X> T_17_23.sp12_h_l_23


LogicTile_18_23

 (14 0)  (942 368)  (942 368)  routing T_18_23.wire_logic_cluster/lc_0/out <X> T_18_23.lc_trk_g0_0
 (15 0)  (943 368)  (943 368)  routing T_18_23.bot_op_1 <X> T_18_23.lc_trk_g0_1
 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (953 368)  (953 368)  routing T_18_23.sp4_v_b_10 <X> T_18_23.lc_trk_g0_2
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 368)  (958 368)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 368)  (959 368)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 368)  (963 368)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_0
 (43 0)  (971 368)  (971 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 369)  (951 369)  routing T_18_23.sp4_v_b_10 <X> T_18_23.lc_trk_g0_2
 (25 1)  (953 369)  (953 369)  routing T_18_23.sp4_v_b_10 <X> T_18_23.lc_trk_g0_2
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 369)  (958 369)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 369)  (960 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 369)  (961 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_0
 (34 1)  (962 369)  (962 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_0
 (40 1)  (968 369)  (968 369)  LC_0 Logic Functioning bit
 (45 1)  (973 369)  (973 369)  LC_0 Logic Functioning bit
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (942 370)  (942 370)  routing T_18_23.sp4_v_t_1 <X> T_18_23.lc_trk_g0_4
 (15 2)  (943 370)  (943 370)  routing T_18_23.bot_op_5 <X> T_18_23.lc_trk_g0_5
 (17 2)  (945 370)  (945 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 370)  (952 370)  routing T_18_23.top_op_7 <X> T_18_23.lc_trk_g0_7
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 370)  (961 370)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 370)  (963 370)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (0 3)  (928 371)  (928 371)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 3)  (930 371)  (930 371)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (14 3)  (942 371)  (942 371)  routing T_18_23.sp4_v_t_1 <X> T_18_23.lc_trk_g0_4
 (16 3)  (944 371)  (944 371)  routing T_18_23.sp4_v_t_1 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (949 371)  (949 371)  routing T_18_23.top_op_7 <X> T_18_23.lc_trk_g0_7
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (34 3)  (962 371)  (962 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (35 3)  (963 371)  (963 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (45 3)  (973 371)  (973 371)  LC_1 Logic Functioning bit
 (17 4)  (945 372)  (945 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 372)  (959 372)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 372)  (961 372)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (43 4)  (971 372)  (971 372)  LC_2 Logic Functioning bit
 (15 5)  (943 373)  (943 373)  routing T_18_23.bot_op_0 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (946 373)  (946 373)  routing T_18_23.sp4_r_v_b_25 <X> T_18_23.lc_trk_g1_1
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 373)  (956 373)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (43 5)  (971 373)  (971 373)  LC_2 Logic Functioning bit
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 374)  (952 374)  routing T_18_23.bot_op_7 <X> T_18_23.lc_trk_g1_7
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 374)  (962 374)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (50 6)  (978 374)  (978 374)  Cascade bit: LH_LC03_inmux02_5

 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 376)  (961 376)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (39 8)  (967 376)  (967 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (50 8)  (978 376)  (978 376)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (940 377)  (940 377)  routing T_18_23.sp4_h_r_8 <X> T_18_23.sp4_v_b_8
 (15 9)  (943 377)  (943 377)  routing T_18_23.tnr_op_0 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (956 377)  (956 377)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (40 9)  (968 377)  (968 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (14 10)  (942 378)  (942 378)  routing T_18_23.rgt_op_4 <X> T_18_23.lc_trk_g2_4
 (21 10)  (949 378)  (949 378)  routing T_18_23.rgt_op_7 <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 378)  (952 378)  routing T_18_23.rgt_op_7 <X> T_18_23.lc_trk_g2_7
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 378)  (959 378)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 378)  (962 378)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 378)  (965 378)  LC_5 Logic Functioning bit
 (42 10)  (970 378)  (970 378)  LC_5 Logic Functioning bit
 (50 10)  (978 378)  (978 378)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (943 379)  (943 379)  routing T_18_23.rgt_op_4 <X> T_18_23.lc_trk_g2_4
 (17 11)  (945 379)  (945 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (955 379)  (955 379)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 379)  (958 379)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (37 11)  (965 379)  (965 379)  LC_5 Logic Functioning bit
 (39 11)  (967 379)  (967 379)  LC_5 Logic Functioning bit
 (43 11)  (971 379)  (971 379)  LC_5 Logic Functioning bit
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g3_1
 (26 12)  (954 380)  (954 380)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 380)  (958 380)  routing T_18_23.lc_trk_g0_5 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (39 12)  (967 380)  (967 380)  LC_6 Logic Functioning bit
 (42 12)  (970 380)  (970 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (50 12)  (978 380)  (978 380)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (954 381)  (954 381)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 381)  (955 381)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 381)  (959 381)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (37 13)  (965 381)  (965 381)  LC_6 Logic Functioning bit
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (39 13)  (967 381)  (967 381)  LC_6 Logic Functioning bit
 (40 13)  (968 381)  (968 381)  LC_6 Logic Functioning bit
 (41 13)  (969 381)  (969 381)  LC_6 Logic Functioning bit
 (42 13)  (970 381)  (970 381)  LC_6 Logic Functioning bit
 (43 13)  (971 381)  (971 381)  LC_6 Logic Functioning bit
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 382)  (943 382)  routing T_18_23.sp4_v_t_32 <X> T_18_23.lc_trk_g3_5
 (16 14)  (944 382)  (944 382)  routing T_18_23.sp4_v_t_32 <X> T_18_23.lc_trk_g3_5
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (953 382)  (953 382)  routing T_18_23.wire_logic_cluster/lc_6/out <X> T_18_23.lc_trk_g3_6
 (26 14)  (954 382)  (954 382)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 382)  (955 382)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 382)  (956 382)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 382)  (961 382)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (50 14)  (978 382)  (978 382)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (929 383)  (929 383)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (45 15)  (973 383)  (973 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.wire_logic_cluster/lc_1/out <X> T_19_23.lc_trk_g0_1
 (21 0)  (1003 368)  (1003 368)  routing T_19_23.wire_logic_cluster/lc_3/out <X> T_19_23.lc_trk_g0_3
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 368)  (1008 368)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 368)  (1015 368)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 368)  (1017 368)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_0
 (45 0)  (1027 368)  (1027 368)  LC_0 Logic Functioning bit
 (26 1)  (1008 369)  (1008 369)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1015 369)  (1015 369)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_0
 (34 1)  (1016 369)  (1016 369)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_0
 (35 1)  (1017 369)  (1017 369)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_0
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (41 1)  (1023 369)  (1023 369)  LC_0 Logic Functioning bit
 (45 1)  (1027 369)  (1027 369)  LC_0 Logic Functioning bit
 (0 2)  (982 370)  (982 370)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 370)  (1003 370)  routing T_19_23.lft_op_7 <X> T_19_23.lc_trk_g0_7
 (22 2)  (1004 370)  (1004 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 370)  (1006 370)  routing T_19_23.lft_op_7 <X> T_19_23.lc_trk_g0_7
 (25 2)  (1007 370)  (1007 370)  routing T_19_23.lft_op_6 <X> T_19_23.lc_trk_g0_6
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 370)  (1010 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 370)  (1012 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 370)  (1013 370)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (42 2)  (1024 370)  (1024 370)  LC_1 Logic Functioning bit
 (43 2)  (1025 370)  (1025 370)  LC_1 Logic Functioning bit
 (45 2)  (1027 370)  (1027 370)  LC_1 Logic Functioning bit
 (0 3)  (982 371)  (982 371)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 3)  (984 371)  (984 371)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 371)  (1004 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 371)  (1006 371)  routing T_19_23.lft_op_6 <X> T_19_23.lc_trk_g0_6
 (28 3)  (1010 371)  (1010 371)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 371)  (1011 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 371)  (1013 371)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 371)  (1014 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1015 371)  (1015 371)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.input_2_1
 (35 3)  (1017 371)  (1017 371)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.input_2_1
 (45 3)  (1027 371)  (1027 371)  LC_1 Logic Functioning bit
 (21 4)  (1003 372)  (1003 372)  routing T_19_23.sp4_v_b_11 <X> T_19_23.lc_trk_g1_3
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 372)  (1005 372)  routing T_19_23.sp4_v_b_11 <X> T_19_23.lc_trk_g1_3
 (26 4)  (1008 372)  (1008 372)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 372)  (1015 372)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 372)  (1017 372)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_2
 (45 4)  (1027 372)  (1027 372)  LC_2 Logic Functioning bit
 (21 5)  (1003 373)  (1003 373)  routing T_19_23.sp4_v_b_11 <X> T_19_23.lc_trk_g1_3
 (26 5)  (1008 373)  (1008 373)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 373)  (1014 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1015 373)  (1015 373)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_2
 (34 5)  (1016 373)  (1016 373)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_2
 (35 5)  (1017 373)  (1017 373)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.input_2_2
 (36 5)  (1018 373)  (1018 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (45 5)  (1027 373)  (1027 373)  LC_2 Logic Functioning bit
 (14 6)  (996 374)  (996 374)  routing T_19_23.lft_op_4 <X> T_19_23.lc_trk_g1_4
 (15 6)  (997 374)  (997 374)  routing T_19_23.sp4_v_b_21 <X> T_19_23.lc_trk_g1_5
 (16 6)  (998 374)  (998 374)  routing T_19_23.sp4_v_b_21 <X> T_19_23.lc_trk_g1_5
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 374)  (1012 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 374)  (1013 374)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 374)  (1017 374)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.input_2_3
 (42 6)  (1024 374)  (1024 374)  LC_3 Logic Functioning bit
 (43 6)  (1025 374)  (1025 374)  LC_3 Logic Functioning bit
 (45 6)  (1027 374)  (1027 374)  LC_3 Logic Functioning bit
 (15 7)  (997 375)  (997 375)  routing T_19_23.lft_op_4 <X> T_19_23.lc_trk_g1_4
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (28 7)  (1010 375)  (1010 375)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 375)  (1011 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 375)  (1012 375)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 375)  (1013 375)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 375)  (1014 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 375)  (1017 375)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.input_2_3
 (45 7)  (1027 375)  (1027 375)  LC_3 Logic Functioning bit
 (14 8)  (996 376)  (996 376)  routing T_19_23.bnl_op_0 <X> T_19_23.lc_trk_g2_0
 (17 8)  (999 376)  (999 376)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 376)  (1000 376)  routing T_19_23.bnl_op_1 <X> T_19_23.lc_trk_g2_1
 (21 8)  (1003 376)  (1003 376)  routing T_19_23.bnl_op_3 <X> T_19_23.lc_trk_g2_3
 (22 8)  (1004 376)  (1004 376)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (1008 376)  (1008 376)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 376)  (1012 376)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 376)  (1015 376)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (14 9)  (996 377)  (996 377)  routing T_19_23.bnl_op_0 <X> T_19_23.lc_trk_g2_0
 (17 9)  (999 377)  (999 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1000 377)  (1000 377)  routing T_19_23.bnl_op_1 <X> T_19_23.lc_trk_g2_1
 (21 9)  (1003 377)  (1003 377)  routing T_19_23.bnl_op_3 <X> T_19_23.lc_trk_g2_3
 (27 9)  (1009 377)  (1009 377)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 377)  (1012 377)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (8 10)  (990 378)  (990 378)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_h_l_42
 (21 10)  (1003 378)  (1003 378)  routing T_19_23.bnl_op_7 <X> T_19_23.lc_trk_g2_7
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (1003 379)  (1003 379)  routing T_19_23.bnl_op_7 <X> T_19_23.lc_trk_g2_7
 (16 12)  (998 380)  (998 380)  routing T_19_23.sp4_v_t_12 <X> T_19_23.lc_trk_g3_1
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 380)  (1000 380)  routing T_19_23.sp4_v_t_12 <X> T_19_23.lc_trk_g3_1
 (0 14)  (982 382)  (982 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 382)  (983 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 382)  (997 382)  routing T_19_23.sp4_v_t_32 <X> T_19_23.lc_trk_g3_5
 (16 14)  (998 382)  (998 382)  routing T_19_23.sp4_v_t_32 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1006 382)  (1006 382)  routing T_19_23.tnl_op_7 <X> T_19_23.lc_trk_g3_7
 (26 14)  (1008 382)  (1008 382)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g2_0 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 382)  (1016 382)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 382)  (1017 382)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.input_2_7
 (37 14)  (1019 382)  (1019 382)  LC_7 Logic Functioning bit
 (41 14)  (1023 382)  (1023 382)  LC_7 Logic Functioning bit
 (42 14)  (1024 382)  (1024 382)  LC_7 Logic Functioning bit
 (43 14)  (1025 382)  (1025 382)  LC_7 Logic Functioning bit
 (45 14)  (1027 382)  (1027 382)  LC_7 Logic Functioning bit
 (51 14)  (1033 382)  (1033 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (1035 382)  (1035 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (982 383)  (982 383)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 383)  (983 383)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (21 15)  (1003 383)  (1003 383)  routing T_19_23.tnl_op_7 <X> T_19_23.lc_trk_g3_7
 (26 15)  (1008 383)  (1008 383)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 383)  (1010 383)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 383)  (1011 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 383)  (1013 383)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 383)  (1014 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1016 383)  (1016 383)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.input_2_7
 (37 15)  (1019 383)  (1019 383)  LC_7 Logic Functioning bit
 (42 15)  (1024 383)  (1024 383)  LC_7 Logic Functioning bit
 (45 15)  (1027 383)  (1027 383)  LC_7 Logic Functioning bit
 (48 15)  (1030 383)  (1030 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_23

 (22 0)  (1058 368)  (1058 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1060 368)  (1060 368)  routing T_20_23.bot_op_3 <X> T_20_23.lc_trk_g0_3
 (26 0)  (1062 368)  (1062 368)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 368)  (1072 368)  LC_0 Logic Functioning bit
 (38 0)  (1074 368)  (1074 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (43 0)  (1079 368)  (1079 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (16 1)  (1052 369)  (1052 369)  routing T_20_23.sp12_h_r_8 <X> T_20_23.lc_trk_g0_0
 (17 1)  (1053 369)  (1053 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1060 369)  (1060 369)  routing T_20_23.top_op_2 <X> T_20_23.lc_trk_g0_2
 (25 1)  (1061 369)  (1061 369)  routing T_20_23.top_op_2 <X> T_20_23.lc_trk_g0_2
 (26 1)  (1062 369)  (1062 369)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 369)  (1064 369)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 369)  (1067 369)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 369)  (1072 369)  LC_0 Logic Functioning bit
 (38 1)  (1074 369)  (1074 369)  LC_0 Logic Functioning bit
 (40 1)  (1076 369)  (1076 369)  LC_0 Logic Functioning bit
 (42 1)  (1078 369)  (1078 369)  LC_0 Logic Functioning bit
 (47 1)  (1083 369)  (1083 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 370)  (1050 370)  routing T_20_23.wire_logic_cluster/lc_4/out <X> T_20_23.lc_trk_g0_4
 (27 2)  (1063 370)  (1063 370)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 370)  (1064 370)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 370)  (1067 370)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 370)  (1070 370)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (37 2)  (1073 370)  (1073 370)  LC_1 Logic Functioning bit
 (38 2)  (1074 370)  (1074 370)  LC_1 Logic Functioning bit
 (39 2)  (1075 370)  (1075 370)  LC_1 Logic Functioning bit
 (41 2)  (1077 370)  (1077 370)  LC_1 Logic Functioning bit
 (43 2)  (1079 370)  (1079 370)  LC_1 Logic Functioning bit
 (45 2)  (1081 370)  (1081 370)  LC_1 Logic Functioning bit
 (46 2)  (1082 370)  (1082 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (1038 371)  (1038 371)  routing T_20_23.lc_trk_g0_0 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (17 3)  (1053 371)  (1053 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 371)  (1067 371)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (38 3)  (1074 371)  (1074 371)  LC_1 Logic Functioning bit
 (48 3)  (1084 371)  (1084 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g1_0
 (21 4)  (1057 372)  (1057 372)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g1_3
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 372)  (1064 372)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 372)  (1072 372)  LC_2 Logic Functioning bit
 (38 4)  (1074 372)  (1074 372)  LC_2 Logic Functioning bit
 (41 4)  (1077 372)  (1077 372)  LC_2 Logic Functioning bit
 (43 4)  (1079 372)  (1079 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (48 4)  (1084 372)  (1084 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (1087 372)  (1087 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1062 373)  (1062 373)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 373)  (1063 373)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 373)  (1067 373)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (38 5)  (1074 373)  (1074 373)  LC_2 Logic Functioning bit
 (40 5)  (1076 373)  (1076 373)  LC_2 Logic Functioning bit
 (42 5)  (1078 373)  (1078 373)  LC_2 Logic Functioning bit
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 374)  (1054 374)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g1_5
 (21 6)  (1057 374)  (1057 374)  routing T_20_23.wire_logic_cluster/lc_7/out <X> T_20_23.lc_trk_g1_7
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 374)  (1067 374)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 374)  (1077 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (1077 375)  (1077 375)  LC_3 Logic Functioning bit
 (43 7)  (1079 375)  (1079 375)  LC_3 Logic Functioning bit
 (21 8)  (1057 376)  (1057 376)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g2_3
 (22 8)  (1058 376)  (1058 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 376)  (1073 376)  LC_4 Logic Functioning bit
 (39 8)  (1075 376)  (1075 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (27 9)  (1063 377)  (1063 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 377)  (1067 377)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (38 9)  (1074 377)  (1074 377)  LC_4 Logic Functioning bit
 (25 10)  (1061 378)  (1061 378)  routing T_20_23.wire_logic_cluster/lc_6/out <X> T_20_23.lc_trk_g2_6
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 378)  (1069 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (43 10)  (1079 378)  (1079 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (41 11)  (1077 379)  (1077 379)  LC_5 Logic Functioning bit
 (43 11)  (1079 379)  (1079 379)  LC_5 Logic Functioning bit
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 380)  (1054 380)  routing T_20_23.wire_logic_cluster/lc_1/out <X> T_20_23.lc_trk_g3_1
 (25 12)  (1061 380)  (1061 380)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g3_2
 (26 12)  (1062 380)  (1062 380)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 380)  (1069 380)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 380)  (1073 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 381)  (1064 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 381)  (1072 381)  LC_6 Logic Functioning bit
 (38 13)  (1074 381)  (1074 381)  LC_6 Logic Functioning bit
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1054 382)  (1054 382)  routing T_20_23.bnl_op_5 <X> T_20_23.lc_trk_g3_5
 (25 14)  (1061 382)  (1061 382)  routing T_20_23.wire_logic_cluster/lc_6/out <X> T_20_23.lc_trk_g3_6
 (27 14)  (1063 382)  (1063 382)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 382)  (1067 382)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 382)  (1069 382)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 382)  (1070 382)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 382)  (1077 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (18 15)  (1054 383)  (1054 383)  routing T_20_23.bnl_op_5 <X> T_20_23.lc_trk_g3_5
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (41 15)  (1077 383)  (1077 383)  LC_7 Logic Functioning bit
 (43 15)  (1079 383)  (1079 383)  LC_7 Logic Functioning bit


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 374)  (1731 374)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g0_7
 (7 6)  (1733 374)  (1733 374)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 375)  (1734 375)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g0_7
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (16 14)  (1742 382)  (1742 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit


LogicTile_15_22

 (11 0)  (773 352)  (773 352)  routing T_15_22.sp4_h_r_9 <X> T_15_22.sp4_v_b_2
 (21 0)  (783 352)  (783 352)  routing T_15_22.sp4_v_b_11 <X> T_15_22.lc_trk_g0_3
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 352)  (785 352)  routing T_15_22.sp4_v_b_11 <X> T_15_22.lc_trk_g0_3
 (25 0)  (787 352)  (787 352)  routing T_15_22.wire_logic_cluster/lc_2/out <X> T_15_22.lc_trk_g0_2
 (21 1)  (783 353)  (783 353)  routing T_15_22.sp4_v_b_11 <X> T_15_22.lc_trk_g0_3
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 354)  (793 354)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 354)  (797 354)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.input_2_1
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (46 2)  (808 354)  (808 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 355)  (786 355)  routing T_15_22.bot_op_6 <X> T_15_22.lc_trk_g0_6
 (27 3)  (789 355)  (789 355)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 355)  (790 355)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 355)  (792 355)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 355)  (793 355)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 355)  (794 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (795 355)  (795 355)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.input_2_1
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (52 3)  (814 355)  (814 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (783 356)  (783 356)  routing T_15_22.wire_logic_cluster/lc_3/out <X> T_15_22.lc_trk_g1_3
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 356)  (790 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (50 4)  (812 356)  (812 356)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (815 356)  (815 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (27 6)  (789 358)  (789 358)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 358)  (790 358)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 358)  (792 358)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (45 6)  (807 358)  (807 358)  LC_3 Logic Functioning bit
 (27 7)  (789 359)  (789 359)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (12 8)  (774 360)  (774 360)  routing T_15_22.sp4_v_b_8 <X> T_15_22.sp4_h_r_8
 (11 9)  (773 361)  (773 361)  routing T_15_22.sp4_v_b_8 <X> T_15_22.sp4_h_r_8
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (18 11)  (780 363)  (780 363)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (14 13)  (776 365)  (776 365)  routing T_15_22.sp12_v_b_16 <X> T_15_22.lc_trk_g3_0
 (16 13)  (778 365)  (778 365)  routing T_15_22.sp12_v_b_16 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 366)  (780 366)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g3_5
 (18 15)  (780 367)  (780 367)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g3_5


LogicTile_16_22

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_3 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_3 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 355)  (849 355)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.input_2_1
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (0 4)  (816 356)  (816 356)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 4)  (817 356)  (817 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (829 356)  (829 356)  routing T_16_22.sp4_v_t_40 <X> T_16_22.sp4_v_b_5
 (0 5)  (816 357)  (816 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 5)  (817 357)  (817 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (15 5)  (831 357)  (831 357)  routing T_16_22.bot_op_0 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 6)  (831 358)  (831 358)  routing T_16_22.bot_op_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (14 8)  (830 360)  (830 360)  routing T_16_22.rgt_op_0 <X> T_16_22.lc_trk_g2_0
 (15 8)  (831 360)  (831 360)  routing T_16_22.rgt_op_1 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 360)  (834 360)  routing T_16_22.rgt_op_1 <X> T_16_22.lc_trk_g2_1
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 360)  (847 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 360)  (851 360)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_4
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (41 8)  (857 360)  (857 360)  LC_4 Logic Functioning bit
 (42 8)  (858 360)  (858 360)  LC_4 Logic Functioning bit
 (43 8)  (859 360)  (859 360)  LC_4 Logic Functioning bit
 (45 8)  (861 360)  (861 360)  LC_4 Logic Functioning bit
 (15 9)  (831 361)  (831 361)  routing T_16_22.rgt_op_0 <X> T_16_22.lc_trk_g2_0
 (17 9)  (833 361)  (833 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (843 361)  (843 361)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 361)  (844 361)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 361)  (850 361)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_4
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (5 12)  (821 364)  (821 364)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_r_9
 (21 12)  (837 364)  (837 364)  routing T_16_22.sp4_v_t_14 <X> T_16_22.lc_trk_g3_3
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_v_t_14 <X> T_16_22.lc_trk_g3_3
 (10 13)  (826 365)  (826 365)  routing T_16_22.sp4_h_r_5 <X> T_16_22.sp4_v_b_10
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 365)  (841 365)  routing T_16_22.sp4_r_v_b_42 <X> T_16_22.lc_trk_g3_2
 (14 14)  (830 366)  (830 366)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g3_4
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 366)  (834 366)  routing T_16_22.bnl_op_5 <X> T_16_22.lc_trk_g3_5
 (15 15)  (831 367)  (831 367)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (834 367)  (834 367)  routing T_16_22.bnl_op_5 <X> T_16_22.lc_trk_g3_5


LogicTile_17_22

 (17 0)  (891 352)  (891 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 352)  (892 352)  routing T_17_22.wire_logic_cluster/lc_1/out <X> T_17_22.lc_trk_g0_1
 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 352)  (897 352)  routing T_17_22.sp4_v_b_19 <X> T_17_22.lc_trk_g0_3
 (24 0)  (898 352)  (898 352)  routing T_17_22.sp4_v_b_19 <X> T_17_22.lc_trk_g0_3
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.input_2_0
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (37 0)  (911 352)  (911 352)  LC_0 Logic Functioning bit
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (8 1)  (882 353)  (882 353)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_b_1
 (27 1)  (901 353)  (901 353)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 353)  (907 353)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.input_2_0
 (34 1)  (908 353)  (908 353)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.input_2_0
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (43 1)  (917 353)  (917 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_3 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (45 2)  (919 354)  (919 354)  LC_1 Logic Functioning bit
 (0 3)  (874 355)  (874 355)  routing T_17_22.glb_netwk_3 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 355)  (910 355)  LC_1 Logic Functioning bit
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (38 3)  (912 355)  (912 355)  LC_1 Logic Functioning bit
 (39 3)  (913 355)  (913 355)  LC_1 Logic Functioning bit
 (40 3)  (914 355)  (914 355)  LC_1 Logic Functioning bit
 (42 3)  (916 355)  (916 355)  LC_1 Logic Functioning bit
 (14 4)  (888 356)  (888 356)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g1_0
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (52 4)  (926 356)  (926 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (901 357)  (901 357)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (13 6)  (887 358)  (887 358)  routing T_17_22.sp4_v_b_5 <X> T_17_22.sp4_v_t_40
 (14 6)  (888 358)  (888 358)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g1_4
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 358)  (892 358)  routing T_17_22.bnr_op_5 <X> T_17_22.lc_trk_g1_5
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 359)  (892 359)  routing T_17_22.bnr_op_5 <X> T_17_22.lc_trk_g1_5
 (15 8)  (889 360)  (889 360)  routing T_17_22.sp4_v_t_28 <X> T_17_22.lc_trk_g2_1
 (16 8)  (890 360)  (890 360)  routing T_17_22.sp4_v_t_28 <X> T_17_22.lc_trk_g2_1
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 360)  (904 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 361)  (901 361)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (38 9)  (912 361)  (912 361)  LC_4 Logic Functioning bit
 (39 9)  (913 361)  (913 361)  LC_4 Logic Functioning bit
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (899 364)  (899 364)  routing T_17_22.sp4_h_r_34 <X> T_17_22.lc_trk_g3_2
 (5 13)  (879 365)  (879 365)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_v_b_9
 (15 13)  (889 365)  (889 365)  routing T_17_22.sp4_v_t_29 <X> T_17_22.lc_trk_g3_0
 (16 13)  (890 365)  (890 365)  routing T_17_22.sp4_v_t_29 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_h_r_34 <X> T_17_22.lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.sp4_h_r_34 <X> T_17_22.lc_trk_g3_2
 (17 14)  (891 366)  (891 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_18_22

 (14 0)  (942 352)  (942 352)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g0_0
 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 352)  (958 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (5 1)  (933 353)  (933 353)  routing T_18_22.sp4_h_r_0 <X> T_18_22.sp4_v_b_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 353)  (952 353)  routing T_18_22.top_op_2 <X> T_18_22.lc_trk_g0_2
 (25 1)  (953 353)  (953 353)  routing T_18_22.top_op_2 <X> T_18_22.lc_trk_g0_2
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 353)  (962 353)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.input_2_0
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (43 1)  (971 353)  (971 353)  LC_0 Logic Functioning bit
 (51 1)  (979 353)  (979 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 354)  (928 354)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (934 354)  (934 354)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_v_t_37
 (26 2)  (954 354)  (954 354)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (50 2)  (978 354)  (978 354)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 354)  (980 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (928 355)  (928 355)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 3)  (930 355)  (930 355)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (22 3)  (950 355)  (950 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 355)  (952 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (25 3)  (953 355)  (953 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (26 3)  (954 355)  (954 355)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 355)  (956 355)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (38 3)  (966 355)  (966 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (45 3)  (973 355)  (973 355)  LC_1 Logic Functioning bit
 (46 3)  (974 355)  (974 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (975 355)  (975 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (979 355)  (979 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (981 355)  (981 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (943 356)  (943 356)  routing T_18_22.bot_op_1 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (949 356)  (949 356)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 6)  (953 358)  (953 358)  routing T_18_22.wire_logic_cluster/lc_6/out <X> T_18_22.lc_trk_g1_6
 (28 6)  (956 358)  (956 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 358)  (958 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (42 6)  (970 358)  (970 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (22 7)  (950 359)  (950 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 359)  (961 359)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.input_2_3
 (34 7)  (962 359)  (962 359)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.input_2_3
 (35 7)  (963 359)  (963 359)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.input_2_3
 (45 7)  (973 359)  (973 359)  LC_3 Logic Functioning bit
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 360)  (946 360)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g2_1
 (8 9)  (936 361)  (936 361)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_v_b_7
 (9 9)  (937 361)  (937 361)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_v_b_7
 (11 10)  (939 362)  (939 362)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_t_45
 (13 10)  (941 362)  (941 362)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_t_45
 (14 10)  (942 362)  (942 362)  routing T_18_22.sp4_v_b_36 <X> T_18_22.lc_trk_g2_4
 (21 10)  (949 362)  (949 362)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g2_7
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 362)  (953 362)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g2_6
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 362)  (963 362)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.input_2_5
 (37 10)  (965 362)  (965 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (42 10)  (970 362)  (970 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (12 11)  (940 363)  (940 363)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_t_45
 (14 11)  (942 363)  (942 363)  routing T_18_22.sp4_v_b_36 <X> T_18_22.lc_trk_g2_4
 (16 11)  (944 363)  (944 363)  routing T_18_22.sp4_v_b_36 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 363)  (951 363)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g2_6
 (25 11)  (953 363)  (953 363)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g2_6
 (26 11)  (954 363)  (954 363)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (962 363)  (962 363)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.input_2_5
 (35 11)  (963 363)  (963 363)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.input_2_5
 (37 11)  (965 363)  (965 363)  LC_5 Logic Functioning bit
 (42 11)  (970 363)  (970 363)  LC_5 Logic Functioning bit
 (15 12)  (943 364)  (943 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (16 12)  (944 364)  (944 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (28 12)  (956 364)  (956 364)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 364)  (958 364)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 365)  (952 365)  routing T_18_22.tnr_op_2 <X> T_18_22.lc_trk_g3_2
 (26 13)  (954 365)  (954 365)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 365)  (958 365)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (38 13)  (966 365)  (966 365)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (41 13)  (969 365)  (969 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (43 13)  (971 365)  (971 365)  LC_6 Logic Functioning bit
 (0 14)  (928 366)  (928 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 366)  (943 366)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g3_5
 (16 14)  (944 366)  (944 366)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g3_5
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g3_5
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (952 366)  (952 366)  routing T_18_22.tnr_op_7 <X> T_18_22.lc_trk_g3_7
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (42 14)  (970 366)  (970 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (47 14)  (975 366)  (975 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (978 366)  (978 366)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 366)  (979 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (928 367)  (928 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 367)  (929 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 367)  (946 367)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g3_5
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (42 15)  (970 367)  (970 367)  LC_7 Logic Functioning bit
 (45 15)  (973 367)  (973 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (0 0)  (982 352)  (982 352)  Negative Clock bit

 (11 0)  (993 352)  (993 352)  routing T_19_22.sp4_h_r_9 <X> T_19_22.sp4_v_b_2
 (14 0)  (996 352)  (996 352)  routing T_19_22.sp4_h_r_8 <X> T_19_22.lc_trk_g0_0
 (21 0)  (1003 352)  (1003 352)  routing T_19_22.wire_logic_cluster/lc_3/out <X> T_19_22.lc_trk_g0_3
 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1010 352)  (1010 352)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 352)  (1012 352)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 352)  (1015 352)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (37 0)  (1019 352)  (1019 352)  LC_0 Logic Functioning bit
 (45 0)  (1027 352)  (1027 352)  LC_0 Logic Functioning bit
 (15 1)  (997 353)  (997 353)  routing T_19_22.sp4_h_r_8 <X> T_19_22.lc_trk_g0_0
 (16 1)  (998 353)  (998 353)  routing T_19_22.sp4_h_r_8 <X> T_19_22.lc_trk_g0_0
 (17 1)  (999 353)  (999 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (1011 353)  (1011 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 353)  (1015 353)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.input_2_0
 (34 1)  (1016 353)  (1016 353)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.input_2_0
 (35 1)  (1017 353)  (1017 353)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.input_2_0
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (37 1)  (1019 353)  (1019 353)  LC_0 Logic Functioning bit
 (39 1)  (1021 353)  (1021 353)  LC_0 Logic Functioning bit
 (40 1)  (1022 353)  (1022 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (0 2)  (982 354)  (982 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (996 354)  (996 354)  routing T_19_22.wire_logic_cluster/lc_4/out <X> T_19_22.lc_trk_g0_4
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 354)  (1006 354)  routing T_19_22.top_op_7 <X> T_19_22.lc_trk_g0_7
 (26 2)  (1008 354)  (1008 354)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 354)  (1012 354)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 354)  (1016 354)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (0 3)  (982 355)  (982 355)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 3)  (984 355)  (984 355)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1003 355)  (1003 355)  routing T_19_22.top_op_7 <X> T_19_22.lc_trk_g0_7
 (26 3)  (1008 355)  (1008 355)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 355)  (1012 355)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (48 3)  (1030 355)  (1030 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (997 356)  (997 356)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g1_1
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 356)  (1000 356)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g1_1
 (26 4)  (1008 356)  (1008 356)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 356)  (1013 356)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 356)  (1015 356)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (43 4)  (1025 356)  (1025 356)  LC_2 Logic Functioning bit
 (45 4)  (1027 356)  (1027 356)  LC_2 Logic Functioning bit
 (50 4)  (1032 356)  (1032 356)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (994 357)  (994 357)  routing T_19_22.sp4_h_r_5 <X> T_19_22.sp4_v_b_5
 (27 5)  (1009 357)  (1009 357)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 357)  (1012 357)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (37 5)  (1019 357)  (1019 357)  LC_2 Logic Functioning bit
 (41 5)  (1023 357)  (1023 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (43 5)  (1025 357)  (1025 357)  LC_2 Logic Functioning bit
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1003 358)  (1003 358)  routing T_19_22.lft_op_7 <X> T_19_22.lc_trk_g1_7
 (22 6)  (1004 358)  (1004 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 358)  (1006 358)  routing T_19_22.lft_op_7 <X> T_19_22.lc_trk_g1_7
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 358)  (1012 358)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 358)  (1013 358)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 358)  (1015 358)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 358)  (1016 358)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 358)  (1017 358)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.input_2_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (41 6)  (1023 358)  (1023 358)  LC_3 Logic Functioning bit
 (43 6)  (1025 358)  (1025 358)  LC_3 Logic Functioning bit
 (45 6)  (1027 358)  (1027 358)  LC_3 Logic Functioning bit
 (18 7)  (1000 359)  (1000 359)  routing T_19_22.sp4_r_v_b_29 <X> T_19_22.lc_trk_g1_5
 (28 7)  (1010 359)  (1010 359)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 359)  (1011 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 359)  (1013 359)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 359)  (1014 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 359)  (1015 359)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.input_2_3
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (39 7)  (1021 359)  (1021 359)  LC_3 Logic Functioning bit
 (14 8)  (996 360)  (996 360)  routing T_19_22.wire_logic_cluster/lc_0/out <X> T_19_22.lc_trk_g2_0
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 360)  (1000 360)  routing T_19_22.wire_logic_cluster/lc_1/out <X> T_19_22.lc_trk_g2_1
 (22 8)  (1004 360)  (1004 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (1007 360)  (1007 360)  routing T_19_22.sp4_h_r_34 <X> T_19_22.lc_trk_g2_2
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 360)  (1015 360)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 360)  (1017 360)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.input_2_4
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (45 8)  (1027 360)  (1027 360)  LC_4 Logic Functioning bit
 (8 9)  (990 361)  (990 361)  routing T_19_22.sp4_h_r_7 <X> T_19_22.sp4_v_b_7
 (17 9)  (999 361)  (999 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (1003 361)  (1003 361)  routing T_19_22.sp4_r_v_b_35 <X> T_19_22.lc_trk_g2_3
 (22 9)  (1004 361)  (1004 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 361)  (1005 361)  routing T_19_22.sp4_h_r_34 <X> T_19_22.lc_trk_g2_2
 (24 9)  (1006 361)  (1006 361)  routing T_19_22.sp4_h_r_34 <X> T_19_22.lc_trk_g2_2
 (28 9)  (1010 361)  (1010 361)  routing T_19_22.lc_trk_g2_0 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 361)  (1014 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1015 361)  (1015 361)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.input_2_4
 (35 9)  (1017 361)  (1017 361)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.input_2_4
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (37 9)  (1019 361)  (1019 361)  LC_4 Logic Functioning bit
 (39 9)  (1021 361)  (1021 361)  LC_4 Logic Functioning bit
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (14 10)  (996 362)  (996 362)  routing T_19_22.sp4_v_t_17 <X> T_19_22.lc_trk_g2_4
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g2_5
 (25 10)  (1007 362)  (1007 362)  routing T_19_22.sp4_v_b_38 <X> T_19_22.lc_trk_g2_6
 (26 10)  (1008 362)  (1008 362)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 362)  (1012 362)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 362)  (1016 362)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (40 10)  (1022 362)  (1022 362)  LC_5 Logic Functioning bit
 (42 10)  (1024 362)  (1024 362)  LC_5 Logic Functioning bit
 (12 11)  (994 363)  (994 363)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_t_45
 (16 11)  (998 363)  (998 363)  routing T_19_22.sp4_v_t_17 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1004 363)  (1004 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 363)  (1005 363)  routing T_19_22.sp4_v_b_38 <X> T_19_22.lc_trk_g2_6
 (25 11)  (1007 363)  (1007 363)  routing T_19_22.sp4_v_b_38 <X> T_19_22.lc_trk_g2_6
 (26 11)  (1008 363)  (1008 363)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 363)  (1012 363)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (37 11)  (1019 363)  (1019 363)  LC_5 Logic Functioning bit
 (38 11)  (1020 363)  (1020 363)  LC_5 Logic Functioning bit
 (39 11)  (1021 363)  (1021 363)  LC_5 Logic Functioning bit
 (40 11)  (1022 363)  (1022 363)  LC_5 Logic Functioning bit
 (42 11)  (1024 363)  (1024 363)  LC_5 Logic Functioning bit
 (53 11)  (1035 363)  (1035 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (997 364)  (997 364)  routing T_19_22.sp4_v_t_28 <X> T_19_22.lc_trk_g3_1
 (16 12)  (998 364)  (998 364)  routing T_19_22.sp4_v_t_28 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1004 364)  (1004 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1005 364)  (1005 364)  routing T_19_22.sp12_v_b_11 <X> T_19_22.lc_trk_g3_3
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 364)  (1015 364)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (50 12)  (1032 364)  (1032 364)  Cascade bit: LH_LC06_inmux02_5

 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (39 13)  (1021 365)  (1021 365)  LC_6 Logic Functioning bit
 (48 13)  (1030 365)  (1030 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (9 14)  (991 366)  (991 366)  routing T_19_22.sp4_h_r_7 <X> T_19_22.sp4_h_l_47
 (10 14)  (992 366)  (992 366)  routing T_19_22.sp4_h_r_7 <X> T_19_22.sp4_h_l_47
 (21 14)  (1003 366)  (1003 366)  routing T_19_22.wire_logic_cluster/lc_7/out <X> T_19_22.lc_trk_g3_7
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (1010 366)  (1010 366)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 366)  (1013 366)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 366)  (1017 366)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.input_2_7
 (36 14)  (1018 366)  (1018 366)  LC_7 Logic Functioning bit
 (38 14)  (1020 366)  (1020 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (41 14)  (1023 366)  (1023 366)  LC_7 Logic Functioning bit
 (43 14)  (1025 366)  (1025 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (4 15)  (986 367)  (986 367)  routing T_19_22.sp4_h_r_1 <X> T_19_22.sp4_h_l_44
 (6 15)  (988 367)  (988 367)  routing T_19_22.sp4_h_r_1 <X> T_19_22.sp4_h_l_44
 (28 15)  (1010 367)  (1010 367)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 367)  (1012 367)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 367)  (1014 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 367)  (1015 367)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.input_2_7
 (38 15)  (1020 367)  (1020 367)  LC_7 Logic Functioning bit
 (39 15)  (1021 367)  (1021 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (21 0)  (1057 352)  (1057 352)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g0_3
 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1062 352)  (1062 352)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (46 0)  (1082 352)  (1082 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1084 352)  (1084 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (1050 353)  (1050 353)  routing T_20_22.sp4_r_v_b_35 <X> T_20_22.lc_trk_g0_0
 (17 1)  (1053 353)  (1053 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1059 353)  (1059 353)  routing T_20_22.sp12_h_r_10 <X> T_20_22.lc_trk_g0_2
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 353)  (1063 353)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 353)  (1067 353)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (38 1)  (1074 353)  (1074 353)  LC_0 Logic Functioning bit
 (40 1)  (1076 353)  (1076 353)  LC_0 Logic Functioning bit
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 354)  (1050 354)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (15 2)  (1051 354)  (1051 354)  routing T_20_22.top_op_5 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 354)  (1069 354)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (46 2)  (1082 354)  (1082 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1036 355)  (1036 355)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 355)  (1038 355)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 355)  (1050 355)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (15 3)  (1051 355)  (1051 355)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (16 3)  (1052 355)  (1052 355)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (1054 355)  (1054 355)  routing T_20_22.top_op_5 <X> T_20_22.lc_trk_g0_5
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (38 3)  (1074 355)  (1074 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (46 3)  (1082 355)  (1082 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (1050 356)  (1050 356)  routing T_20_22.wire_logic_cluster/lc_0/out <X> T_20_22.lc_trk_g1_0
 (15 4)  (1051 356)  (1051 356)  routing T_20_22.sp4_h_r_9 <X> T_20_22.lc_trk_g1_1
 (16 4)  (1052 356)  (1052 356)  routing T_20_22.sp4_h_r_9 <X> T_20_22.lc_trk_g1_1
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1054 356)  (1054 356)  routing T_20_22.sp4_h_r_9 <X> T_20_22.lc_trk_g1_1
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (43 4)  (1079 356)  (1079 356)  LC_2 Logic Functioning bit
 (45 4)  (1081 356)  (1081 356)  LC_2 Logic Functioning bit
 (46 4)  (1082 356)  (1082 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (1047 357)  (1047 357)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_5
 (13 5)  (1049 357)  (1049 357)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_5
 (17 5)  (1053 357)  (1053 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 357)  (1067 357)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (47 5)  (1083 357)  (1083 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (1048 358)  (1048 358)  routing T_20_22.sp4_h_r_2 <X> T_20_22.sp4_h_l_40
 (15 6)  (1051 358)  (1051 358)  routing T_20_22.lft_op_5 <X> T_20_22.lc_trk_g1_5
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1054 358)  (1054 358)  routing T_20_22.lft_op_5 <X> T_20_22.lc_trk_g1_5
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.wire_logic_cluster/lc_7/out <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1062 358)  (1062 358)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 358)  (1069 358)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (40 6)  (1076 358)  (1076 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (42 6)  (1078 358)  (1078 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (13 7)  (1049 359)  (1049 359)  routing T_20_22.sp4_h_r_2 <X> T_20_22.sp4_h_l_40
 (14 7)  (1050 359)  (1050 359)  routing T_20_22.top_op_4 <X> T_20_22.lc_trk_g1_4
 (15 7)  (1051 359)  (1051 359)  routing T_20_22.top_op_4 <X> T_20_22.lc_trk_g1_4
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (1062 359)  (1062 359)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 360)  (1067 360)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (43 8)  (1079 360)  (1079 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (46 8)  (1082 360)  (1082 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1086 360)  (1086 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1087 360)  (1087 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 361)  (1059 361)  routing T_20_22.sp4_h_l_15 <X> T_20_22.lc_trk_g2_2
 (24 9)  (1060 361)  (1060 361)  routing T_20_22.sp4_h_l_15 <X> T_20_22.lc_trk_g2_2
 (25 9)  (1061 361)  (1061 361)  routing T_20_22.sp4_h_l_15 <X> T_20_22.lc_trk_g2_2
 (36 9)  (1072 361)  (1072 361)  LC_4 Logic Functioning bit
 (38 9)  (1074 361)  (1074 361)  LC_4 Logic Functioning bit
 (39 9)  (1075 361)  (1075 361)  LC_4 Logic Functioning bit
 (43 9)  (1079 361)  (1079 361)  LC_4 Logic Functioning bit
 (22 10)  (1058 362)  (1058 362)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1060 362)  (1060 362)  routing T_20_22.tnl_op_7 <X> T_20_22.lc_trk_g2_7
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 362)  (1067 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 362)  (1070 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (41 10)  (1077 362)  (1077 362)  LC_5 Logic Functioning bit
 (43 10)  (1079 362)  (1079 362)  LC_5 Logic Functioning bit
 (45 10)  (1081 362)  (1081 362)  LC_5 Logic Functioning bit
 (21 11)  (1057 363)  (1057 363)  routing T_20_22.tnl_op_7 <X> T_20_22.lc_trk_g2_7
 (41 11)  (1077 363)  (1077 363)  LC_5 Logic Functioning bit
 (43 11)  (1079 363)  (1079 363)  LC_5 Logic Functioning bit
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 364)  (1054 364)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g3_1
 (26 12)  (1062 364)  (1062 364)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 364)  (1064 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 364)  (1066 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 364)  (1072 364)  LC_6 Logic Functioning bit
 (38 12)  (1074 364)  (1074 364)  LC_6 Logic Functioning bit
 (41 12)  (1077 364)  (1077 364)  LC_6 Logic Functioning bit
 (43 12)  (1079 364)  (1079 364)  LC_6 Logic Functioning bit
 (45 12)  (1081 364)  (1081 364)  LC_6 Logic Functioning bit
 (6 13)  (1042 365)  (1042 365)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_9
 (27 13)  (1063 365)  (1063 365)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 365)  (1064 365)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 365)  (1066 365)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 365)  (1067 365)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 365)  (1072 365)  LC_6 Logic Functioning bit
 (38 13)  (1074 365)  (1074 365)  LC_6 Logic Functioning bit
 (40 13)  (1076 365)  (1076 365)  LC_6 Logic Functioning bit
 (42 13)  (1078 365)  (1078 365)  LC_6 Logic Functioning bit
 (46 13)  (1082 365)  (1082 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (1083 365)  (1083 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (1050 366)  (1050 366)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g3_4
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 366)  (1054 366)  routing T_20_22.wire_logic_cluster/lc_5/out <X> T_20_22.lc_trk_g3_5
 (25 14)  (1061 366)  (1061 366)  routing T_20_22.wire_logic_cluster/lc_6/out <X> T_20_22.lc_trk_g3_6
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 366)  (1064 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 366)  (1066 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 366)  (1067 366)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 366)  (1070 366)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (45 14)  (1081 366)  (1081 366)  LC_7 Logic Functioning bit
 (5 15)  (1041 367)  (1041 367)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_v_t_44
 (8 15)  (1044 367)  (1044 367)  routing T_20_22.sp4_h_l_47 <X> T_20_22.sp4_v_t_47
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (41 15)  (1077 367)  (1077 367)  LC_7 Logic Functioning bit
 (43 15)  (1079 367)  (1079 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (0 0)  (1090 352)  (1090 352)  Negative Clock bit

 (14 0)  (1104 352)  (1104 352)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 352)  (1120 352)  routing T_21_22.lc_trk_g0_5 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 352)  (1121 352)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 352)  (1123 352)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (45 0)  (1135 352)  (1135 352)  LC_0 Logic Functioning bit
 (14 1)  (1104 353)  (1104 353)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (15 1)  (1105 353)  (1105 353)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (16 1)  (1106 353)  (1106 353)  routing T_21_22.sp4_h_l_5 <X> T_21_22.lc_trk_g0_0
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (1116 353)  (1116 353)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 353)  (1117 353)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 353)  (1118 353)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 353)  (1121 353)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (40 1)  (1130 353)  (1130 353)  LC_0 Logic Functioning bit
 (42 1)  (1132 353)  (1132 353)  LC_0 Logic Functioning bit
 (47 1)  (1137 353)  (1137 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 354)  (1106 354)  routing T_21_22.sp12_h_r_13 <X> T_21_22.lc_trk_g0_5
 (17 2)  (1107 354)  (1107 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (2 3)  (1092 355)  (1092 355)  routing T_21_22.lc_trk_g0_0 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 355)  (1104 355)  routing T_21_22.sp4_r_v_b_28 <X> T_21_22.lc_trk_g0_4
 (17 3)  (1107 355)  (1107 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 10)  (1111 362)  (1111 362)  routing T_21_22.sp4_h_r_39 <X> T_21_22.lc_trk_g2_7
 (22 10)  (1112 362)  (1112 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1113 362)  (1113 362)  routing T_21_22.sp4_h_r_39 <X> T_21_22.lc_trk_g2_7
 (24 10)  (1114 362)  (1114 362)  routing T_21_22.sp4_h_r_39 <X> T_21_22.lc_trk_g2_7
 (22 12)  (1112 364)  (1112 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1113 364)  (1113 364)  routing T_21_22.sp12_v_b_11 <X> T_21_22.lc_trk_g3_3
 (1 14)  (1091 366)  (1091 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (1100 366)  (1100 366)  routing T_21_22.sp4_v_b_5 <X> T_21_22.sp4_h_l_47
 (1 15)  (1091 367)  (1091 367)  routing T_21_22.lc_trk_g0_4 <X> T_21_22.wire_logic_cluster/lc_7/s_r


LogicTile_14_21

 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 345)  (726 345)  routing T_14_21.sp4_r_v_b_33 <X> T_14_21.lc_trk_g2_1
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (25 14)  (733 350)  (733 350)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g3_6
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_21

 (15 0)  (777 336)  (777 336)  routing T_15_21.top_op_1 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (787 336)  (787 336)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g0_2
 (18 1)  (780 337)  (780 337)  routing T_15_21.top_op_1 <X> T_15_21.lc_trk_g0_1
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (766 338)  (766 338)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_t_37
 (6 2)  (768 338)  (768 338)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_t_37
 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (5 3)  (767 339)  (767 339)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_t_37
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_h_r_6 <X> T_15_21.lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.sp4_h_r_6 <X> T_15_21.lc_trk_g0_6
 (25 3)  (787 339)  (787 339)  routing T_15_21.sp4_h_r_6 <X> T_15_21.lc_trk_g0_6
 (14 4)  (776 340)  (776 340)  routing T_15_21.sp4_v_b_0 <X> T_15_21.lc_trk_g1_0
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (16 5)  (778 341)  (778 341)  routing T_15_21.sp4_v_b_0 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 341)  (797 341)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.input_2_2
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g1_5
 (19 8)  (781 344)  (781 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (788 344)  (788 344)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (53 8)  (815 344)  (815 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (38 9)  (800 345)  (800 345)  LC_4 Logic Functioning bit
 (52 9)  (814 345)  (814 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (815 345)  (815 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (47 10)  (809 346)  (809 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 346)  (812 346)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (780 347)  (780 347)  routing T_15_21.sp4_r_v_b_37 <X> T_15_21.lc_trk_g2_5
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (48 11)  (810 347)  (810 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (814 347)  (814 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (776 348)  (776 348)  routing T_15_21.bnl_op_0 <X> T_15_21.lc_trk_g3_0
 (19 12)  (781 348)  (781 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp12_v_b_19 <X> T_15_21.lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (47 12)  (809 348)  (809 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (813 348)  (813 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (776 349)  (776 349)  routing T_15_21.bnl_op_0 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (783 349)  (783 349)  routing T_15_21.sp12_v_b_19 <X> T_15_21.lc_trk_g3_3
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (25 14)  (787 350)  (787 350)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g3_6
 (19 15)  (781 351)  (781 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_21

 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (841 336)  (841 336)  routing T_16_21.lft_op_2 <X> T_16_21.lc_trk_g0_2
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (41 0)  (857 336)  (857 336)  LC_0 Logic Functioning bit
 (43 0)  (859 336)  (859 336)  LC_0 Logic Functioning bit
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.lft_op_2 <X> T_16_21.lc_trk_g0_2
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 338)  (839 338)  routing T_16_21.sp4_v_b_23 <X> T_16_21.lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.sp4_v_b_23 <X> T_16_21.lc_trk_g0_7
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 338)  (843 338)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 338)  (846 338)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.sp4_r_v_b_30 <X> T_16_21.lc_trk_g0_6
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 339)  (846 339)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (41 3)  (857 339)  (857 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp4_h_r_3 <X> T_16_21.lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.sp4_h_r_3 <X> T_16_21.lc_trk_g1_3
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (8 5)  (824 341)  (824 341)  routing T_16_21.sp4_v_t_36 <X> T_16_21.sp4_v_b_4
 (10 5)  (826 341)  (826 341)  routing T_16_21.sp4_v_t_36 <X> T_16_21.sp4_v_b_4
 (14 5)  (830 341)  (830 341)  routing T_16_21.sp4_h_r_0 <X> T_16_21.lc_trk_g1_0
 (15 5)  (831 341)  (831 341)  routing T_16_21.sp4_h_r_0 <X> T_16_21.lc_trk_g1_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_h_r_0 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (837 341)  (837 341)  routing T_16_21.sp4_h_r_3 <X> T_16_21.lc_trk_g1_3
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 341)  (846 341)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (15 6)  (831 342)  (831 342)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g1_5
 (21 6)  (837 342)  (837 342)  routing T_16_21.sp12_h_l_4 <X> T_16_21.lc_trk_g1_7
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.sp12_h_l_4 <X> T_16_21.lc_trk_g1_7
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 342)  (844 342)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (50 6)  (866 342)  (866 342)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (868 342)  (868 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (837 343)  (837 343)  routing T_16_21.sp12_h_l_4 <X> T_16_21.lc_trk_g1_7
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (40 7)  (856 343)  (856 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g2_3
 (24 8)  (840 344)  (840 344)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g2_3
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 346)  (834 346)  routing T_16_21.wire_logic_cluster/lc_5/out <X> T_16_21.lc_trk_g2_5
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 346)  (851 346)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_5
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (15 11)  (831 347)  (831 347)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g2_4
 (16 11)  (832 347)  (832 347)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 348)  (846 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (14 13)  (830 349)  (830 349)  routing T_16_21.sp4_r_v_b_40 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 349)  (846 349)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (21 14)  (837 350)  (837 350)  routing T_16_21.rgt_op_7 <X> T_16_21.lc_trk_g3_7
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 350)  (840 350)  routing T_16_21.rgt_op_7 <X> T_16_21.lc_trk_g3_7
 (25 14)  (841 350)  (841 350)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g3_6
 (15 15)  (831 351)  (831 351)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g3_4
 (16 15)  (832 351)  (832 351)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_21

 (14 0)  (888 336)  (888 336)  routing T_17_21.sp4_h_r_8 <X> T_17_21.lc_trk_g0_0
 (17 0)  (891 336)  (891 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 336)  (892 336)  routing T_17_21.wire_logic_cluster/lc_1/out <X> T_17_21.lc_trk_g0_1
 (21 0)  (895 336)  (895 336)  routing T_17_21.bnr_op_3 <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (900 336)  (900 336)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 336)  (909 336)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.input_2_0
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (40 0)  (914 336)  (914 336)  LC_0 Logic Functioning bit
 (15 1)  (889 337)  (889 337)  routing T_17_21.sp4_h_r_8 <X> T_17_21.lc_trk_g0_0
 (16 1)  (890 337)  (890 337)  routing T_17_21.sp4_h_r_8 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (895 337)  (895 337)  routing T_17_21.bnr_op_3 <X> T_17_21.lc_trk_g0_3
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 337)  (904 337)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 337)  (909 337)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.input_2_0
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (42 1)  (916 337)  (916 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_3 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (899 338)  (899 338)  routing T_17_21.sp12_h_l_5 <X> T_17_21.lc_trk_g0_6
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (50 2)  (924 338)  (924 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 339)  (874 339)  routing T_17_21.glb_netwk_3 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp4_r_v_b_28 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.sp12_h_l_5 <X> T_17_21.lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.sp12_h_l_5 <X> T_17_21.lc_trk_g0_6
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (12 4)  (886 340)  (886 340)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_h_r_5
 (14 4)  (888 340)  (888 340)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (25 4)  (899 340)  (899 340)  routing T_17_21.lft_op_2 <X> T_17_21.lc_trk_g1_2
 (26 4)  (900 340)  (900 340)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 340)  (909 340)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.input_2_2
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (41 4)  (915 340)  (915 340)  LC_2 Logic Functioning bit
 (42 4)  (916 340)  (916 340)  LC_2 Logic Functioning bit
 (43 4)  (917 340)  (917 340)  LC_2 Logic Functioning bit
 (14 5)  (888 341)  (888 341)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (15 5)  (889 341)  (889 341)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (16 5)  (890 341)  (890 341)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.lft_op_2 <X> T_17_21.lc_trk_g1_2
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (908 341)  (908 341)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.input_2_2
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (40 5)  (914 341)  (914 341)  LC_2 Logic Functioning bit
 (41 5)  (915 341)  (915 341)  LC_2 Logic Functioning bit
 (43 5)  (917 341)  (917 341)  LC_2 Logic Functioning bit
 (14 6)  (888 342)  (888 342)  routing T_17_21.bnr_op_4 <X> T_17_21.lc_trk_g1_4
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 342)  (892 342)  routing T_17_21.wire_logic_cluster/lc_5/out <X> T_17_21.lc_trk_g1_5
 (25 6)  (899 342)  (899 342)  routing T_17_21.sp4_h_l_11 <X> T_17_21.lc_trk_g1_6
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 342)  (909 342)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_3
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (42 6)  (916 342)  (916 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (46 6)  (920 342)  (920 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (888 343)  (888 343)  routing T_17_21.bnr_op_4 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 343)  (897 343)  routing T_17_21.sp4_h_l_11 <X> T_17_21.lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.sp4_h_l_11 <X> T_17_21.lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.sp4_h_l_11 <X> T_17_21.lc_trk_g1_6
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (908 343)  (908 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_3
 (35 7)  (909 343)  (909 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_3
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 344)  (897 344)  routing T_17_21.sp4_h_r_27 <X> T_17_21.lc_trk_g2_3
 (24 8)  (898 344)  (898 344)  routing T_17_21.sp4_h_r_27 <X> T_17_21.lc_trk_g2_3
 (25 8)  (899 344)  (899 344)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g2_2
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (45 8)  (919 344)  (919 344)  LC_4 Logic Functioning bit
 (21 9)  (895 345)  (895 345)  routing T_17_21.sp4_h_r_27 <X> T_17_21.lc_trk_g2_3
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (46 9)  (920 345)  (920 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (899 346)  (899 346)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (39 10)  (913 346)  (913 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (8 11)  (882 347)  (882 347)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_42
 (9 11)  (883 347)  (883 347)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_42
 (10 11)  (884 347)  (884 347)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_42
 (14 11)  (888 347)  (888 347)  routing T_17_21.tnl_op_4 <X> T_17_21.lc_trk_g2_4
 (15 11)  (889 347)  (889 347)  routing T_17_21.tnl_op_4 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (892 347)  (892 347)  routing T_17_21.sp4_r_v_b_37 <X> T_17_21.lc_trk_g2_5
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 347)  (897 347)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (24 11)  (898 347)  (898 347)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (38 11)  (912 347)  (912 347)  LC_5 Logic Functioning bit
 (40 11)  (914 347)  (914 347)  LC_5 Logic Functioning bit
 (42 11)  (916 347)  (916 347)  LC_5 Logic Functioning bit
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (900 348)  (900 348)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 348)  (909 348)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.input_2_6
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (892 349)  (892 349)  routing T_17_21.sp4_r_v_b_41 <X> T_17_21.lc_trk_g3_1
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (900 349)  (900 349)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 349)  (901 349)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 349)  (904 349)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 349)  (907 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.input_2_6
 (35 13)  (909 349)  (909 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.input_2_6
 (43 13)  (917 349)  (917 349)  LC_6 Logic Functioning bit
 (19 14)  (893 350)  (893 350)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (895 350)  (895 350)  routing T_17_21.wire_logic_cluster/lc_7/out <X> T_17_21.lc_trk_g3_7
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 350)  (901 350)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 350)  (902 350)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 350)  (907 350)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 350)  (910 350)  LC_7 Logic Functioning bit
 (38 14)  (912 350)  (912 350)  LC_7 Logic Functioning bit
 (41 14)  (915 350)  (915 350)  LC_7 Logic Functioning bit
 (42 14)  (916 350)  (916 350)  LC_7 Logic Functioning bit
 (43 14)  (917 350)  (917 350)  LC_7 Logic Functioning bit
 (45 14)  (919 350)  (919 350)  LC_7 Logic Functioning bit
 (46 14)  (920 350)  (920 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (924 350)  (924 350)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 351)  (905 351)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 351)  (910 351)  LC_7 Logic Functioning bit
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit
 (38 15)  (912 351)  (912 351)  LC_7 Logic Functioning bit
 (39 15)  (913 351)  (913 351)  LC_7 Logic Functioning bit
 (40 15)  (914 351)  (914 351)  LC_7 Logic Functioning bit
 (41 15)  (915 351)  (915 351)  LC_7 Logic Functioning bit
 (42 15)  (916 351)  (916 351)  LC_7 Logic Functioning bit
 (43 15)  (917 351)  (917 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (4 0)  (932 336)  (932 336)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_0
 (16 0)  (944 336)  (944 336)  routing T_18_21.sp12_h_r_9 <X> T_18_21.lc_trk_g0_1
 (17 0)  (945 336)  (945 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 336)  (952 336)  routing T_18_21.top_op_3 <X> T_18_21.lc_trk_g0_3
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (5 1)  (933 337)  (933 337)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_0
 (21 1)  (949 337)  (949 337)  routing T_18_21.top_op_3 <X> T_18_21.lc_trk_g0_3
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_3 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (950 338)  (950 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 338)  (952 338)  routing T_18_21.top_op_7 <X> T_18_21.lc_trk_g0_7
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 338)  (958 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 338)  (962 338)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (43 2)  (971 338)  (971 338)  LC_1 Logic Functioning bit
 (52 2)  (980 338)  (980 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (928 339)  (928 339)  routing T_18_21.glb_netwk_3 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (15 3)  (943 339)  (943 339)  routing T_18_21.bot_op_4 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (949 339)  (949 339)  routing T_18_21.top_op_7 <X> T_18_21.lc_trk_g0_7
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 339)  (958 339)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (51 3)  (979 339)  (979 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (981 339)  (981 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (932 340)  (932 340)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_b_3
 (14 4)  (942 340)  (942 340)  routing T_18_21.wire_logic_cluster/lc_0/out <X> T_18_21.lc_trk_g1_0
 (15 4)  (943 340)  (943 340)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g1_1
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (949 340)  (949 340)  routing T_18_21.wire_logic_cluster/lc_3/out <X> T_18_21.lc_trk_g1_3
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 340)  (953 340)  routing T_18_21.wire_logic_cluster/lc_2/out <X> T_18_21.lc_trk_g1_2
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 340)  (959 340)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (45 4)  (973 340)  (973 340)  LC_2 Logic Functioning bit
 (5 5)  (933 341)  (933 341)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_b_3
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (946 341)  (946 341)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g1_1
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (954 341)  (954 341)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 341)  (956 341)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 341)  (958 341)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (43 5)  (971 341)  (971 341)  LC_2 Logic Functioning bit
 (48 5)  (976 341)  (976 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 342)  (956 342)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 342)  (962 342)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 343)  (956 343)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (961 343)  (961 343)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_3
 (34 7)  (962 343)  (962 343)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_3
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (38 7)  (966 343)  (966 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (4 8)  (932 344)  (932 344)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_6
 (6 8)  (934 344)  (934 344)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_6
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (46 8)  (974 344)  (974 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (933 345)  (933 345)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_b_6
 (14 9)  (942 345)  (942 345)  routing T_18_21.sp4_r_v_b_32 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (950 345)  (950 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 345)  (961 345)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.input_2_4
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (14 10)  (942 346)  (942 346)  routing T_18_21.wire_logic_cluster/lc_4/out <X> T_18_21.lc_trk_g2_4
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 346)  (964 346)  LC_5 Logic Functioning bit
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (38 10)  (966 346)  (966 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (40 10)  (968 346)  (968 346)  LC_5 Logic Functioning bit
 (41 10)  (969 346)  (969 346)  LC_5 Logic Functioning bit
 (42 10)  (970 346)  (970 346)  LC_5 Logic Functioning bit
 (43 10)  (971 346)  (971 346)  LC_5 Logic Functioning bit
 (52 10)  (980 346)  (980 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 347)  (953 347)  routing T_18_21.sp4_r_v_b_38 <X> T_18_21.lc_trk_g2_6
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 347)  (958 347)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (38 11)  (966 347)  (966 347)  LC_5 Logic Functioning bit
 (39 11)  (967 347)  (967 347)  LC_5 Logic Functioning bit
 (40 11)  (968 347)  (968 347)  LC_5 Logic Functioning bit
 (42 11)  (970 347)  (970 347)  LC_5 Logic Functioning bit
 (14 12)  (942 348)  (942 348)  routing T_18_21.sp4_v_t_21 <X> T_18_21.lc_trk_g3_0
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 348)  (963 348)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.input_2_6
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (42 12)  (970 348)  (970 348)  LC_6 Logic Functioning bit
 (14 13)  (942 349)  (942 349)  routing T_18_21.sp4_v_t_21 <X> T_18_21.lc_trk_g3_0
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp4_v_t_21 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (954 349)  (954 349)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 349)  (960 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (46 13)  (974 349)  (974 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (942 350)  (942 350)  routing T_18_21.sp4_v_t_17 <X> T_18_21.lc_trk_g3_4
 (16 15)  (944 351)  (944 351)  routing T_18_21.sp4_v_t_17 <X> T_18_21.lc_trk_g3_4
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_19_21

 (0 0)  (982 336)  (982 336)  Negative Clock bit

 (14 0)  (996 336)  (996 336)  routing T_19_21.sp4_v_b_8 <X> T_19_21.lc_trk_g0_0
 (14 1)  (996 337)  (996 337)  routing T_19_21.sp4_v_b_8 <X> T_19_21.lc_trk_g0_0
 (16 1)  (998 337)  (998 337)  routing T_19_21.sp4_v_b_8 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1005 338)  (1005 338)  routing T_19_21.sp4_h_r_7 <X> T_19_21.lc_trk_g0_7
 (24 2)  (1006 338)  (1006 338)  routing T_19_21.sp4_h_r_7 <X> T_19_21.lc_trk_g0_7
 (27 2)  (1009 338)  (1009 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 338)  (1012 338)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 338)  (1017 338)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_1
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (37 2)  (1019 338)  (1019 338)  LC_1 Logic Functioning bit
 (45 2)  (1027 338)  (1027 338)  LC_1 Logic Functioning bit
 (46 2)  (1028 338)  (1028 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (984 339)  (984 339)  routing T_19_21.lc_trk_g0_0 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (21 3)  (1003 339)  (1003 339)  routing T_19_21.sp4_h_r_7 <X> T_19_21.lc_trk_g0_7
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 339)  (1010 339)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 339)  (1014 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1016 339)  (1016 339)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_1
 (35 3)  (1017 339)  (1017 339)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_1
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (39 3)  (1021 339)  (1021 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_v_b_5
 (14 4)  (996 340)  (996 340)  routing T_19_21.sp12_h_r_0 <X> T_19_21.lc_trk_g1_0
 (15 4)  (997 340)  (997 340)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g1_1
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 340)  (1012 340)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 340)  (1013 340)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 340)  (1017 340)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_2
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (41 4)  (1023 340)  (1023 340)  LC_2 Logic Functioning bit
 (43 4)  (1025 340)  (1025 340)  LC_2 Logic Functioning bit
 (45 4)  (1027 340)  (1027 340)  LC_2 Logic Functioning bit
 (14 5)  (996 341)  (996 341)  routing T_19_21.sp12_h_r_0 <X> T_19_21.lc_trk_g1_0
 (15 5)  (997 341)  (997 341)  routing T_19_21.sp12_h_r_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g1_1
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.top_op_2 <X> T_19_21.lc_trk_g1_2
 (25 5)  (1007 341)  (1007 341)  routing T_19_21.top_op_2 <X> T_19_21.lc_trk_g1_2
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 341)  (1012 341)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 341)  (1014 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1016 341)  (1016 341)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_2
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (39 5)  (1021 341)  (1021 341)  LC_2 Logic Functioning bit
 (4 6)  (986 342)  (986 342)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_t_38
 (14 6)  (996 342)  (996 342)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g1_4
 (15 6)  (997 342)  (997 342)  routing T_19_21.top_op_5 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (4 7)  (986 343)  (986 343)  routing T_19_21.sp4_v_b_10 <X> T_19_21.sp4_h_l_38
 (5 7)  (987 343)  (987 343)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_t_38
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1000 343)  (1000 343)  routing T_19_21.top_op_5 <X> T_19_21.lc_trk_g1_5
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 343)  (1005 343)  routing T_19_21.sp4_v_b_22 <X> T_19_21.lc_trk_g1_6
 (24 7)  (1006 343)  (1006 343)  routing T_19_21.sp4_v_b_22 <X> T_19_21.lc_trk_g1_6
 (11 8)  (993 344)  (993 344)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_v_b_8
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 344)  (1010 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 344)  (1012 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 344)  (1017 344)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_4
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (12 9)  (994 345)  (994 345)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_v_b_8
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1016 345)  (1016 345)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_4
 (38 9)  (1020 345)  (1020 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 346)  (1000 346)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g2_5
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 346)  (1016 346)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 346)  (1018 346)  LC_5 Logic Functioning bit
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (26 11)  (1008 347)  (1008 347)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 347)  (1009 347)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1016 347)  (1016 347)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.input_2_5
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (37 11)  (1019 347)  (1019 347)  LC_5 Logic Functioning bit
 (39 11)  (1021 347)  (1021 347)  LC_5 Logic Functioning bit
 (40 11)  (1022 347)  (1022 347)  LC_5 Logic Functioning bit
 (42 11)  (1024 347)  (1024 347)  LC_5 Logic Functioning bit
 (25 12)  (1007 348)  (1007 348)  routing T_19_21.wire_logic_cluster/lc_2/out <X> T_19_21.lc_trk_g3_2
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 15)  (996 351)  (996 351)  routing T_19_21.sp4_r_v_b_44 <X> T_19_21.lc_trk_g3_4
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_20_21

 (0 0)  (1036 336)  (1036 336)  Negative Clock bit

 (17 0)  (1053 336)  (1053 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 336)  (1054 336)  routing T_20_21.wire_logic_cluster/lc_1/out <X> T_20_21.lc_trk_g0_1
 (21 0)  (1057 336)  (1057 336)  routing T_20_21.wire_logic_cluster/lc_3/out <X> T_20_21.lc_trk_g0_3
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 336)  (1067 336)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 336)  (1071 336)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.input_2_0
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (45 0)  (1081 336)  (1081 336)  LC_0 Logic Functioning bit
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 337)  (1064 337)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.input_2_0
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (41 1)  (1077 337)  (1077 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1054 338)  (1054 338)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g0_5
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1061 338)  (1061 338)  routing T_20_21.bnr_op_6 <X> T_20_21.lc_trk_g0_6
 (26 2)  (1062 338)  (1062 338)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 338)  (1063 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 338)  (1066 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 338)  (1069 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 338)  (1071 338)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.input_2_1
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (45 2)  (1081 338)  (1081 338)  LC_1 Logic Functioning bit
 (2 3)  (1038 339)  (1038 339)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (21 3)  (1057 339)  (1057 339)  routing T_20_21.sp4_r_v_b_31 <X> T_20_21.lc_trk_g0_7
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1061 339)  (1061 339)  routing T_20_21.bnr_op_6 <X> T_20_21.lc_trk_g0_6
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 339)  (1068 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1070 339)  (1070 339)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.input_2_1
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (37 3)  (1073 339)  (1073 339)  LC_1 Logic Functioning bit
 (39 3)  (1075 339)  (1075 339)  LC_1 Logic Functioning bit
 (40 3)  (1076 339)  (1076 339)  LC_1 Logic Functioning bit
 (42 3)  (1078 339)  (1078 339)  LC_1 Logic Functioning bit
 (14 4)  (1050 340)  (1050 340)  routing T_20_21.wire_logic_cluster/lc_0/out <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 6)  (1048 342)  (1048 342)  routing T_20_21.sp4_v_t_40 <X> T_20_21.sp4_h_l_40
 (14 6)  (1050 342)  (1050 342)  routing T_20_21.sp4_h_l_1 <X> T_20_21.lc_trk_g1_4
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 342)  (1064 342)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 342)  (1066 342)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 342)  (1069 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 342)  (1071 342)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.input_2_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (45 6)  (1081 342)  (1081 342)  LC_3 Logic Functioning bit
 (4 7)  (1040 343)  (1040 343)  routing T_20_21.sp4_v_b_10 <X> T_20_21.sp4_h_l_38
 (11 7)  (1047 343)  (1047 343)  routing T_20_21.sp4_v_t_40 <X> T_20_21.sp4_h_l_40
 (15 7)  (1051 343)  (1051 343)  routing T_20_21.sp4_h_l_1 <X> T_20_21.lc_trk_g1_4
 (16 7)  (1052 343)  (1052 343)  routing T_20_21.sp4_h_l_1 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 343)  (1068 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1071 343)  (1071 343)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.input_2_3
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (11 8)  (1047 344)  (1047 344)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_v_b_8
 (13 8)  (1049 344)  (1049 344)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_v_b_8
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (15 8)  (1051 344)  (1051 344)  routing T_20_21.rgt_op_1 <X> T_20_21.lc_trk_g2_1
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 344)  (1054 344)  routing T_20_21.rgt_op_1 <X> T_20_21.lc_trk_g2_1
 (12 9)  (1048 345)  (1048 345)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_v_b_8
 (14 9)  (1050 345)  (1050 345)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (15 9)  (1051 345)  (1051 345)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (16 9)  (1052 345)  (1052 345)  routing T_20_21.sp4_h_r_40 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (15 10)  (1051 346)  (1051 346)  routing T_20_21.tnl_op_5 <X> T_20_21.lc_trk_g2_5
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 346)  (1059 346)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g2_7
 (24 10)  (1060 346)  (1060 346)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g2_7
 (27 10)  (1063 346)  (1063 346)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 346)  (1064 346)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 346)  (1071 346)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.input_2_5
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (18 11)  (1054 347)  (1054 347)  routing T_20_21.tnl_op_5 <X> T_20_21.lc_trk_g2_5
 (21 11)  (1057 347)  (1057 347)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g2_7
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1069 347)  (1069 347)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.input_2_5
 (34 11)  (1070 347)  (1070 347)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.input_2_5
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (40 11)  (1076 347)  (1076 347)  LC_5 Logic Functioning bit
 (42 11)  (1078 347)  (1078 347)  LC_5 Logic Functioning bit
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (14 14)  (1050 350)  (1050 350)  routing T_20_21.rgt_op_4 <X> T_20_21.lc_trk_g3_4
 (15 14)  (1051 350)  (1051 350)  routing T_20_21.tnl_op_5 <X> T_20_21.lc_trk_g3_5
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (1063 350)  (1063 350)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 350)  (1064 350)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 350)  (1069 350)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 350)  (1070 350)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (45 14)  (1081 350)  (1081 350)  LC_7 Logic Functioning bit
 (51 14)  (1087 350)  (1087 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.rgt_op_4 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1054 351)  (1054 351)  routing T_20_21.tnl_op_5 <X> T_20_21.lc_trk_g3_5
 (27 15)  (1063 351)  (1063 351)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1069 351)  (1069 351)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.input_2_7
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (37 15)  (1073 351)  (1073 351)  LC_7 Logic Functioning bit
 (39 15)  (1075 351)  (1075 351)  LC_7 Logic Functioning bit
 (40 15)  (1076 351)  (1076 351)  LC_7 Logic Functioning bit
 (42 15)  (1078 351)  (1078 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (15 1)  (1105 337)  (1105 337)  routing T_21_21.sp4_v_t_5 <X> T_21_21.lc_trk_g0_0
 (16 1)  (1106 337)  (1106 337)  routing T_21_21.sp4_v_t_5 <X> T_21_21.lc_trk_g0_0
 (17 1)  (1107 337)  (1107 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_3 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 338)  (1118 338)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 338)  (1123 338)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (0 3)  (1090 339)  (1090 339)  routing T_21_21.glb_netwk_3 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (28 3)  (1118 339)  (1118 339)  routing T_21_21.lc_trk_g2_1 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 339)  (1121 339)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (38 3)  (1128 339)  (1128 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (40 3)  (1130 339)  (1130 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (14 5)  (1104 341)  (1104 341)  routing T_21_21.sp4_r_v_b_24 <X> T_21_21.lc_trk_g1_0
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (14 6)  (1104 342)  (1104 342)  routing T_21_21.wire_logic_cluster/lc_4/out <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (17 8)  (1107 344)  (1107 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 344)  (1108 344)  routing T_21_21.wire_logic_cluster/lc_1/out <X> T_21_21.lc_trk_g2_1
 (28 8)  (1118 344)  (1118 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 344)  (1120 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (37 8)  (1127 344)  (1127 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (41 8)  (1131 344)  (1131 344)  LC_4 Logic Functioning bit
 (43 8)  (1133 344)  (1133 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (15 10)  (1105 346)  (1105 346)  routing T_21_21.sp12_v_t_2 <X> T_21_21.lc_trk_g2_5
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1108 346)  (1108 346)  routing T_21_21.sp12_v_t_2 <X> T_21_21.lc_trk_g2_5
 (25 10)  (1115 346)  (1115 346)  routing T_21_21.wire_logic_cluster/lc_6/out <X> T_21_21.lc_trk_g2_6
 (18 11)  (1108 347)  (1108 347)  routing T_21_21.sp12_v_t_2 <X> T_21_21.lc_trk_g2_5
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1116 348)  (1116 348)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 348)  (1118 348)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 348)  (1120 348)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 348)  (1124 348)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 348)  (1126 348)  LC_6 Logic Functioning bit
 (38 12)  (1128 348)  (1128 348)  LC_6 Logic Functioning bit
 (45 12)  (1135 348)  (1135 348)  LC_6 Logic Functioning bit
 (47 12)  (1137 348)  (1137 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1116 349)  (1116 349)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 349)  (1118 349)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 349)  (1119 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (37 13)  (1127 349)  (1127 349)  LC_6 Logic Functioning bit
 (38 13)  (1128 349)  (1128 349)  LC_6 Logic Functioning bit
 (39 13)  (1129 349)  (1129 349)  LC_6 Logic Functioning bit
 (40 13)  (1130 349)  (1130 349)  LC_6 Logic Functioning bit
 (42 13)  (1132 349)  (1132 349)  LC_6 Logic Functioning bit
 (15 14)  (1105 350)  (1105 350)  routing T_21_21.sp12_v_t_2 <X> T_21_21.lc_trk_g3_5
 (17 14)  (1107 350)  (1107 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1108 350)  (1108 350)  routing T_21_21.sp12_v_t_2 <X> T_21_21.lc_trk_g3_5
 (18 15)  (1108 351)  (1108 351)  routing T_21_21.sp12_v_t_2 <X> T_21_21.lc_trk_g3_5


LogicTile_22_21

 (16 0)  (1160 336)  (1160 336)  routing T_22_21.sp4_v_b_1 <X> T_22_21.lc_trk_g0_1
 (17 0)  (1161 336)  (1161 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1162 336)  (1162 336)  routing T_22_21.sp4_v_b_1 <X> T_22_21.lc_trk_g0_1
 (21 0)  (1165 336)  (1165 336)  routing T_22_21.wire_logic_cluster/lc_3/out <X> T_22_21.lc_trk_g0_3
 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1144 338)  (1144 338)  routing T_22_21.glb_netwk_3 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 339)  (1144 339)  routing T_22_21.glb_netwk_3 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (26 4)  (1170 340)  (1170 340)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 340)  (1171 340)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 340)  (1172 340)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 340)  (1173 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 340)  (1176 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 340)  (1180 340)  LC_2 Logic Functioning bit
 (38 4)  (1182 340)  (1182 340)  LC_2 Logic Functioning bit
 (45 4)  (1189 340)  (1189 340)  LC_2 Logic Functioning bit
 (28 5)  (1172 341)  (1172 341)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 341)  (1173 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 341)  (1174 341)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 341)  (1175 341)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 341)  (1180 341)  LC_2 Logic Functioning bit
 (37 5)  (1181 341)  (1181 341)  LC_2 Logic Functioning bit
 (38 5)  (1182 341)  (1182 341)  LC_2 Logic Functioning bit
 (39 5)  (1183 341)  (1183 341)  LC_2 Logic Functioning bit
 (41 5)  (1185 341)  (1185 341)  LC_2 Logic Functioning bit
 (43 5)  (1187 341)  (1187 341)  LC_2 Logic Functioning bit
 (47 5)  (1191 341)  (1191 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 342)  (1162 342)  routing T_22_21.wire_logic_cluster/lc_5/out <X> T_22_21.lc_trk_g1_5
 (28 6)  (1172 342)  (1172 342)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 342)  (1174 342)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 342)  (1177 342)  routing T_22_21.lc_trk_g2_0 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 342)  (1180 342)  LC_3 Logic Functioning bit
 (38 6)  (1182 342)  (1182 342)  LC_3 Logic Functioning bit
 (45 6)  (1189 342)  (1189 342)  LC_3 Logic Functioning bit
 (26 7)  (1170 343)  (1170 343)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 343)  (1173 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 343)  (1180 343)  LC_3 Logic Functioning bit
 (37 7)  (1181 343)  (1181 343)  LC_3 Logic Functioning bit
 (38 7)  (1182 343)  (1182 343)  LC_3 Logic Functioning bit
 (39 7)  (1183 343)  (1183 343)  LC_3 Logic Functioning bit
 (40 7)  (1184 343)  (1184 343)  LC_3 Logic Functioning bit
 (42 7)  (1186 343)  (1186 343)  LC_3 Logic Functioning bit
 (47 7)  (1191 343)  (1191 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (1158 344)  (1158 344)  routing T_22_21.sp4_v_t_21 <X> T_22_21.lc_trk_g2_0
 (14 9)  (1158 345)  (1158 345)  routing T_22_21.sp4_v_t_21 <X> T_22_21.lc_trk_g2_0
 (16 9)  (1160 345)  (1160 345)  routing T_22_21.sp4_v_t_21 <X> T_22_21.lc_trk_g2_0
 (17 9)  (1161 345)  (1161 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 10)  (1172 346)  (1172 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 346)  (1174 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 346)  (1178 346)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 346)  (1180 346)  LC_5 Logic Functioning bit
 (37 10)  (1181 346)  (1181 346)  LC_5 Logic Functioning bit
 (38 10)  (1182 346)  (1182 346)  LC_5 Logic Functioning bit
 (39 10)  (1183 346)  (1183 346)  LC_5 Logic Functioning bit
 (41 10)  (1185 346)  (1185 346)  LC_5 Logic Functioning bit
 (43 10)  (1187 346)  (1187 346)  LC_5 Logic Functioning bit
 (45 10)  (1189 346)  (1189 346)  LC_5 Logic Functioning bit
 (17 11)  (1161 347)  (1161 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 347)  (1181 347)  LC_5 Logic Functioning bit
 (39 11)  (1183 347)  (1183 347)  LC_5 Logic Functioning bit
 (47 11)  (1191 347)  (1191 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (25 12)  (1169 348)  (1169 348)  routing T_22_21.wire_logic_cluster/lc_2/out <X> T_22_21.lc_trk_g3_2
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 342)  (1734 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 350)  (1734 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_5_20

 (3 6)  (237 326)  (237 326)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_t_23
 (3 7)  (237 327)  (237 327)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_t_23


LogicTile_14_20

 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_0
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 321)  (743 321)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_0
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g0_6
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 325)  (731 325)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g1_2
 (25 5)  (733 325)  (733 325)  routing T_14_20.sp4_h_r_2 <X> T_14_20.lc_trk_g1_2
 (25 8)  (733 328)  (733 328)  routing T_14_20.sp4_h_r_34 <X> T_14_20.lc_trk_g2_2
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 329)  (731 329)  routing T_14_20.sp4_h_r_34 <X> T_14_20.lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.sp4_h_r_34 <X> T_14_20.lc_trk_g2_2
 (15 10)  (723 330)  (723 330)  routing T_14_20.tnr_op_5 <X> T_14_20.lc_trk_g2_5
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (15 12)  (723 332)  (723 332)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g3_1


LogicTile_15_20

 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (13 1)  (775 321)  (775 321)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_r_2
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 322)  (777 322)  routing T_15_20.top_op_5 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (787 322)  (787 322)  routing T_15_20.sp4_h_r_14 <X> T_15_20.lc_trk_g0_6
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 322)  (797 322)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.input_2_1
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (18 3)  (780 323)  (780 323)  routing T_15_20.top_op_5 <X> T_15_20.lc_trk_g0_5
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 323)  (785 323)  routing T_15_20.sp4_h_r_14 <X> T_15_20.lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.sp4_h_r_14 <X> T_15_20.lc_trk_g0_6
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (14 4)  (776 324)  (776 324)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g1_0
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 324)  (785 324)  routing T_15_20.sp12_h_r_11 <X> T_15_20.lc_trk_g1_3
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (3 6)  (765 326)  (765 326)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_t_23
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (24 6)  (786 326)  (786 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (3 7)  (765 327)  (765 327)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_t_23
 (21 7)  (783 327)  (783 327)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g2_5
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (25 12)  (787 332)  (787 332)  routing T_15_20.sp4_v_b_26 <X> T_15_20.lc_trk_g3_2
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_v_b_26 <X> T_15_20.lc_trk_g3_2
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g3_5
 (18 15)  (780 335)  (780 335)  routing T_15_20.sp4_v_b_37 <X> T_15_20.lc_trk_g3_5


LogicTile_16_20

 (6 0)  (822 320)  (822 320)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_v_b_0
 (16 0)  (832 320)  (832 320)  routing T_16_20.sp12_h_l_14 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (5 1)  (821 321)  (821 321)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_v_b_0
 (13 1)  (829 321)  (829 321)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_r_2
 (18 1)  (834 321)  (834 321)  routing T_16_20.sp12_h_l_14 <X> T_16_20.lc_trk_g0_1
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (820 322)  (820 322)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_37
 (14 2)  (830 322)  (830 322)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g0_4
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 322)  (839 322)  routing T_16_20.sp4_h_r_7 <X> T_16_20.lc_trk_g0_7
 (24 2)  (840 322)  (840 322)  routing T_16_20.sp4_h_r_7 <X> T_16_20.lc_trk_g0_7
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (5 3)  (821 323)  (821 323)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_37
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (837 323)  (837 323)  routing T_16_20.sp4_h_r_7 <X> T_16_20.lc_trk_g0_7
 (11 4)  (827 324)  (827 324)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_b_5
 (25 4)  (841 324)  (841 324)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g1_2
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 325)  (839 325)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g1_2
 (24 5)  (840 325)  (840 325)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g1_2
 (25 5)  (841 325)  (841 325)  routing T_16_20.sp4_h_l_7 <X> T_16_20.lc_trk_g1_2
 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (53 5)  (869 325)  (869 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (822 326)  (822 326)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_t_38
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (841 328)  (841 328)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g2_2
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (46 8)  (862 328)  (862 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (4 10)  (820 330)  (820 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (6 10)  (822 330)  (822 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (15 10)  (831 330)  (831 330)  routing T_16_20.sp4_v_t_32 <X> T_16_20.lc_trk_g2_5
 (16 10)  (832 330)  (832 330)  routing T_16_20.sp4_v_t_32 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 330)  (840 330)  routing T_16_20.tnr_op_7 <X> T_16_20.lc_trk_g2_7
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 330)  (851 330)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.input_2_5
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (46 10)  (862 330)  (862 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (821 331)  (821 331)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 331)  (851 331)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.input_2_5
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (43 11)  (859 331)  (859 331)  LC_5 Logic Functioning bit
 (3 12)  (819 332)  (819 332)  routing T_16_20.sp12_v_t_22 <X> T_16_20.sp12_h_r_1
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (841 332)  (841 332)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g3_2
 (21 13)  (837 333)  (837 333)  routing T_16_20.sp4_r_v_b_43 <X> T_16_20.lc_trk_g3_3
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 333)  (839 333)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g3_2
 (25 13)  (841 333)  (841 333)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g3_2
 (8 14)  (824 334)  (824 334)  routing T_16_20.sp4_v_t_41 <X> T_16_20.sp4_h_l_47
 (9 14)  (825 334)  (825 334)  routing T_16_20.sp4_v_t_41 <X> T_16_20.sp4_h_l_47
 (10 14)  (826 334)  (826 334)  routing T_16_20.sp4_v_t_41 <X> T_16_20.sp4_h_l_47
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g3_5
 (26 14)  (842 334)  (842 334)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 334)  (851 334)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_7
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.tnl_op_6 <X> T_16_20.lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.tnl_op_6 <X> T_16_20.lc_trk_g3_6
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 335)  (849 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_7
 (34 15)  (850 335)  (850 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_7
 (35 15)  (851 335)  (851 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (52 15)  (868 335)  (868 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_20

 (3 0)  (877 320)  (877 320)  routing T_17_20.sp12_v_t_23 <X> T_17_20.sp12_v_b_0
 (14 0)  (888 320)  (888 320)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g0_0
 (16 0)  (890 320)  (890 320)  routing T_17_20.sp4_v_b_9 <X> T_17_20.lc_trk_g0_1
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (892 320)  (892 320)  routing T_17_20.sp4_v_b_9 <X> T_17_20.lc_trk_g0_1
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 320)  (898 320)  routing T_17_20.top_op_3 <X> T_17_20.lc_trk_g0_3
 (25 0)  (899 320)  (899 320)  routing T_17_20.wire_logic_cluster/lc_2/out <X> T_17_20.lc_trk_g0_2
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (892 321)  (892 321)  routing T_17_20.sp4_v_b_9 <X> T_17_20.lc_trk_g0_1
 (21 1)  (895 321)  (895 321)  routing T_17_20.top_op_3 <X> T_17_20.lc_trk_g0_3
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (42 1)  (916 321)  (916 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_3 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (877 322)  (877 322)  routing T_17_20.sp12_v_t_23 <X> T_17_20.sp12_h_l_23
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 322)  (904 322)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 322)  (909 322)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.input_2_1
 (37 2)  (911 322)  (911 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (48 2)  (922 322)  (922 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_3 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (21 3)  (895 323)  (895 323)  routing T_17_20.sp4_r_v_b_31 <X> T_17_20.lc_trk_g0_7
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 323)  (904 323)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 323)  (906 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 323)  (909 323)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.input_2_1
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.bot_op_3 <X> T_17_20.lc_trk_g1_3
 (25 4)  (899 324)  (899 324)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (42 4)  (916 324)  (916 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (14 5)  (888 325)  (888 325)  routing T_17_20.sp4_r_v_b_24 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 325)  (897 325)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (24 5)  (898 325)  (898 325)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (25 5)  (899 325)  (899 325)  routing T_17_20.sp4_h_l_7 <X> T_17_20.lc_trk_g1_2
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 325)  (902 325)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 325)  (906 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 325)  (909 325)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.input_2_2
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (42 5)  (916 325)  (916 325)  LC_2 Logic Functioning bit
 (43 5)  (917 325)  (917 325)  LC_2 Logic Functioning bit
 (11 6)  (885 326)  (885 326)  routing T_17_20.sp4_v_b_9 <X> T_17_20.sp4_v_t_40
 (13 6)  (887 326)  (887 326)  routing T_17_20.sp4_v_b_9 <X> T_17_20.sp4_v_t_40
 (21 6)  (895 326)  (895 326)  routing T_17_20.sp4_h_l_2 <X> T_17_20.lc_trk_g1_7
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 326)  (897 326)  routing T_17_20.sp4_h_l_2 <X> T_17_20.lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.sp4_h_l_2 <X> T_17_20.lc_trk_g1_7
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 326)  (902 326)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (14 7)  (888 327)  (888 327)  routing T_17_20.top_op_4 <X> T_17_20.lc_trk_g1_4
 (15 7)  (889 327)  (889 327)  routing T_17_20.top_op_4 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (900 327)  (900 327)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_3
 (35 7)  (909 327)  (909 327)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (47 7)  (921 327)  (921 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g2_1
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_v_t_30 <X> T_17_20.lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.sp4_v_t_30 <X> T_17_20.lc_trk_g2_3
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 328)  (909 328)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.input_2_4
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (42 8)  (916 328)  (916 328)  LC_4 Logic Functioning bit
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 329)  (907 329)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.input_2_4
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (51 9)  (925 329)  (925 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (888 330)  (888 330)  routing T_17_20.rgt_op_4 <X> T_17_20.lc_trk_g2_4
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (889 331)  (889 331)  routing T_17_20.rgt_op_4 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (895 332)  (895 332)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 332)  (904 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (43 12)  (917 332)  (917 332)  LC_6 Logic Functioning bit
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_r_v_b_41 <X> T_17_20.lc_trk_g3_1
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (41 13)  (915 333)  (915 333)  LC_6 Logic Functioning bit
 (43 13)  (917 333)  (917 333)  LC_6 Logic Functioning bit
 (46 13)  (920 333)  (920 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (895 334)  (895 334)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.tnl_op_6 <X> T_17_20.lc_trk_g3_6
 (25 15)  (899 335)  (899 335)  routing T_17_20.tnl_op_6 <X> T_17_20.lc_trk_g3_6
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 335)  (906 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (908 335)  (908 335)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.input_2_7
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (42 15)  (916 335)  (916 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (5 1)  (933 321)  (933 321)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_b_0
 (10 1)  (938 321)  (938 321)  routing T_18_20.sp4_h_r_8 <X> T_18_20.sp4_v_b_1
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (932 322)  (932 322)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_v_t_37
 (6 2)  (934 322)  (934 322)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_v_t_37
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (5 3)  (933 323)  (933 323)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_v_t_37
 (9 4)  (937 324)  (937 324)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_r_4
 (11 4)  (939 324)  (939 324)  routing T_18_20.sp4_v_t_44 <X> T_18_20.sp4_v_b_5
 (13 4)  (941 324)  (941 324)  routing T_18_20.sp4_v_t_44 <X> T_18_20.sp4_v_b_5
 (21 4)  (949 324)  (949 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (942 325)  (942 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (15 5)  (943 325)  (943 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (16 6)  (944 326)  (944 326)  routing T_18_20.sp4_v_b_5 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (946 326)  (946 326)  routing T_18_20.sp4_v_b_5 <X> T_18_20.lc_trk_g1_5
 (25 6)  (953 326)  (953 326)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 326)  (963 326)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.input_2_3
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (42 6)  (970 326)  (970 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (47 6)  (975 326)  (975 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (943 327)  (943 327)  routing T_18_20.bot_op_4 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (25 7)  (953 327)  (953 327)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (27 7)  (955 327)  (955 327)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 327)  (960 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (962 327)  (962 327)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.input_2_3
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (53 7)  (981 327)  (981 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (932 328)  (932 328)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_v_b_6
 (6 8)  (934 328)  (934 328)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_v_b_6
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 328)  (963 328)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (46 8)  (974 328)  (974 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (975 328)  (975 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (976 328)  (976 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (5 9)  (933 329)  (933 329)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_v_b_6
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (961 329)  (961 329)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (34 9)  (962 329)  (962 329)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 334)  (942 334)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g3_4
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 334)  (952 334)  routing T_18_20.tnl_op_7 <X> T_18_20.lc_trk_g3_7
 (0 15)  (928 335)  (928 335)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 335)  (929 335)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (949 335)  (949 335)  routing T_18_20.tnl_op_7 <X> T_18_20.lc_trk_g3_7


LogicTile_19_20

 (0 0)  (982 320)  (982 320)  Negative Clock bit

 (26 0)  (1008 320)  (1008 320)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (47 0)  (1029 320)  (1029 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (993 321)  (993 321)  routing T_19_20.sp4_h_l_39 <X> T_19_20.sp4_h_r_2
 (15 1)  (997 321)  (997 321)  routing T_19_20.sp4_v_t_5 <X> T_19_20.lc_trk_g0_0
 (16 1)  (998 321)  (998 321)  routing T_19_20.sp4_v_t_5 <X> T_19_20.lc_trk_g0_0
 (17 1)  (999 321)  (999 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (44 1)  (1026 321)  (1026 321)  LC_0 Logic Functioning bit
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (984 323)  (984 323)  routing T_19_20.lc_trk_g0_0 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_h_r_6 <X> T_19_20.lc_trk_g0_6
 (24 3)  (1006 323)  (1006 323)  routing T_19_20.sp4_h_r_6 <X> T_19_20.lc_trk_g0_6
 (25 3)  (1007 323)  (1007 323)  routing T_19_20.sp4_h_r_6 <X> T_19_20.lc_trk_g0_6
 (8 7)  (990 327)  (990 327)  routing T_19_20.sp4_h_r_10 <X> T_19_20.sp4_v_t_41
 (9 7)  (991 327)  (991 327)  routing T_19_20.sp4_h_r_10 <X> T_19_20.sp4_v_t_41
 (10 7)  (992 327)  (992 327)  routing T_19_20.sp4_h_r_10 <X> T_19_20.sp4_v_t_41
 (9 10)  (991 330)  (991 330)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_l_42
 (11 10)  (993 330)  (993 330)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_v_t_45
 (13 10)  (995 330)  (995 330)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_v_t_45
 (14 10)  (996 330)  (996 330)  routing T_19_20.sp4_v_b_36 <X> T_19_20.lc_trk_g2_4
 (14 11)  (996 331)  (996 331)  routing T_19_20.sp4_v_b_36 <X> T_19_20.lc_trk_g2_4
 (16 11)  (998 331)  (998 331)  routing T_19_20.sp4_v_b_36 <X> T_19_20.lc_trk_g2_4
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 333)  (1005 333)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g3_2
 (24 13)  (1006 333)  (1006 333)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g3_2
 (0 14)  (982 334)  (982 334)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 335)  (983 335)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r


LogicTile_20_20

 (13 0)  (1049 320)  (1049 320)  routing T_20_20.sp4_h_l_39 <X> T_20_20.sp4_v_b_2
 (15 0)  (1051 320)  (1051 320)  routing T_20_20.bot_op_1 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1060 320)  (1060 320)  routing T_20_20.bot_op_3 <X> T_20_20.lc_trk_g0_3
 (27 0)  (1063 320)  (1063 320)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 320)  (1064 320)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (45 0)  (1081 320)  (1081 320)  LC_0 Logic Functioning bit
 (12 1)  (1048 321)  (1048 321)  routing T_20_20.sp4_h_l_39 <X> T_20_20.sp4_v_b_2
 (15 1)  (1051 321)  (1051 321)  routing T_20_20.bot_op_0 <X> T_20_20.lc_trk_g0_0
 (17 1)  (1053 321)  (1053 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1059 321)  (1059 321)  routing T_20_20.sp12_h_l_17 <X> T_20_20.lc_trk_g0_2
 (25 1)  (1061 321)  (1061 321)  routing T_20_20.sp12_h_l_17 <X> T_20_20.lc_trk_g0_2
 (27 1)  (1063 321)  (1063 321)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 321)  (1064 321)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (41 1)  (1077 321)  (1077 321)  LC_0 Logic Functioning bit
 (43 1)  (1079 321)  (1079 321)  LC_0 Logic Functioning bit
 (47 1)  (1083 321)  (1083 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 322)  (1050 322)  routing T_20_20.wire_logic_cluster/lc_4/out <X> T_20_20.lc_trk_g0_4
 (15 2)  (1051 322)  (1051 322)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g0_5
 (16 2)  (1052 322)  (1052 322)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (39 2)  (1075 322)  (1075 322)  LC_1 Logic Functioning bit
 (41 2)  (1077 322)  (1077 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (46 2)  (1082 322)  (1082 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1063 323)  (1063 323)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 323)  (1067 323)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (38 3)  (1074 323)  (1074 323)  LC_1 Logic Functioning bit
 (40 3)  (1076 323)  (1076 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (16 4)  (1052 324)  (1052 324)  routing T_20_20.sp12_h_r_9 <X> T_20_20.lc_trk_g1_1
 (17 4)  (1053 324)  (1053 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (25 4)  (1061 324)  (1061 324)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (42 4)  (1078 324)  (1078 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (1051 325)  (1051 325)  routing T_20_20.bot_op_0 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 325)  (1059 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (25 5)  (1061 325)  (1061 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (41 5)  (1077 325)  (1077 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (43 5)  (1079 325)  (1079 325)  LC_2 Logic Functioning bit
 (11 6)  (1047 326)  (1047 326)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_v_t_40
 (13 6)  (1049 326)  (1049 326)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_v_t_40
 (14 6)  (1050 326)  (1050 326)  routing T_20_20.sp12_h_l_3 <X> T_20_20.lc_trk_g1_4
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.sp4_h_l_2 <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 326)  (1059 326)  routing T_20_20.sp4_h_l_2 <X> T_20_20.lc_trk_g1_7
 (24 6)  (1060 326)  (1060 326)  routing T_20_20.sp4_h_l_2 <X> T_20_20.lc_trk_g1_7
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 326)  (1066 326)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 326)  (1070 326)  routing T_20_20.lc_trk_g1_1 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 326)  (1077 326)  LC_3 Logic Functioning bit
 (12 7)  (1048 327)  (1048 327)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_v_t_40
 (14 7)  (1050 327)  (1050 327)  routing T_20_20.sp12_h_l_3 <X> T_20_20.lc_trk_g1_4
 (15 7)  (1051 327)  (1051 327)  routing T_20_20.sp12_h_l_3 <X> T_20_20.lc_trk_g1_4
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (1062 327)  (1062 327)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 327)  (1066 327)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 327)  (1068 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1071 327)  (1071 327)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.input_2_3
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (4 8)  (1040 328)  (1040 328)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_b_6
 (6 8)  (1042 328)  (1042 328)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_b_6
 (15 8)  (1051 328)  (1051 328)  routing T_20_20.sp4_v_t_28 <X> T_20_20.lc_trk_g2_1
 (16 8)  (1052 328)  (1052 328)  routing T_20_20.sp4_v_t_28 <X> T_20_20.lc_trk_g2_1
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1062 328)  (1062 328)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 328)  (1063 328)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (39 8)  (1075 328)  (1075 328)  LC_4 Logic Functioning bit
 (45 8)  (1081 328)  (1081 328)  LC_4 Logic Functioning bit
 (46 8)  (1082 328)  (1082 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1086 328)  (1086 328)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1041 329)  (1041 329)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_b_6
 (8 9)  (1044 329)  (1044 329)  routing T_20_20.sp4_h_l_36 <X> T_20_20.sp4_v_b_7
 (9 9)  (1045 329)  (1045 329)  routing T_20_20.sp4_h_l_36 <X> T_20_20.sp4_v_b_7
 (10 9)  (1046 329)  (1046 329)  routing T_20_20.sp4_h_l_36 <X> T_20_20.sp4_v_b_7
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (38 9)  (1074 329)  (1074 329)  LC_4 Logic Functioning bit
 (43 9)  (1079 329)  (1079 329)  LC_4 Logic Functioning bit
 (8 10)  (1044 330)  (1044 330)  routing T_20_20.sp4_v_t_42 <X> T_20_20.sp4_h_l_42
 (9 10)  (1045 330)  (1045 330)  routing T_20_20.sp4_v_t_42 <X> T_20_20.sp4_h_l_42
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 330)  (1054 330)  routing T_20_20.wire_logic_cluster/lc_5/out <X> T_20_20.lc_trk_g2_5
 (21 10)  (1057 330)  (1057 330)  routing T_20_20.wire_logic_cluster/lc_7/out <X> T_20_20.lc_trk_g2_7
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 330)  (1061 330)  routing T_20_20.wire_logic_cluster/lc_6/out <X> T_20_20.lc_trk_g2_6
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (3 11)  (1039 331)  (1039 331)  routing T_20_20.sp12_v_b_1 <X> T_20_20.sp12_h_l_22
 (14 11)  (1050 331)  (1050 331)  routing T_20_20.sp4_h_l_17 <X> T_20_20.lc_trk_g2_4
 (15 11)  (1051 331)  (1051 331)  routing T_20_20.sp4_h_l_17 <X> T_20_20.lc_trk_g2_4
 (16 11)  (1052 331)  (1052 331)  routing T_20_20.sp4_h_l_17 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1062 331)  (1062 331)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 331)  (1063 331)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (14 12)  (1050 332)  (1050 332)  routing T_20_20.wire_logic_cluster/lc_0/out <X> T_20_20.lc_trk_g3_0
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1061 332)  (1061 332)  routing T_20_20.wire_logic_cluster/lc_2/out <X> T_20_20.lc_trk_g3_2
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 332)  (1073 332)  LC_6 Logic Functioning bit
 (39 12)  (1075 332)  (1075 332)  LC_6 Logic Functioning bit
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (1054 333)  (1054 333)  routing T_20_20.sp4_r_v_b_41 <X> T_20_20.lc_trk_g3_1
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1062 333)  (1062 333)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 333)  (1072 333)  LC_6 Logic Functioning bit
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (38 13)  (1074 333)  (1074 333)  LC_6 Logic Functioning bit
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (4 14)  (1040 334)  (1040 334)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_v_t_44
 (26 14)  (1062 334)  (1062 334)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 334)  (1067 334)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 334)  (1069 334)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (43 14)  (1079 334)  (1079 334)  LC_7 Logic Functioning bit
 (45 14)  (1081 334)  (1081 334)  LC_7 Logic Functioning bit
 (46 14)  (1082 334)  (1082 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1086 334)  (1086 334)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (1041 335)  (1041 335)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_v_t_44
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 335)  (1064 335)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (1076 335)  (1076 335)  LC_7 Logic Functioning bit
 (42 15)  (1078 335)  (1078 335)  LC_7 Logic Functioning bit
 (43 15)  (1079 335)  (1079 335)  LC_7 Logic Functioning bit


LogicTile_21_20

 (17 0)  (1107 320)  (1107 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 320)  (1108 320)  routing T_21_20.wire_logic_cluster/lc_1/out <X> T_21_20.lc_trk_g0_1
 (21 0)  (1111 320)  (1111 320)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g0_3
 (22 0)  (1112 320)  (1112 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_3 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 322)  (1104 322)  routing T_21_20.sp4_v_b_4 <X> T_21_20.lc_trk_g0_4
 (28 2)  (1118 322)  (1118 322)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 322)  (1120 322)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 322)  (1123 322)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (38 2)  (1128 322)  (1128 322)  LC_1 Logic Functioning bit
 (45 2)  (1135 322)  (1135 322)  LC_1 Logic Functioning bit
 (0 3)  (1090 323)  (1090 323)  routing T_21_20.glb_netwk_3 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (16 3)  (1106 323)  (1106 323)  routing T_21_20.sp4_v_b_4 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 323)  (1120 323)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 323)  (1121 323)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (38 3)  (1128 323)  (1128 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (40 3)  (1130 323)  (1130 323)  LC_1 Logic Functioning bit
 (42 3)  (1132 323)  (1132 323)  LC_1 Logic Functioning bit
 (47 3)  (1137 323)  (1137 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 324)  (1118 324)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (38 4)  (1128 324)  (1128 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (41 4)  (1131 324)  (1131 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (45 4)  (1135 324)  (1135 324)  LC_2 Logic Functioning bit
 (46 4)  (1136 324)  (1136 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1116 325)  (1116 325)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 325)  (1118 325)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (38 5)  (1128 325)  (1128 325)  LC_2 Logic Functioning bit
 (17 6)  (1107 326)  (1107 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 326)  (1108 326)  routing T_21_20.wire_logic_cluster/lc_5/out <X> T_21_20.lc_trk_g1_5
 (21 6)  (1111 326)  (1111 326)  routing T_21_20.wire_logic_cluster/lc_7/out <X> T_21_20.lc_trk_g1_7
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 326)  (1121 326)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 326)  (1123 326)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (46 6)  (1136 326)  (1136 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1116 327)  (1116 327)  routing T_21_20.lc_trk_g0_3 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (40 7)  (1130 327)  (1130 327)  LC_3 Logic Functioning bit
 (42 7)  (1132 327)  (1132 327)  LC_3 Logic Functioning bit
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.sp12_v_t_1 <X> T_21_20.lc_trk_g2_2
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.sp12_v_t_1 <X> T_21_20.lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.sp12_v_t_1 <X> T_21_20.lc_trk_g2_2
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.sp12_v_b_6 <X> T_21_20.lc_trk_g2_6
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 330)  (1120 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 330)  (1124 330)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (37 10)  (1127 330)  (1127 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (39 10)  (1129 330)  (1129 330)  LC_5 Logic Functioning bit
 (41 10)  (1131 330)  (1131 330)  LC_5 Logic Functioning bit
 (43 10)  (1133 330)  (1133 330)  LC_5 Logic Functioning bit
 (45 10)  (1135 330)  (1135 330)  LC_5 Logic Functioning bit
 (51 10)  (1141 330)  (1141 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1114 331)  (1114 331)  routing T_21_20.sp12_v_b_6 <X> T_21_20.lc_trk_g2_6
 (25 11)  (1115 331)  (1115 331)  routing T_21_20.sp12_v_b_6 <X> T_21_20.lc_trk_g2_6
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 331)  (1120 331)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (37 11)  (1127 331)  (1127 331)  LC_5 Logic Functioning bit
 (39 11)  (1129 331)  (1129 331)  LC_5 Logic Functioning bit
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.wire_logic_cluster/lc_2/out <X> T_21_20.lc_trk_g3_2
 (26 12)  (1116 332)  (1116 332)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 332)  (1123 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (38 12)  (1128 332)  (1128 332)  LC_6 Logic Functioning bit
 (39 12)  (1129 332)  (1129 332)  LC_6 Logic Functioning bit
 (41 12)  (1131 332)  (1131 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 333)  (1116 333)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 333)  (1120 333)  routing T_21_20.lc_trk_g0_3 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (38 13)  (1128 333)  (1128 333)  LC_6 Logic Functioning bit
 (14 14)  (1104 334)  (1104 334)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (25 14)  (1115 334)  (1115 334)  routing T_21_20.wire_logic_cluster/lc_6/out <X> T_21_20.lc_trk_g3_6
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 334)  (1120 334)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 334)  (1124 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 334)  (1126 334)  LC_7 Logic Functioning bit
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (39 14)  (1129 334)  (1129 334)  LC_7 Logic Functioning bit
 (41 14)  (1131 334)  (1131 334)  LC_7 Logic Functioning bit
 (43 14)  (1133 334)  (1133 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (46 14)  (1136 334)  (1136 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (1104 335)  (1104 335)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (15 15)  (1105 335)  (1105 335)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1116 335)  (1116 335)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 335)  (1117 335)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 335)  (1118 335)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 335)  (1120 335)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 335)  (1127 335)  LC_7 Logic Functioning bit
 (39 15)  (1129 335)  (1129 335)  LC_7 Logic Functioning bit


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 322)  (1731 322)  routing T_33_20.span4_vert_b_3 <X> T_33_20.lc_trk_g0_3
 (7 2)  (1733 322)  (1733 322)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (1734 323)  (1734 323)  routing T_33_20.span4_vert_b_3 <X> T_33_20.lc_trk_g0_3
 (16 10)  (1742 330)  (1742 330)  IOB_1 IO Functioning bit
 (12 11)  (1738 331)  (1738 331)  routing T_33_20.lc_trk_g0_3 <X> T_33_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 331)  (1739 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 332)  (1737 332)  routing T_33_20.span4_vert_b_3 <X> T_33_20.span4_vert_t_15
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit
 (16 14)  (1742 334)  (1742 334)  IOB_1 IO Functioning bit


LogicTile_15_19

 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.sp4_r_v_b_33 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 4)  (763 308)  (763 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 309)  (763 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (14 5)  (776 309)  (776 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (15 5)  (777 309)  (777 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (25 8)  (787 312)  (787 312)  routing T_15_19.sp4_v_t_23 <X> T_15_19.lc_trk_g2_2
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_v_t_23 <X> T_15_19.lc_trk_g2_2
 (25 9)  (787 313)  (787 313)  routing T_15_19.sp4_v_t_23 <X> T_15_19.lc_trk_g2_2
 (14 12)  (776 316)  (776 316)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g3_0
 (15 13)  (777 317)  (777 317)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (4 14)  (766 318)  (766 318)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (6 14)  (768 318)  (768 318)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (15 14)  (777 318)  (777 318)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g3_5
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (51 14)  (813 318)  (813 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (767 319)  (767 319)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (27 15)  (789 319)  (789 319)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 319)  (796 319)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.input_2_7
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp12_h_r_11 <X> T_16_19.lc_trk_g0_3
 (25 0)  (841 304)  (841 304)  routing T_16_19.sp12_h_r_2 <X> T_16_19.lc_trk_g0_2
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.sp12_h_r_2 <X> T_16_19.lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp12_h_r_2 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 306)  (830 306)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g0_4
 (15 2)  (831 306)  (831 306)  routing T_16_19.sp12_h_r_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.sp12_h_r_5 <X> T_16_19.lc_trk_g0_5
 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (834 307)  (834 307)  routing T_16_19.sp12_h_r_5 <X> T_16_19.lc_trk_g0_5
 (21 4)  (837 308)  (837 308)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (831 309)  (831 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 310)  (841 310)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g1_6
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (46 6)  (862 310)  (862 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g1_6
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (15 8)  (831 312)  (831 312)  routing T_16_19.rgt_op_1 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.rgt_op_1 <X> T_16_19.lc_trk_g2_1
 (21 8)  (837 312)  (837 312)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g2_3
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (4 9)  (820 313)  (820 313)  routing T_16_19.sp4_v_t_36 <X> T_16_19.sp4_h_r_6
 (15 9)  (831 313)  (831 313)  routing T_16_19.sp4_v_t_29 <X> T_16_19.lc_trk_g2_0
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp4_v_t_29 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (837 313)  (837 313)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g2_3
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp4_r_v_b_36 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g3_5
 (25 14)  (841 318)  (841 318)  routing T_16_19.sp4_v_b_38 <X> T_16_19.lc_trk_g3_6
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_r_v_b_44 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_v_b_38 <X> T_16_19.lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.sp4_v_b_38 <X> T_16_19.lc_trk_g3_6
 (27 15)  (843 319)  (843 319)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (851 319)  (851 319)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.input_2_7
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (14 0)  (888 304)  (888 304)  routing T_17_19.bnr_op_0 <X> T_17_19.lc_trk_g0_0
 (14 1)  (888 305)  (888 305)  routing T_17_19.bnr_op_0 <X> T_17_19.lc_trk_g0_0
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (889 306)  (889 306)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g0_5
 (16 2)  (890 306)  (890 306)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 306)  (898 306)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g0_7
 (25 2)  (899 306)  (899 306)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 306)  (909 306)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (0 3)  (874 307)  (874 307)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (14 3)  (888 307)  (888 307)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g0_4
 (15 3)  (889 307)  (889 307)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g0_4
 (16 3)  (890 307)  (890 307)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (892 307)  (892 307)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g0_5
 (21 3)  (895 307)  (895 307)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g0_7
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 307)  (898 307)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (26 3)  (900 307)  (900 307)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 307)  (901 307)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (35 3)  (909 307)  (909 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 308)  (895 308)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 308)  (897 308)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (24 4)  (898 308)  (898 308)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (0 5)  (874 309)  (874 309)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (21 5)  (895 309)  (895 309)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.bnr_op_5 <X> T_17_19.lc_trk_g1_5
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 310)  (909 310)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (18 7)  (892 311)  (892 311)  routing T_17_19.bnr_op_5 <X> T_17_19.lc_trk_g1_5
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.sp4_r_v_b_30 <X> T_17_19.lc_trk_g1_6
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (42 7)  (916 311)  (916 311)  LC_3 Logic Functioning bit
 (3 8)  (877 312)  (877 312)  routing T_17_19.sp12_v_t_22 <X> T_17_19.sp12_v_b_1
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 312)  (909 312)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_4
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (51 8)  (925 312)  (925 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (901 313)  (901 313)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 313)  (906 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (908 313)  (908 313)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_4
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (42 9)  (916 313)  (916 313)  LC_4 Logic Functioning bit
 (4 10)  (878 314)  (878 314)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_43
 (6 10)  (880 314)  (880 314)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_43
 (15 10)  (889 314)  (889 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (21 10)  (895 314)  (895 314)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 314)  (898 314)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g2_7
 (25 10)  (899 314)  (899 314)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (26 10)  (900 314)  (900 314)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (5 11)  (879 315)  (879 315)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_v_t_43
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (35 11)  (909 315)  (909 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g3_5
 (18 15)  (892 319)  (892 319)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g3_5


LogicTile_18_19

 (14 0)  (942 304)  (942 304)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g0_0
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 304)  (952 304)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g0_3
 (25 0)  (953 304)  (953 304)  routing T_18_19.wire_logic_cluster/lc_2/out <X> T_18_19.lc_trk_g0_2
 (26 0)  (954 304)  (954 304)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (37 0)  (965 304)  (965 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (45 0)  (973 304)  (973 304)  LC_0 Logic Functioning bit
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (949 305)  (949 305)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g0_3
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (37 1)  (965 305)  (965 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 306)  (942 306)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g0_4
 (15 2)  (943 306)  (943 306)  routing T_18_19.sp4_v_b_21 <X> T_18_19.lc_trk_g0_5
 (16 2)  (944 306)  (944 306)  routing T_18_19.sp4_v_b_21 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 306)  (961 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 306)  (963 306)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_1
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (954 307)  (954 307)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 307)  (961 307)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (25 4)  (953 308)  (953 308)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (45 4)  (973 308)  (973 308)  LC_2 Logic Functioning bit
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 309)  (951 309)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (24 5)  (952 309)  (952 309)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (16 6)  (944 310)  (944 310)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g1_5
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (46 6)  (974 310)  (974 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (936 311)  (936 311)  routing T_18_19.sp4_h_r_10 <X> T_18_19.sp4_v_t_41
 (9 7)  (937 311)  (937 311)  routing T_18_19.sp4_h_r_10 <X> T_18_19.sp4_v_t_41
 (10 7)  (938 311)  (938 311)  routing T_18_19.sp4_h_r_10 <X> T_18_19.sp4_v_t_41
 (14 7)  (942 311)  (942 311)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g1_4
 (15 7)  (943 311)  (943 311)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (946 311)  (946 311)  routing T_18_19.sp4_v_b_13 <X> T_18_19.lc_trk_g1_5
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 311)  (960 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 311)  (963 311)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.input_2_3
 (47 7)  (975 311)  (975 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (979 311)  (979 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (942 312)  (942 312)  routing T_18_19.sp4_v_b_24 <X> T_18_19.lc_trk_g2_0
 (16 8)  (944 312)  (944 312)  routing T_18_19.sp12_v_t_14 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (47 8)  (975 312)  (975 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (979 312)  (979 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (944 313)  (944 313)  routing T_18_19.sp4_v_b_24 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (946 313)  (946 313)  routing T_18_19.sp12_v_t_14 <X> T_18_19.lc_trk_g2_1
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (14 10)  (942 314)  (942 314)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g2_4
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (953 314)  (953 314)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g2_6
 (26 10)  (954 314)  (954 314)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 314)  (963 314)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_5
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (15 11)  (943 315)  (943 315)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (949 315)  (949 315)  routing T_18_19.sp4_r_v_b_39 <X> T_18_19.lc_trk_g2_7
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (955 315)  (955 315)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_5
 (34 11)  (962 315)  (962 315)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_5
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (38 11)  (966 315)  (966 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 316)  (946 316)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g3_1
 (25 12)  (953 316)  (953 316)  routing T_18_19.rgt_op_2 <X> T_18_19.lc_trk_g3_2
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 316)  (963 316)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.input_2_6
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (14 13)  (942 317)  (942 317)  routing T_18_19.sp4_r_v_b_40 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 317)  (952 317)  routing T_18_19.rgt_op_2 <X> T_18_19.lc_trk_g3_2
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 317)  (961 317)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (25 14)  (953 318)  (953 318)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g3_6
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 318)  (963 318)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.input_2_7
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (38 14)  (966 318)  (966 318)  LC_7 Logic Functioning bit
 (42 14)  (970 318)  (970 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (15 15)  (943 319)  (943 319)  routing T_18_19.sp4_v_t_33 <X> T_18_19.lc_trk_g3_4
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp4_v_t_33 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (951 319)  (951 319)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g3_6
 (24 15)  (952 319)  (952 319)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g3_6
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 319)  (955 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 319)  (956 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 319)  (960 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (962 319)  (962 319)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.input_2_7
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (38 15)  (966 319)  (966 319)  LC_7 Logic Functioning bit
 (42 15)  (970 319)  (970 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (52 0)  (1034 304)  (1034 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (41 1)  (1023 305)  (1023 305)  LC_0 Logic Functioning bit
 (43 1)  (1025 305)  (1025 305)  LC_0 Logic Functioning bit
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 306)  (996 306)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g0_4
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 306)  (1013 306)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 306)  (1017 306)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.input_2_1
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (47 2)  (1029 306)  (1029 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 307)  (1012 307)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 307)  (1014 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1016 307)  (1016 307)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.input_2_1
 (48 3)  (1030 307)  (1030 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1033 307)  (1033 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (996 308)  (996 308)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g1_0
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.wire_logic_cluster/lc_3/out <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (37 4)  (1019 308)  (1019 308)  LC_2 Logic Functioning bit
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (45 4)  (1027 308)  (1027 308)  LC_2 Logic Functioning bit
 (50 4)  (1032 308)  (1032 308)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (40 5)  (1022 309)  (1022 309)  LC_2 Logic Functioning bit
 (14 6)  (996 310)  (996 310)  routing T_19_19.lft_op_4 <X> T_19_19.lc_trk_g1_4
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 310)  (1000 310)  routing T_19_19.wire_logic_cluster/lc_5/out <X> T_19_19.lc_trk_g1_5
 (21 6)  (1003 310)  (1003 310)  routing T_19_19.wire_logic_cluster/lc_7/out <X> T_19_19.lc_trk_g1_7
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 310)  (1017 310)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (43 6)  (1025 310)  (1025 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (15 7)  (997 311)  (997 311)  routing T_19_19.lft_op_4 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (28 7)  (1010 311)  (1010 311)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 311)  (1014 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 311)  (1015 311)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_3
 (35 7)  (1017 311)  (1017 311)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (10 8)  (992 312)  (992 312)  routing T_19_19.sp4_v_t_39 <X> T_19_19.sp4_h_r_7
 (15 8)  (997 312)  (997 312)  routing T_19_19.rgt_op_1 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 312)  (1000 312)  routing T_19_19.rgt_op_1 <X> T_19_19.lc_trk_g2_1
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 312)  (1006 312)  routing T_19_19.tnl_op_3 <X> T_19_19.lc_trk_g2_3
 (25 8)  (1007 312)  (1007 312)  routing T_19_19.wire_logic_cluster/lc_2/out <X> T_19_19.lc_trk_g2_2
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (46 8)  (1028 312)  (1028 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1030 312)  (1030 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (1003 313)  (1003 313)  routing T_19_19.tnl_op_3 <X> T_19_19.lc_trk_g2_3
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (46 9)  (1028 313)  (1028 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (995 314)  (995 314)  routing T_19_19.sp4_h_r_8 <X> T_19_19.sp4_v_t_45
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1003 314)  (1003 314)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g2_7
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 314)  (1005 314)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g2_7
 (24 10)  (1006 314)  (1006 314)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g2_7
 (25 10)  (1007 314)  (1007 314)  routing T_19_19.wire_logic_cluster/lc_6/out <X> T_19_19.lc_trk_g2_6
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (45 10)  (1027 314)  (1027 314)  LC_5 Logic Functioning bit
 (46 10)  (1028 314)  (1028 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1032 314)  (1032 314)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (994 315)  (994 315)  routing T_19_19.sp4_h_r_8 <X> T_19_19.sp4_v_t_45
 (15 11)  (997 315)  (997 315)  routing T_19_19.tnr_op_4 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1000 315)  (1000 315)  routing T_19_19.sp4_r_v_b_37 <X> T_19_19.lc_trk_g2_5
 (21 11)  (1003 315)  (1003 315)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g2_7
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (37 11)  (1019 315)  (1019 315)  LC_5 Logic Functioning bit
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (43 11)  (1025 315)  (1025 315)  LC_5 Logic Functioning bit
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1006 316)  (1006 316)  routing T_19_19.tnl_op_3 <X> T_19_19.lc_trk_g3_3
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 316)  (1010 316)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 316)  (1017 316)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_6
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (42 12)  (1024 316)  (1024 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (46 12)  (1028 316)  (1028 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1000 317)  (1000 317)  routing T_19_19.sp4_r_v_b_41 <X> T_19_19.lc_trk_g3_1
 (21 13)  (1003 317)  (1003 317)  routing T_19_19.tnl_op_3 <X> T_19_19.lc_trk_g3_3
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 317)  (1014 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 317)  (1015 317)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_6
 (35 13)  (1017 317)  (1017 317)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_6
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (51 14)  (1033 318)  (1033 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 304)  (1059 304)  routing T_20_19.sp4_v_b_19 <X> T_20_19.lc_trk_g0_3
 (24 0)  (1060 304)  (1060 304)  routing T_20_19.sp4_v_b_19 <X> T_20_19.lc_trk_g0_3
 (25 0)  (1061 304)  (1061 304)  routing T_20_19.sp4_h_l_7 <X> T_20_19.lc_trk_g0_2
 (26 0)  (1062 304)  (1062 304)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 305)  (1059 305)  routing T_20_19.sp4_h_l_7 <X> T_20_19.lc_trk_g0_2
 (24 1)  (1060 305)  (1060 305)  routing T_20_19.sp4_h_l_7 <X> T_20_19.lc_trk_g0_2
 (25 1)  (1061 305)  (1061 305)  routing T_20_19.sp4_h_l_7 <X> T_20_19.lc_trk_g0_2
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_3 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 306)  (1057 306)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 306)  (1059 306)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (26 2)  (1062 306)  (1062 306)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 306)  (1069 306)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 306)  (1070 306)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (39 2)  (1075 306)  (1075 306)  LC_1 Logic Functioning bit
 (45 2)  (1081 306)  (1081 306)  LC_1 Logic Functioning bit
 (47 2)  (1083 306)  (1083 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1086 306)  (1086 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1087 306)  (1087 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (1036 307)  (1036 307)  routing T_20_19.glb_netwk_3 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 307)  (1050 307)  routing T_20_19.top_op_4 <X> T_20_19.lc_trk_g0_4
 (15 3)  (1051 307)  (1051 307)  routing T_20_19.top_op_4 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1057 307)  (1057 307)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (26 3)  (1062 307)  (1062 307)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 307)  (1066 307)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (38 3)  (1074 307)  (1074 307)  LC_1 Logic Functioning bit
 (43 3)  (1079 307)  (1079 307)  LC_1 Logic Functioning bit
 (47 3)  (1083 307)  (1083 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1087 307)  (1087 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (1051 308)  (1051 308)  routing T_20_19.lft_op_1 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 308)  (1054 308)  routing T_20_19.lft_op_1 <X> T_20_19.lc_trk_g1_1
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.lft_op_3 <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 308)  (1060 308)  routing T_20_19.lft_op_3 <X> T_20_19.lc_trk_g1_3
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 310)  (1054 310)  routing T_20_19.wire_logic_cluster/lc_5/out <X> T_20_19.lc_trk_g1_5
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 310)  (1064 310)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (15 7)  (1051 311)  (1051 311)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (1063 311)  (1063 311)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 311)  (1067 311)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 311)  (1076 311)  LC_3 Logic Functioning bit
 (41 7)  (1077 311)  (1077 311)  LC_3 Logic Functioning bit
 (42 7)  (1078 311)  (1078 311)  LC_3 Logic Functioning bit
 (43 7)  (1079 311)  (1079 311)  LC_3 Logic Functioning bit
 (27 8)  (1063 312)  (1063 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 312)  (1071 312)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_4
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (39 8)  (1075 312)  (1075 312)  LC_4 Logic Functioning bit
 (41 8)  (1077 312)  (1077 312)  LC_4 Logic Functioning bit
 (43 8)  (1079 312)  (1079 312)  LC_4 Logic Functioning bit
 (26 9)  (1062 313)  (1062 313)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 313)  (1063 313)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 313)  (1067 313)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 313)  (1070 313)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_4
 (36 9)  (1072 313)  (1072 313)  LC_4 Logic Functioning bit
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (47 9)  (1083 313)  (1083 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (39 10)  (1075 314)  (1075 314)  LC_5 Logic Functioning bit
 (41 10)  (1077 314)  (1077 314)  LC_5 Logic Functioning bit
 (43 10)  (1079 314)  (1079 314)  LC_5 Logic Functioning bit
 (45 10)  (1081 314)  (1081 314)  LC_5 Logic Functioning bit
 (27 11)  (1063 315)  (1063 315)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (14 12)  (1050 316)  (1050 316)  routing T_20_19.sp4_v_t_21 <X> T_20_19.lc_trk_g3_0
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 316)  (1054 316)  routing T_20_19.wire_logic_cluster/lc_1/out <X> T_20_19.lc_trk_g3_1
 (14 13)  (1050 317)  (1050 317)  routing T_20_19.sp4_v_t_21 <X> T_20_19.lc_trk_g3_0
 (16 13)  (1052 317)  (1052 317)  routing T_20_19.sp4_v_t_21 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (8 14)  (1044 318)  (1044 318)  routing T_20_19.sp4_v_t_41 <X> T_20_19.sp4_h_l_47
 (9 14)  (1045 318)  (1045 318)  routing T_20_19.sp4_v_t_41 <X> T_20_19.sp4_h_l_47
 (10 14)  (1046 318)  (1046 318)  routing T_20_19.sp4_v_t_41 <X> T_20_19.sp4_h_l_47
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp12_v_b_12 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_21_19

 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 307)  (1090 307)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (14 6)  (1104 310)  (1104 310)  routing T_21_19.wire_logic_cluster/lc_4/out <X> T_21_19.lc_trk_g1_4
 (16 6)  (1106 310)  (1106 310)  routing T_21_19.sp4_v_b_5 <X> T_21_19.lc_trk_g1_5
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1108 310)  (1108 310)  routing T_21_19.sp4_v_b_5 <X> T_21_19.lc_trk_g1_5
 (10 7)  (1100 311)  (1100 311)  routing T_21_19.sp4_h_l_46 <X> T_21_19.sp4_v_t_41
 (17 7)  (1107 311)  (1107 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (16 8)  (1106 312)  (1106 312)  routing T_21_19.sp12_v_t_6 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 312)  (1124 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (37 8)  (1127 312)  (1127 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (39 8)  (1129 312)  (1129 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (45 8)  (1135 312)  (1135 312)  LC_4 Logic Functioning bit
 (51 8)  (1141 312)  (1141 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 313)  (1127 313)  LC_4 Logic Functioning bit
 (39 9)  (1129 313)  (1129 313)  LC_4 Logic Functioning bit


LogicTile_22_19

 (6 2)  (1150 306)  (1150 306)  routing T_22_19.sp4_v_b_9 <X> T_22_19.sp4_v_t_37
 (5 3)  (1149 307)  (1149 307)  routing T_22_19.sp4_v_b_9 <X> T_22_19.sp4_v_t_37
 (11 10)  (1155 314)  (1155 314)  routing T_22_19.sp4_v_b_5 <X> T_22_19.sp4_v_t_45
 (12 11)  (1156 315)  (1156 315)  routing T_22_19.sp4_v_b_5 <X> T_22_19.sp4_v_t_45


LogicTile_23_19

 (17 0)  (1215 304)  (1215 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1216 304)  (1216 304)  routing T_23_19.wire_logic_cluster/lc_1/out <X> T_23_19.lc_trk_g0_1
 (27 0)  (1225 304)  (1225 304)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 304)  (1226 304)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 304)  (1234 304)  LC_0 Logic Functioning bit
 (39 0)  (1237 304)  (1237 304)  LC_0 Logic Functioning bit
 (41 0)  (1239 304)  (1239 304)  LC_0 Logic Functioning bit
 (42 0)  (1240 304)  (1240 304)  LC_0 Logic Functioning bit
 (44 0)  (1242 304)  (1242 304)  LC_0 Logic Functioning bit
 (45 0)  (1243 304)  (1243 304)  LC_0 Logic Functioning bit
 (36 1)  (1234 305)  (1234 305)  LC_0 Logic Functioning bit
 (39 1)  (1237 305)  (1237 305)  LC_0 Logic Functioning bit
 (41 1)  (1239 305)  (1239 305)  LC_0 Logic Functioning bit
 (42 1)  (1240 305)  (1240 305)  LC_0 Logic Functioning bit
 (48 1)  (1246 305)  (1246 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1247 305)  (1247 305)  Carry_In_Mux bit 

 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_3 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (39 2)  (1237 306)  (1237 306)  LC_1 Logic Functioning bit
 (41 2)  (1239 306)  (1239 306)  LC_1 Logic Functioning bit
 (42 2)  (1240 306)  (1240 306)  LC_1 Logic Functioning bit
 (45 2)  (1243 306)  (1243 306)  LC_1 Logic Functioning bit
 (48 2)  (1246 306)  (1246 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (1198 307)  (1198 307)  routing T_23_19.glb_netwk_3 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1235 307)  (1235 307)  LC_1 Logic Functioning bit
 (38 3)  (1236 307)  (1236 307)  LC_1 Logic Functioning bit
 (40 3)  (1238 307)  (1238 307)  LC_1 Logic Functioning bit
 (43 3)  (1241 307)  (1241 307)  LC_1 Logic Functioning bit
 (48 3)  (1246 307)  (1246 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (1199 308)  (1199 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 308)  (1219 308)  routing T_23_19.sp4_v_b_11 <X> T_23_19.lc_trk_g1_3
 (22 4)  (1220 308)  (1220 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1221 308)  (1221 308)  routing T_23_19.sp4_v_b_11 <X> T_23_19.lc_trk_g1_3
 (0 5)  (1198 309)  (1198 309)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 309)  (1199 309)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 309)  (1219 309)  routing T_23_19.sp4_v_b_11 <X> T_23_19.lc_trk_g1_3
 (16 6)  (1214 310)  (1214 310)  routing T_23_19.sp4_v_b_5 <X> T_23_19.lc_trk_g1_5
 (17 6)  (1215 310)  (1215 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1216 310)  (1216 310)  routing T_23_19.sp4_v_b_5 <X> T_23_19.lc_trk_g1_5
 (14 12)  (1212 316)  (1212 316)  routing T_23_19.wire_logic_cluster/lc_0/out <X> T_23_19.lc_trk_g3_0
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (1199 318)  (1199 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 319)  (1198 319)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 319)  (1199 319)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.wire_logic_cluster/lc_7/s_r


LogicTile_29_19

 (5 8)  (1515 312)  (1515 312)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6
 (4 9)  (1514 313)  (1514 313)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6
 (6 9)  (1516 313)  (1516 313)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 306)  (1731 306)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (6 2)  (1732 306)  (1732 306)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (7 2)  (1733 306)  (1733 306)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 306)  (1734 306)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (8 3)  (1734 307)  (1734 307)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g0_3 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_16_18

 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_h_r_3 <X> T_16_18.lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.sp4_h_r_3 <X> T_16_18.lc_trk_g0_3
 (21 1)  (837 289)  (837 289)  routing T_16_18.sp4_h_r_3 <X> T_16_18.lc_trk_g0_3
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (46 2)  (862 290)  (862 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 291)  (851 291)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.input_2_1
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (5 4)  (821 292)  (821 292)  routing T_16_18.sp4_v_t_38 <X> T_16_18.sp4_h_r_3
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (46 4)  (862 292)  (862 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (25 6)  (841 294)  (841 294)  routing T_16_18.bnr_op_6 <X> T_16_18.lc_trk_g1_6
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.bnr_op_6 <X> T_16_18.lc_trk_g1_6
 (14 8)  (830 296)  (830 296)  routing T_16_18.sp4_v_b_24 <X> T_16_18.lc_trk_g2_0
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (16 9)  (832 297)  (832 297)  routing T_16_18.sp4_v_b_24 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (15 12)  (831 300)  (831 300)  routing T_16_18.sp4_v_t_28 <X> T_16_18.lc_trk_g3_1
 (16 12)  (832 300)  (832 300)  routing T_16_18.sp4_v_t_28 <X> T_16_18.lc_trk_g3_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (831 302)  (831 302)  routing T_16_18.tnr_op_5 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_17_18

 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.input_2_0
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 289)  (907 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.input_2_0
 (34 1)  (908 289)  (908 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.input_2_0
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (42 2)  (916 290)  (916 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (50 2)  (924 290)  (924 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (47 3)  (921 291)  (921 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (922 291)  (922 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (926 291)  (926 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 6)  (889 294)  (889 294)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g1_5
 (16 6)  (890 294)  (890 294)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g1_5
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp12_v_b_18 <X> T_17_18.lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.sp12_v_b_18 <X> T_17_18.lc_trk_g2_2
 (21 10)  (895 298)  (895 298)  routing T_17_18.sp4_v_t_26 <X> T_17_18.lc_trk_g2_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 298)  (897 298)  routing T_17_18.sp4_v_t_26 <X> T_17_18.lc_trk_g2_7
 (21 11)  (895 299)  (895 299)  routing T_17_18.sp4_v_t_26 <X> T_17_18.lc_trk_g2_7
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g3_1
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 302)  (889 302)  routing T_17_18.sp4_v_t_32 <X> T_17_18.lc_trk_g3_5
 (16 14)  (890 302)  (890 302)  routing T_17_18.sp4_v_t_32 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (874 303)  (874 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r


LogicTile_18_18

 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 289)  (952 289)  routing T_18_18.top_op_2 <X> T_18_18.lc_trk_g0_2
 (25 1)  (953 289)  (953 289)  routing T_18_18.top_op_2 <X> T_18_18.lc_trk_g0_2
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 289)  (955 289)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (37 1)  (965 289)  (965 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (953 290)  (953 290)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g0_6
 (0 3)  (928 291)  (928 291)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (14 4)  (942 292)  (942 292)  routing T_18_18.wire_logic_cluster/lc_0/out <X> T_18_18.lc_trk_g1_0
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 292)  (952 292)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g1_3
 (13 5)  (941 293)  (941 293)  routing T_18_18.sp4_v_t_37 <X> T_18_18.sp4_h_r_5
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (946 293)  (946 293)  routing T_18_18.sp4_r_v_b_25 <X> T_18_18.lc_trk_g1_1
 (21 5)  (949 293)  (949 293)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g1_3
 (15 6)  (943 294)  (943 294)  routing T_18_18.sp4_h_r_5 <X> T_18_18.lc_trk_g1_5
 (16 6)  (944 294)  (944 294)  routing T_18_18.sp4_h_r_5 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (954 294)  (954 294)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (38 6)  (966 294)  (966 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (18 7)  (946 295)  (946 295)  routing T_18_18.sp4_h_r_5 <X> T_18_18.lc_trk_g1_5
 (27 7)  (955 295)  (955 295)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 295)  (956 295)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 295)  (958 295)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 295)  (965 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 298)  (946 298)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g2_5
 (25 10)  (953 298)  (953 298)  routing T_18_18.bnl_op_6 <X> T_18_18.lc_trk_g2_6
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.bnl_op_6 <X> T_18_18.lc_trk_g2_6
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (25 12)  (953 300)  (953 300)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 300)  (961 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 300)  (963 300)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_6
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (14 13)  (942 301)  (942 301)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g3_0
 (15 13)  (943 301)  (943 301)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g3_0
 (16 13)  (944 301)  (944 301)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (24 13)  (952 301)  (952 301)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (26 13)  (954 301)  (954 301)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 301)  (960 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 301)  (961 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_6
 (35 13)  (963 301)  (963 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_6
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (40 13)  (968 301)  (968 301)  LC_6 Logic Functioning bit
 (14 14)  (942 302)  (942 302)  routing T_18_18.sp4_h_r_44 <X> T_18_18.lc_trk_g3_4
 (25 14)  (953 302)  (953 302)  routing T_18_18.sp4_v_b_30 <X> T_18_18.lc_trk_g3_6
 (26 14)  (954 302)  (954 302)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (38 14)  (966 302)  (966 302)  LC_7 Logic Functioning bit
 (41 14)  (969 302)  (969 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (14 15)  (942 303)  (942 303)  routing T_18_18.sp4_h_r_44 <X> T_18_18.lc_trk_g3_4
 (15 15)  (943 303)  (943 303)  routing T_18_18.sp4_h_r_44 <X> T_18_18.lc_trk_g3_4
 (16 15)  (944 303)  (944 303)  routing T_18_18.sp4_h_r_44 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 303)  (951 303)  routing T_18_18.sp4_v_b_30 <X> T_18_18.lc_trk_g3_6
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 303)  (955 303)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 303)  (956 303)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (38 15)  (966 303)  (966 303)  LC_7 Logic Functioning bit
 (40 15)  (968 303)  (968 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (8 13)  (990 301)  (990 301)  routing T_19_18.sp4_h_l_47 <X> T_19_18.sp4_v_b_10
 (9 13)  (991 301)  (991 301)  routing T_19_18.sp4_h_l_47 <X> T_19_18.sp4_v_b_10


LogicTile_20_18

 (5 2)  (1041 290)  (1041 290)  routing T_20_18.sp4_v_t_37 <X> T_20_18.sp4_h_l_37
 (6 3)  (1042 291)  (1042 291)  routing T_20_18.sp4_v_t_37 <X> T_20_18.sp4_h_l_37
 (8 7)  (1044 295)  (1044 295)  routing T_20_18.sp4_v_b_1 <X> T_20_18.sp4_v_t_41
 (10 7)  (1046 295)  (1046 295)  routing T_20_18.sp4_v_b_1 <X> T_20_18.sp4_v_t_41


LogicTile_23_18

 (27 0)  (1225 288)  (1225 288)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 288)  (1234 288)  LC_0 Logic Functioning bit
 (39 0)  (1237 288)  (1237 288)  LC_0 Logic Functioning bit
 (41 0)  (1239 288)  (1239 288)  LC_0 Logic Functioning bit
 (42 0)  (1240 288)  (1240 288)  LC_0 Logic Functioning bit
 (44 0)  (1242 288)  (1242 288)  LC_0 Logic Functioning bit
 (45 0)  (1243 288)  (1243 288)  LC_0 Logic Functioning bit
 (36 1)  (1234 289)  (1234 289)  LC_0 Logic Functioning bit
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (41 1)  (1239 289)  (1239 289)  LC_0 Logic Functioning bit
 (42 1)  (1240 289)  (1240 289)  LC_0 Logic Functioning bit
 (50 1)  (1248 289)  (1248 289)  Carry_In_Mux bit 

 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_3 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1225 290)  (1225 290)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 290)  (1226 290)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (41 2)  (1239 290)  (1239 290)  LC_1 Logic Functioning bit
 (42 2)  (1240 290)  (1240 290)  LC_1 Logic Functioning bit
 (44 2)  (1242 290)  (1242 290)  LC_1 Logic Functioning bit
 (45 2)  (1243 290)  (1243 290)  LC_1 Logic Functioning bit
 (0 3)  (1198 291)  (1198 291)  routing T_23_18.glb_netwk_3 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (8 3)  (1206 291)  (1206 291)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_v_t_36
 (10 3)  (1208 291)  (1208 291)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_v_t_36
 (36 3)  (1234 291)  (1234 291)  LC_1 Logic Functioning bit
 (39 3)  (1237 291)  (1237 291)  LC_1 Logic Functioning bit
 (41 3)  (1239 291)  (1239 291)  LC_1 Logic Functioning bit
 (42 3)  (1240 291)  (1240 291)  LC_1 Logic Functioning bit
 (1 4)  (1199 292)  (1199 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 292)  (1221 292)  routing T_23_18.sp4_v_b_19 <X> T_23_18.lc_trk_g1_3
 (24 4)  (1222 292)  (1222 292)  routing T_23_18.sp4_v_b_19 <X> T_23_18.lc_trk_g1_3
 (25 4)  (1223 292)  (1223 292)  routing T_23_18.wire_logic_cluster/lc_2/out <X> T_23_18.lc_trk_g1_2
 (27 4)  (1225 292)  (1225 292)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 292)  (1234 292)  LC_2 Logic Functioning bit
 (39 4)  (1237 292)  (1237 292)  LC_2 Logic Functioning bit
 (41 4)  (1239 292)  (1239 292)  LC_2 Logic Functioning bit
 (42 4)  (1240 292)  (1240 292)  LC_2 Logic Functioning bit
 (44 4)  (1242 292)  (1242 292)  LC_2 Logic Functioning bit
 (45 4)  (1243 292)  (1243 292)  LC_2 Logic Functioning bit
 (0 5)  (1198 293)  (1198 293)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 293)  (1199 293)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 293)  (1220 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1228 293)  (1228 293)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1234 293)  (1234 293)  LC_2 Logic Functioning bit
 (39 5)  (1237 293)  (1237 293)  LC_2 Logic Functioning bit
 (41 5)  (1239 293)  (1239 293)  LC_2 Logic Functioning bit
 (42 5)  (1240 293)  (1240 293)  LC_2 Logic Functioning bit
 (17 6)  (1215 294)  (1215 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 294)  (1216 294)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g1_5
 (19 6)  (1217 294)  (1217 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 6)  (1223 294)  (1223 294)  routing T_23_18.wire_logic_cluster/lc_6/out <X> T_23_18.lc_trk_g1_6
 (27 6)  (1225 294)  (1225 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 294)  (1226 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (39 6)  (1237 294)  (1237 294)  LC_3 Logic Functioning bit
 (41 6)  (1239 294)  (1239 294)  LC_3 Logic Functioning bit
 (42 6)  (1240 294)  (1240 294)  LC_3 Logic Functioning bit
 (44 6)  (1242 294)  (1242 294)  LC_3 Logic Functioning bit
 (45 6)  (1243 294)  (1243 294)  LC_3 Logic Functioning bit
 (22 7)  (1220 295)  (1220 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1228 295)  (1228 295)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (39 7)  (1237 295)  (1237 295)  LC_3 Logic Functioning bit
 (41 7)  (1239 295)  (1239 295)  LC_3 Logic Functioning bit
 (42 7)  (1240 295)  (1240 295)  LC_3 Logic Functioning bit
 (27 8)  (1225 296)  (1225 296)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 296)  (1226 296)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 296)  (1228 296)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (39 8)  (1237 296)  (1237 296)  LC_4 Logic Functioning bit
 (41 8)  (1239 296)  (1239 296)  LC_4 Logic Functioning bit
 (42 8)  (1240 296)  (1240 296)  LC_4 Logic Functioning bit
 (44 8)  (1242 296)  (1242 296)  LC_4 Logic Functioning bit
 (45 8)  (1243 296)  (1243 296)  LC_4 Logic Functioning bit
 (36 9)  (1234 297)  (1234 297)  LC_4 Logic Functioning bit
 (39 9)  (1237 297)  (1237 297)  LC_4 Logic Functioning bit
 (41 9)  (1239 297)  (1239 297)  LC_4 Logic Functioning bit
 (42 9)  (1240 297)  (1240 297)  LC_4 Logic Functioning bit
 (14 10)  (1212 298)  (1212 298)  routing T_23_18.sp12_v_t_3 <X> T_23_18.lc_trk_g2_4
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 298)  (1228 298)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 298)  (1234 298)  LC_5 Logic Functioning bit
 (39 10)  (1237 298)  (1237 298)  LC_5 Logic Functioning bit
 (41 10)  (1239 298)  (1239 298)  LC_5 Logic Functioning bit
 (42 10)  (1240 298)  (1240 298)  LC_5 Logic Functioning bit
 (44 10)  (1242 298)  (1242 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (14 11)  (1212 299)  (1212 299)  routing T_23_18.sp12_v_t_3 <X> T_23_18.lc_trk_g2_4
 (15 11)  (1213 299)  (1213 299)  routing T_23_18.sp12_v_t_3 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (39 11)  (1237 299)  (1237 299)  LC_5 Logic Functioning bit
 (41 11)  (1239 299)  (1239 299)  LC_5 Logic Functioning bit
 (42 11)  (1240 299)  (1240 299)  LC_5 Logic Functioning bit
 (14 12)  (1212 300)  (1212 300)  routing T_23_18.wire_logic_cluster/lc_0/out <X> T_23_18.lc_trk_g3_0
 (17 12)  (1215 300)  (1215 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 300)  (1216 300)  routing T_23_18.wire_logic_cluster/lc_1/out <X> T_23_18.lc_trk_g3_1
 (21 12)  (1219 300)  (1219 300)  routing T_23_18.wire_logic_cluster/lc_3/out <X> T_23_18.lc_trk_g3_3
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1225 300)  (1225 300)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 300)  (1228 300)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (39 12)  (1237 300)  (1237 300)  LC_6 Logic Functioning bit
 (41 12)  (1239 300)  (1239 300)  LC_6 Logic Functioning bit
 (42 12)  (1240 300)  (1240 300)  LC_6 Logic Functioning bit
 (44 12)  (1242 300)  (1242 300)  LC_6 Logic Functioning bit
 (45 12)  (1243 300)  (1243 300)  LC_6 Logic Functioning bit
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1228 301)  (1228 301)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 301)  (1234 301)  LC_6 Logic Functioning bit
 (39 13)  (1237 301)  (1237 301)  LC_6 Logic Functioning bit
 (41 13)  (1239 301)  (1239 301)  LC_6 Logic Functioning bit
 (42 13)  (1240 301)  (1240 301)  LC_6 Logic Functioning bit
 (0 14)  (1198 302)  (1198 302)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 302)  (1212 302)  routing T_23_18.wire_logic_cluster/lc_4/out <X> T_23_18.lc_trk_g3_4
 (21 14)  (1219 302)  (1219 302)  routing T_23_18.wire_logic_cluster/lc_7/out <X> T_23_18.lc_trk_g3_7
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1225 302)  (1225 302)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 302)  (1226 302)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 302)  (1227 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 302)  (1228 302)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 302)  (1230 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 302)  (1234 302)  LC_7 Logic Functioning bit
 (39 14)  (1237 302)  (1237 302)  LC_7 Logic Functioning bit
 (41 14)  (1239 302)  (1239 302)  LC_7 Logic Functioning bit
 (42 14)  (1240 302)  (1240 302)  LC_7 Logic Functioning bit
 (44 14)  (1242 302)  (1242 302)  LC_7 Logic Functioning bit
 (45 14)  (1243 302)  (1243 302)  LC_7 Logic Functioning bit
 (1 15)  (1199 303)  (1199 303)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (1215 303)  (1215 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1228 303)  (1228 303)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 303)  (1234 303)  LC_7 Logic Functioning bit
 (39 15)  (1237 303)  (1237 303)  LC_7 Logic Functioning bit
 (41 15)  (1239 303)  (1239 303)  LC_7 Logic Functioning bit
 (42 15)  (1240 303)  (1240 303)  LC_7 Logic Functioning bit


LogicTile_28_18

 (17 3)  (1473 291)  (1473 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (1456 294)  (1456 294)  routing T_28_18.glb_netwk_3 <X> T_28_18.glb2local_0
 (1 6)  (1457 294)  (1457 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (1456 295)  (1456 295)  routing T_28_18.glb_netwk_3 <X> T_28_18.glb2local_0
 (26 12)  (1482 300)  (1482 300)  routing T_28_18.lc_trk_g0_4 <X> T_28_18.wire_logic_cluster/lc_6/in_0
 (36 12)  (1492 300)  (1492 300)  LC_6 Logic Functioning bit
 (38 12)  (1494 300)  (1494 300)  LC_6 Logic Functioning bit
 (41 12)  (1497 300)  (1497 300)  LC_6 Logic Functioning bit
 (43 12)  (1499 300)  (1499 300)  LC_6 Logic Functioning bit
 (29 13)  (1485 301)  (1485 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (1493 301)  (1493 301)  LC_6 Logic Functioning bit
 (39 13)  (1495 301)  (1495 301)  LC_6 Logic Functioning bit
 (40 13)  (1496 301)  (1496 301)  LC_6 Logic Functioning bit
 (42 13)  (1498 301)  (1498 301)  LC_6 Logic Functioning bit
 (52 13)  (1508 301)  (1508 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (5 4)  (12 276)  (12 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 276)  (9 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (17 4)  (0 276)  (0 276)  IOB_0 IO Functioning bit
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_6_17

 (3 0)  (291 272)  (291 272)  routing T_6_17.sp12_v_t_23 <X> T_6_17.sp12_v_b_0


LogicTile_12_17

 (3 12)  (603 284)  (603 284)  routing T_12_17.sp12_v_b_1 <X> T_12_17.sp12_h_r_1
 (3 13)  (603 285)  (603 285)  routing T_12_17.sp12_v_b_1 <X> T_12_17.sp12_h_r_1


LogicTile_15_17

 (4 2)  (766 274)  (766 274)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_t_37
 (5 3)  (767 275)  (767 275)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_t_37


LogicTile_17_17

 (12 0)  (886 272)  (886 272)  routing T_17_17.sp4_v_t_39 <X> T_17_17.sp4_h_r_2
 (15 0)  (889 272)  (889 272)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 272)  (904 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (53 0)  (927 272)  (927 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (892 273)  (892 273)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g0_1
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.input_2_0
 (51 1)  (925 273)  (925 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 275)  (904 275)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (14 4)  (888 276)  (888 276)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g1_0
 (15 4)  (889 276)  (889 276)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.bot_op_3 <X> T_17_17.lc_trk_g1_3
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (46 4)  (920 276)  (920 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 277)  (892 277)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (43 5)  (917 277)  (917 277)  LC_2 Logic Functioning bit
 (14 6)  (888 278)  (888 278)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (15 7)  (889 279)  (889 279)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_h_l_1 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g2_1
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (42 8)  (916 280)  (916 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (46 8)  (920 280)  (920 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (924 280)  (924 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 280)  (925 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (900 281)  (900 281)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (13 10)  (887 282)  (887 282)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_t_45
 (15 10)  (889 282)  (889 282)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g2_5
 (16 10)  (890 282)  (890 282)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (12 11)  (886 283)  (886 283)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_t_45
 (18 11)  (892 283)  (892 283)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g2_5
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (51 12)  (925 284)  (925 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.input_2_6
 (35 13)  (909 285)  (909 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.input_2_6
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (53 13)  (927 285)  (927 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (888 286)  (888 286)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g3_4
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp12_v_t_2 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (892 286)  (892 286)  routing T_17_17.sp12_v_t_2 <X> T_17_17.lc_trk_g3_5
 (21 14)  (895 286)  (895 286)  routing T_17_17.sp4_v_t_26 <X> T_17_17.lc_trk_g3_7
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 286)  (897 286)  routing T_17_17.sp4_v_t_26 <X> T_17_17.lc_trk_g3_7
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (50 14)  (924 286)  (924 286)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp12_v_t_2 <X> T_17_17.lc_trk_g3_5
 (21 15)  (895 287)  (895 287)  routing T_17_17.sp4_v_t_26 <X> T_17_17.lc_trk_g3_7
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit
 (41 15)  (915 287)  (915 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (14 0)  (942 272)  (942 272)  routing T_18_17.lft_op_0 <X> T_18_17.lc_trk_g0_0
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (15 1)  (943 273)  (943 273)  routing T_18_17.lft_op_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (40 1)  (968 273)  (968 273)  LC_0 Logic Functioning bit
 (42 1)  (970 273)  (970 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 276)  (963 276)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.input_2_2
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 277)  (960 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 277)  (962 277)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.input_2_2
 (35 5)  (963 277)  (963 277)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.input_2_2
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (53 5)  (981 277)  (981 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 278)  (951 278)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g1_7
 (24 6)  (952 278)  (952 278)  routing T_18_17.sp4_v_b_23 <X> T_18_17.lc_trk_g1_7
 (15 7)  (943 279)  (943 279)  routing T_18_17.sp4_v_t_9 <X> T_18_17.lc_trk_g1_4
 (16 7)  (944 279)  (944 279)  routing T_18_17.sp4_v_t_9 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (15 8)  (943 280)  (943 280)  routing T_18_17.tnl_op_1 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (953 280)  (953 280)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g2_2
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 280)  (958 280)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 280)  (968 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (46 8)  (974 280)  (974 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (946 281)  (946 281)  routing T_18_17.tnl_op_1 <X> T_18_17.lc_trk_g2_1
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (954 281)  (954 281)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 281)  (955 281)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 281)  (956 281)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 281)  (960 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (14 12)  (942 284)  (942 284)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g3_0
 (21 12)  (949 284)  (949 284)  routing T_18_17.bnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (949 285)  (949 285)  routing T_18_17.bnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (951 285)  (951 285)  routing T_18_17.sp12_v_b_18 <X> T_18_17.lc_trk_g3_2
 (25 13)  (953 285)  (953 285)  routing T_18_17.sp12_v_b_18 <X> T_18_17.lc_trk_g3_2
 (4 14)  (932 286)  (932 286)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_t_44
 (5 15)  (933 287)  (933 287)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_t_44


LogicTile_19_17

 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (28 1)  (1010 273)  (1010 273)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (47 1)  (1029 273)  (1029 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 274)  (996 274)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g0_4
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (47 2)  (1029 274)  (1029 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1032 274)  (1032 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (15 3)  (997 275)  (997 275)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g1_2
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (46 4)  (1028 276)  (1028 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1032 276)  (1032 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (40 5)  (1022 277)  (1022 277)  LC_2 Logic Functioning bit
 (47 5)  (1029 277)  (1029 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1033 277)  (1033 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (994 278)  (994 278)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_l_40
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 278)  (1005 278)  routing T_19_17.sp4_v_b_23 <X> T_19_17.lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.sp4_v_b_23 <X> T_19_17.lc_trk_g1_7
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1015 279)  (1015 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_3
 (34 7)  (1016 279)  (1016 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_3
 (35 7)  (1017 279)  (1017 279)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (21 8)  (1003 280)  (1003 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 280)  (1006 280)  routing T_19_17.rgt_op_3 <X> T_19_17.lc_trk_g2_3
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 280)  (1016 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 281)  (1012 281)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (43 9)  (1025 281)  (1025 281)  LC_4 Logic Functioning bit
 (14 10)  (996 282)  (996 282)  routing T_19_17.rgt_op_4 <X> T_19_17.lc_trk_g2_4
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (40 10)  (1022 282)  (1022 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (47 10)  (1029 282)  (1029 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1032 282)  (1032 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (997 283)  (997 283)  routing T_19_17.rgt_op_4 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (31 11)  (1013 283)  (1013 283)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1006 284)  (1006 284)  routing T_19_17.tnl_op_3 <X> T_19_17.lc_trk_g3_3
 (18 13)  (1000 285)  (1000 285)  routing T_19_17.sp4_r_v_b_41 <X> T_19_17.lc_trk_g3_1
 (21 13)  (1003 285)  (1003 285)  routing T_19_17.tnl_op_3 <X> T_19_17.lc_trk_g3_3
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp4_r_v_b_42 <X> T_19_17.lc_trk_g3_2
 (14 14)  (996 286)  (996 286)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1006 286)  (1006 286)  routing T_19_17.tnl_op_7 <X> T_19_17.lc_trk_g3_7
 (14 15)  (996 287)  (996 287)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (15 15)  (997 287)  (997 287)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (16 15)  (998 287)  (998 287)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1003 287)  (1003 287)  routing T_19_17.tnl_op_7 <X> T_19_17.lc_trk_g3_7


LogicTile_20_17

 (25 0)  (1061 272)  (1061 272)  routing T_20_17.lft_op_2 <X> T_20_17.lc_trk_g0_2
 (8 1)  (1044 273)  (1044 273)  routing T_20_17.sp4_h_r_1 <X> T_20_17.sp4_v_b_1
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 273)  (1060 273)  routing T_20_17.lft_op_2 <X> T_20_17.lc_trk_g0_2
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1041 276)  (1041 276)  routing T_20_17.sp4_h_l_37 <X> T_20_17.sp4_h_r_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1059 276)  (1059 276)  routing T_20_17.sp4_h_r_3 <X> T_20_17.lc_trk_g1_3
 (24 4)  (1060 276)  (1060 276)  routing T_20_17.sp4_h_r_3 <X> T_20_17.lc_trk_g1_3
 (0 5)  (1036 277)  (1036 277)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 277)  (1037 277)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 277)  (1040 277)  routing T_20_17.sp4_h_l_37 <X> T_20_17.sp4_h_r_3
 (21 5)  (1057 277)  (1057 277)  routing T_20_17.sp4_h_r_3 <X> T_20_17.lc_trk_g1_3
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.wire_logic_cluster/lc_4/out <X> T_20_17.lc_trk_g1_4
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp12_h_r_13 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (1062 278)  (1062 278)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (43 6)  (1079 278)  (1079 278)  LC_3 Logic Functioning bit
 (45 6)  (1081 278)  (1081 278)  LC_3 Logic Functioning bit
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (41 8)  (1077 280)  (1077 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (40 9)  (1076 281)  (1076 281)  LC_4 Logic Functioning bit
 (42 9)  (1078 281)  (1078 281)  LC_4 Logic Functioning bit
 (21 12)  (1057 284)  (1057 284)  routing T_20_17.wire_logic_cluster/lc_3/out <X> T_20_17.lc_trk_g3_3
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 287)  (1036 287)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 287)  (1037 287)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/s_r


LogicTile_21_17

 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 275)  (1090 275)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (26 4)  (1116 276)  (1116 276)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 276)  (1118 276)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 276)  (1120 276)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 276)  (1123 276)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (38 4)  (1128 276)  (1128 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (41 4)  (1131 276)  (1131 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (45 4)  (1135 276)  (1135 276)  LC_2 Logic Functioning bit
 (52 4)  (1142 276)  (1142 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1116 277)  (1116 277)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 277)  (1117 277)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 277)  (1127 277)  LC_2 Logic Functioning bit
 (39 5)  (1129 277)  (1129 277)  LC_2 Logic Functioning bit
 (47 5)  (1137 277)  (1137 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.bot_op_7 <X> T_21_17.lc_trk_g1_7
 (16 10)  (1106 282)  (1106 282)  routing T_21_17.sp12_v_t_10 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 12)  (1115 284)  (1115 284)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g3_2
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_22_17

 (8 3)  (1152 275)  (1152 275)  routing T_22_17.sp4_h_l_36 <X> T_22_17.sp4_v_t_36
 (5 13)  (1149 285)  (1149 285)  routing T_22_17.sp4_h_r_9 <X> T_22_17.sp4_v_b_9


LogicTile_23_17

 (15 0)  (1213 272)  (1213 272)  routing T_23_17.top_op_1 <X> T_23_17.lc_trk_g0_1
 (17 0)  (1215 272)  (1215 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1220 272)  (1220 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1222 272)  (1222 272)  routing T_23_17.top_op_3 <X> T_23_17.lc_trk_g0_3
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 272)  (1232 272)  routing T_23_17.lc_trk_g1_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (37 0)  (1235 272)  (1235 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (39 0)  (1237 272)  (1237 272)  LC_0 Logic Functioning bit
 (41 0)  (1239 272)  (1239 272)  LC_0 Logic Functioning bit
 (42 0)  (1240 272)  (1240 272)  LC_0 Logic Functioning bit
 (43 0)  (1241 272)  (1241 272)  LC_0 Logic Functioning bit
 (18 1)  (1216 273)  (1216 273)  routing T_23_17.top_op_1 <X> T_23_17.lc_trk_g0_1
 (21 1)  (1219 273)  (1219 273)  routing T_23_17.top_op_3 <X> T_23_17.lc_trk_g0_3
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1222 273)  (1222 273)  routing T_23_17.top_op_2 <X> T_23_17.lc_trk_g0_2
 (25 1)  (1223 273)  (1223 273)  routing T_23_17.top_op_2 <X> T_23_17.lc_trk_g0_2
 (26 1)  (1224 273)  (1224 273)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 273)  (1225 273)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 273)  (1230 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1233 273)  (1233 273)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.input_2_0
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (37 1)  (1235 273)  (1235 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (39 1)  (1237 273)  (1237 273)  LC_0 Logic Functioning bit
 (40 1)  (1238 273)  (1238 273)  LC_0 Logic Functioning bit
 (41 1)  (1239 273)  (1239 273)  LC_0 Logic Functioning bit
 (42 1)  (1240 273)  (1240 273)  LC_0 Logic Functioning bit
 (43 1)  (1241 273)  (1241 273)  LC_0 Logic Functioning bit
 (26 2)  (1224 274)  (1224 274)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 274)  (1225 274)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 274)  (1229 274)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (38 2)  (1236 274)  (1236 274)  LC_1 Logic Functioning bit
 (41 2)  (1239 274)  (1239 274)  LC_1 Logic Functioning bit
 (43 2)  (1241 274)  (1241 274)  LC_1 Logic Functioning bit
 (50 2)  (1248 274)  (1248 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1212 275)  (1212 275)  routing T_23_17.top_op_4 <X> T_23_17.lc_trk_g0_4
 (15 3)  (1213 275)  (1213 275)  routing T_23_17.top_op_4 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (1224 275)  (1224 275)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 275)  (1225 275)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (39 3)  (1237 275)  (1237 275)  LC_1 Logic Functioning bit
 (40 3)  (1238 275)  (1238 275)  LC_1 Logic Functioning bit
 (42 3)  (1240 275)  (1240 275)  LC_1 Logic Functioning bit
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1222 276)  (1222 276)  routing T_23_17.top_op_3 <X> T_23_17.lc_trk_g1_3
 (26 4)  (1224 276)  (1224 276)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 276)  (1225 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 276)  (1232 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 276)  (1234 276)  LC_2 Logic Functioning bit
 (38 4)  (1236 276)  (1236 276)  LC_2 Logic Functioning bit
 (41 4)  (1239 276)  (1239 276)  LC_2 Logic Functioning bit
 (43 4)  (1241 276)  (1241 276)  LC_2 Logic Functioning bit
 (46 4)  (1244 276)  (1244 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1248 276)  (1248 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1212 277)  (1212 277)  routing T_23_17.top_op_0 <X> T_23_17.lc_trk_g1_0
 (15 5)  (1213 277)  (1213 277)  routing T_23_17.top_op_0 <X> T_23_17.lc_trk_g1_0
 (17 5)  (1215 277)  (1215 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (1219 277)  (1219 277)  routing T_23_17.top_op_3 <X> T_23_17.lc_trk_g1_3
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 277)  (1225 277)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 277)  (1228 277)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (37 5)  (1235 277)  (1235 277)  LC_2 Logic Functioning bit
 (38 5)  (1236 277)  (1236 277)  LC_2 Logic Functioning bit
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (43 5)  (1241 277)  (1241 277)  LC_2 Logic Functioning bit
 (47 5)  (1245 277)  (1245 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1249 277)  (1249 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (1213 278)  (1213 278)  routing T_23_17.top_op_5 <X> T_23_17.lc_trk_g1_5
 (17 6)  (1215 278)  (1215 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1220 278)  (1220 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1222 278)  (1222 278)  routing T_23_17.top_op_7 <X> T_23_17.lc_trk_g1_7
 (26 6)  (1224 278)  (1224 278)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 278)  (1225 278)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (18 7)  (1216 279)  (1216 279)  routing T_23_17.top_op_5 <X> T_23_17.lc_trk_g1_5
 (21 7)  (1219 279)  (1219 279)  routing T_23_17.top_op_7 <X> T_23_17.lc_trk_g1_7
 (22 7)  (1220 279)  (1220 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1222 279)  (1222 279)  routing T_23_17.top_op_6 <X> T_23_17.lc_trk_g1_6
 (25 7)  (1223 279)  (1223 279)  routing T_23_17.top_op_6 <X> T_23_17.lc_trk_g1_6
 (26 7)  (1224 279)  (1224 279)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 279)  (1225 279)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 279)  (1228 279)  routing T_23_17.lc_trk_g1_7 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 279)  (1230 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1233 279)  (1233 279)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.input_2_3
 (31 10)  (1229 282)  (1229 282)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 282)  (1232 282)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 282)  (1234 282)  LC_5 Logic Functioning bit
 (37 10)  (1235 282)  (1235 282)  LC_5 Logic Functioning bit
 (38 10)  (1236 282)  (1236 282)  LC_5 Logic Functioning bit
 (39 10)  (1237 282)  (1237 282)  LC_5 Logic Functioning bit
 (41 10)  (1239 282)  (1239 282)  LC_5 Logic Functioning bit
 (43 10)  (1241 282)  (1241 282)  LC_5 Logic Functioning bit
 (27 11)  (1225 283)  (1225 283)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 283)  (1226 283)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 283)  (1227 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1234 283)  (1234 283)  LC_5 Logic Functioning bit
 (37 11)  (1235 283)  (1235 283)  LC_5 Logic Functioning bit
 (38 11)  (1236 283)  (1236 283)  LC_5 Logic Functioning bit
 (39 11)  (1237 283)  (1237 283)  LC_5 Logic Functioning bit
 (40 11)  (1238 283)  (1238 283)  LC_5 Logic Functioning bit
 (42 11)  (1240 283)  (1240 283)  LC_5 Logic Functioning bit
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 284)  (1232 284)  routing T_23_17.lc_trk_g1_0 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (38 12)  (1236 284)  (1236 284)  LC_6 Logic Functioning bit
 (39 12)  (1237 284)  (1237 284)  LC_6 Logic Functioning bit
 (41 12)  (1239 284)  (1239 284)  LC_6 Logic Functioning bit
 (43 12)  (1241 284)  (1241 284)  LC_6 Logic Functioning bit
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_v_b_42 <X> T_23_17.lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.sp4_v_b_42 <X> T_23_17.lc_trk_g3_2
 (26 13)  (1224 285)  (1224 285)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (38 13)  (1236 285)  (1236 285)  LC_6 Logic Functioning bit
 (39 13)  (1237 285)  (1237 285)  LC_6 Logic Functioning bit
 (40 13)  (1238 285)  (1238 285)  LC_6 Logic Functioning bit
 (41 13)  (1239 285)  (1239 285)  LC_6 Logic Functioning bit
 (42 13)  (1240 285)  (1240 285)  LC_6 Logic Functioning bit
 (43 13)  (1241 285)  (1241 285)  LC_6 Logic Functioning bit


LogicTile_24_17

 (3 15)  (1255 287)  (1255 287)  routing T_24_17.sp12_h_l_22 <X> T_24_17.sp12_v_t_22


LogicTile_30_17

 (3 9)  (1567 281)  (1567 281)  routing T_30_17.sp12_h_l_22 <X> T_30_17.sp12_v_b_1


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0



IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (11 2)  (6 258)  (6 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (12 2)  (5 258)  (5 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (17 14)  (0 270)  (0 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (8 10)  (188 266)  (188 266)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_h_l_42


RAM_Tile_8_16

 (8 10)  (404 266)  (404 266)  routing T_8_16.sp4_h_r_11 <X> T_8_16.sp4_h_l_42
 (10 10)  (406 266)  (406 266)  routing T_8_16.sp4_h_r_11 <X> T_8_16.sp4_h_l_42


LogicTile_11_16

 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (546 262)  (546 262)  routing T_11_16.glb_netwk_6 <X> T_11_16.glb2local_0
 (1 6)  (547 262)  (547 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (547 263)  (547 263)  routing T_11_16.glb_netwk_6 <X> T_11_16.glb2local_0
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (47 15)  (593 271)  (593 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_16

 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (21 4)  (895 260)  (895 260)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 6)  (899 262)  (899 262)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g1_6
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (46 6)  (920 262)  (920 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g1_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (0 14)  (874 270)  (874 270)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 270)  (889 270)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g3_5
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (874 271)  (874 271)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 271)  (875 271)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 256)  (946 256)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g0_1
 (25 0)  (953 256)  (953 256)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g0_2
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g0_2
 (25 1)  (953 257)  (953 257)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g0_2
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (41 2)  (969 258)  (969 258)  LC_1 Logic Functioning bit
 (43 2)  (971 258)  (971 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (46 2)  (974 258)  (974 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (14 3)  (942 259)  (942 259)  routing T_18_16.sp4_r_v_b_28 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (40 3)  (968 259)  (968 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 262)  (946 262)  routing T_18_16.wire_logic_cluster/lc_5/out <X> T_18_16.lc_trk_g1_5
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (45 10)  (973 266)  (973 266)  LC_5 Logic Functioning bit
 (47 10)  (975 266)  (975 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (15 12)  (943 268)  (943 268)  routing T_18_16.rgt_op_1 <X> T_18_16.lc_trk_g3_1
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.rgt_op_1 <X> T_18_16.lc_trk_g3_1
 (10 13)  (938 269)  (938 269)  routing T_18_16.sp4_h_r_5 <X> T_18_16.sp4_v_b_10
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r


LogicTile_19_16

 (15 0)  (997 256)  (997 256)  routing T_19_16.lft_op_1 <X> T_19_16.lc_trk_g0_1
 (17 0)  (999 256)  (999 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 256)  (1000 256)  routing T_19_16.lft_op_1 <X> T_19_16.lc_trk_g0_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 256)  (1022 256)  LC_0 Logic Functioning bit
 (46 0)  (1028 256)  (1028 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 257)  (1012 257)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 257)  (1015 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (35 1)  (1017 257)  (1017 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 258)  (1003 258)  routing T_19_16.bnr_op_7 <X> T_19_16.lc_trk_g0_7
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (42 2)  (1024 258)  (1024 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (50 2)  (1032 258)  (1032 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (21 3)  (1003 259)  (1003 259)  routing T_19_16.bnr_op_7 <X> T_19_16.lc_trk_g0_7
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 259)  (1022 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (15 4)  (997 260)  (997 260)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (16 4)  (998 260)  (998 260)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1000 261)  (1000 261)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (15 6)  (997 262)  (997 262)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 262)  (1000 262)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g1_5
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 264)  (1000 264)  routing T_19_16.wire_logic_cluster/lc_1/out <X> T_19_16.lc_trk_g2_1
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g2_6
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (1022 268)  (1022 268)  LC_6 Logic Functioning bit
 (42 12)  (1024 268)  (1024 268)  LC_6 Logic Functioning bit
 (50 12)  (1032 268)  (1032 268)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1003 269)  (1003 269)  routing T_19_16.sp4_r_v_b_43 <X> T_19_16.lc_trk_g3_3
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 269)  (1007 269)  routing T_19_16.sp4_r_v_b_42 <X> T_19_16.lc_trk_g3_2
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (51 13)  (1033 269)  (1033 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 270)  (1000 270)  routing T_19_16.wire_logic_cluster/lc_5/out <X> T_19_16.lc_trk_g3_5
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 270)  (1012 270)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (40 14)  (1022 270)  (1022 270)  LC_7 Logic Functioning bit
 (42 14)  (1024 270)  (1024 270)  LC_7 Logic Functioning bit
 (26 15)  (1008 271)  (1008 271)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (46 15)  (1028 271)  (1028 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_16

 (17 0)  (1053 256)  (1053 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1054 256)  (1054 256)  routing T_20_16.bnr_op_1 <X> T_20_16.lc_trk_g0_1
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 256)  (1069 256)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (37 0)  (1073 256)  (1073 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (39 0)  (1075 256)  (1075 256)  LC_0 Logic Functioning bit
 (40 0)  (1076 256)  (1076 256)  LC_0 Logic Functioning bit
 (42 0)  (1078 256)  (1078 256)  LC_0 Logic Functioning bit
 (18 1)  (1054 257)  (1054 257)  routing T_20_16.bnr_op_1 <X> T_20_16.lc_trk_g0_1
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 257)  (1072 257)  LC_0 Logic Functioning bit
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (38 1)  (1074 257)  (1074 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (41 1)  (1077 257)  (1077 257)  LC_0 Logic Functioning bit
 (43 1)  (1079 257)  (1079 257)  LC_0 Logic Functioning bit
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 258)  (1060 258)  routing T_20_16.bot_op_7 <X> T_20_16.lc_trk_g0_7
 (25 2)  (1061 258)  (1061 258)  routing T_20_16.sp12_h_l_5 <X> T_20_16.lc_trk_g0_6
 (15 3)  (1051 259)  (1051 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1058 259)  (1058 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1060 259)  (1060 259)  routing T_20_16.sp12_h_l_5 <X> T_20_16.lc_trk_g0_6
 (25 3)  (1061 259)  (1061 259)  routing T_20_16.sp12_h_l_5 <X> T_20_16.lc_trk_g0_6
 (15 4)  (1051 260)  (1051 260)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g1_1
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 260)  (1054 260)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g1_1
 (26 4)  (1062 260)  (1062 260)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 260)  (1069 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 260)  (1070 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (41 4)  (1077 260)  (1077 260)  LC_2 Logic Functioning bit
 (43 4)  (1079 260)  (1079 260)  LC_2 Logic Functioning bit
 (26 5)  (1062 261)  (1062 261)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (39 5)  (1075 261)  (1075 261)  LC_2 Logic Functioning bit
 (40 5)  (1076 261)  (1076 261)  LC_2 Logic Functioning bit
 (42 5)  (1078 261)  (1078 261)  LC_2 Logic Functioning bit
 (11 6)  (1047 262)  (1047 262)  routing T_20_16.sp4_h_r_11 <X> T_20_16.sp4_v_t_40
 (13 6)  (1049 262)  (1049 262)  routing T_20_16.sp4_h_r_11 <X> T_20_16.sp4_v_t_40
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1054 262)  (1054 262)  routing T_20_16.bnr_op_5 <X> T_20_16.lc_trk_g1_5
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 262)  (1072 262)  LC_3 Logic Functioning bit
 (37 6)  (1073 262)  (1073 262)  LC_3 Logic Functioning bit
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (39 6)  (1075 262)  (1075 262)  LC_3 Logic Functioning bit
 (40 6)  (1076 262)  (1076 262)  LC_3 Logic Functioning bit
 (42 6)  (1078 262)  (1078 262)  LC_3 Logic Functioning bit
 (46 6)  (1082 262)  (1082 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (10 7)  (1046 263)  (1046 263)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_v_t_41
 (12 7)  (1048 263)  (1048 263)  routing T_20_16.sp4_h_r_11 <X> T_20_16.sp4_v_t_40
 (18 7)  (1054 263)  (1054 263)  routing T_20_16.bnr_op_5 <X> T_20_16.lc_trk_g1_5
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 263)  (1063 263)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 263)  (1072 263)  LC_3 Logic Functioning bit
 (37 7)  (1073 263)  (1073 263)  LC_3 Logic Functioning bit
 (38 7)  (1074 263)  (1074 263)  LC_3 Logic Functioning bit
 (39 7)  (1075 263)  (1075 263)  LC_3 Logic Functioning bit
 (41 7)  (1077 263)  (1077 263)  LC_3 Logic Functioning bit
 (43 7)  (1079 263)  (1079 263)  LC_3 Logic Functioning bit
 (31 8)  (1067 264)  (1067 264)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 264)  (1072 264)  LC_4 Logic Functioning bit
 (37 8)  (1073 264)  (1073 264)  LC_4 Logic Functioning bit
 (38 8)  (1074 264)  (1074 264)  LC_4 Logic Functioning bit
 (39 8)  (1075 264)  (1075 264)  LC_4 Logic Functioning bit
 (41 8)  (1077 264)  (1077 264)  LC_4 Logic Functioning bit
 (43 8)  (1079 264)  (1079 264)  LC_4 Logic Functioning bit
 (47 8)  (1083 264)  (1083 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (1063 265)  (1063 265)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 265)  (1072 265)  LC_4 Logic Functioning bit
 (37 9)  (1073 265)  (1073 265)  LC_4 Logic Functioning bit
 (38 9)  (1074 265)  (1074 265)  LC_4 Logic Functioning bit
 (39 9)  (1075 265)  (1075 265)  LC_4 Logic Functioning bit
 (40 9)  (1076 265)  (1076 265)  LC_4 Logic Functioning bit
 (42 9)  (1078 265)  (1078 265)  LC_4 Logic Functioning bit
 (17 10)  (1053 266)  (1053 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 266)  (1054 266)  routing T_20_16.wire_logic_cluster/lc_5/out <X> T_20_16.lc_trk_g2_5
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 266)  (1066 266)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 266)  (1067 266)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 266)  (1071 266)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_5
 (36 10)  (1072 266)  (1072 266)  LC_5 Logic Functioning bit
 (37 10)  (1073 266)  (1073 266)  LC_5 Logic Functioning bit
 (38 10)  (1074 266)  (1074 266)  LC_5 Logic Functioning bit
 (39 10)  (1075 266)  (1075 266)  LC_5 Logic Functioning bit
 (40 10)  (1076 266)  (1076 266)  LC_5 Logic Functioning bit
 (41 10)  (1077 266)  (1077 266)  LC_5 Logic Functioning bit
 (42 10)  (1078 266)  (1078 266)  LC_5 Logic Functioning bit
 (43 10)  (1079 266)  (1079 266)  LC_5 Logic Functioning bit
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 267)  (1068 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1071 267)  (1071 267)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_5
 (36 11)  (1072 267)  (1072 267)  LC_5 Logic Functioning bit
 (37 11)  (1073 267)  (1073 267)  LC_5 Logic Functioning bit
 (39 11)  (1075 267)  (1075 267)  LC_5 Logic Functioning bit
 (40 11)  (1076 267)  (1076 267)  LC_5 Logic Functioning bit
 (41 11)  (1077 267)  (1077 267)  LC_5 Logic Functioning bit
 (42 11)  (1078 267)  (1078 267)  LC_5 Logic Functioning bit
 (43 11)  (1079 267)  (1079 267)  LC_5 Logic Functioning bit
 (25 12)  (1061 268)  (1061 268)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g3_2
 (36 12)  (1072 268)  (1072 268)  LC_6 Logic Functioning bit
 (37 12)  (1073 268)  (1073 268)  LC_6 Logic Functioning bit
 (39 12)  (1075 268)  (1075 268)  LC_6 Logic Functioning bit
 (40 12)  (1076 268)  (1076 268)  LC_6 Logic Functioning bit
 (42 12)  (1078 268)  (1078 268)  LC_6 Logic Functioning bit
 (43 12)  (1079 268)  (1079 268)  LC_6 Logic Functioning bit
 (50 12)  (1086 268)  (1086 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1059 269)  (1059 269)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g3_2
 (24 13)  (1060 269)  (1060 269)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g3_2
 (25 13)  (1061 269)  (1061 269)  routing T_20_16.sp4_h_r_42 <X> T_20_16.lc_trk_g3_2
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 269)  (1072 269)  LC_6 Logic Functioning bit
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (38 13)  (1074 269)  (1074 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (42 13)  (1078 269)  (1078 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (26 15)  (1062 271)  (1062 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 271)  (1063 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit
 (46 15)  (1082 271)  (1082 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_16

 (21 0)  (1111 256)  (1111 256)  routing T_21_16.lft_op_3 <X> T_21_16.lc_trk_g0_3
 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1114 256)  (1114 256)  routing T_21_16.lft_op_3 <X> T_21_16.lc_trk_g0_3
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 258)  (1104 258)  routing T_21_16.lft_op_4 <X> T_21_16.lc_trk_g0_4
 (21 2)  (1111 258)  (1111 258)  routing T_21_16.lft_op_7 <X> T_21_16.lc_trk_g0_7
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1114 258)  (1114 258)  routing T_21_16.lft_op_7 <X> T_21_16.lc_trk_g0_7
 (25 2)  (1115 258)  (1115 258)  routing T_21_16.lft_op_6 <X> T_21_16.lc_trk_g0_6
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 259)  (1105 259)  routing T_21_16.lft_op_4 <X> T_21_16.lc_trk_g0_4
 (17 3)  (1107 259)  (1107 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.lft_op_6 <X> T_21_16.lc_trk_g0_6
 (14 4)  (1104 260)  (1104 260)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g1_0
 (25 4)  (1115 260)  (1115 260)  routing T_21_16.lft_op_2 <X> T_21_16.lc_trk_g1_2
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 260)  (1125 260)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_2
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (38 4)  (1128 260)  (1128 260)  LC_2 Logic Functioning bit
 (41 4)  (1131 260)  (1131 260)  LC_2 Logic Functioning bit
 (43 4)  (1133 260)  (1133 260)  LC_2 Logic Functioning bit
 (45 4)  (1135 260)  (1135 260)  LC_2 Logic Functioning bit
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1114 261)  (1114 261)  routing T_21_16.lft_op_2 <X> T_21_16.lc_trk_g1_2
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 261)  (1117 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 261)  (1120 261)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 261)  (1122 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1125 261)  (1125 261)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_2
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (38 5)  (1128 261)  (1128 261)  LC_2 Logic Functioning bit
 (40 5)  (1130 261)  (1130 261)  LC_2 Logic Functioning bit
 (43 5)  (1133 261)  (1133 261)  LC_2 Logic Functioning bit
 (46 5)  (1136 261)  (1136 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (1104 262)  (1104 262)  routing T_21_16.wire_logic_cluster/lc_4/out <X> T_21_16.lc_trk_g1_4
 (25 6)  (1115 262)  (1115 262)  routing T_21_16.wire_logic_cluster/lc_6/out <X> T_21_16.lc_trk_g1_6
 (27 6)  (1117 262)  (1117 262)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 262)  (1118 262)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 262)  (1121 262)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (45 6)  (1135 262)  (1135 262)  LC_3 Logic Functioning bit
 (46 6)  (1136 262)  (1136 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (1098 263)  (1098 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.sp4_v_t_41
 (9 7)  (1099 263)  (1099 263)  routing T_21_16.sp4_h_r_4 <X> T_21_16.sp4_v_t_41
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1116 263)  (1116 263)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 263)  (1118 263)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 263)  (1120 263)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 263)  (1122 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1124 263)  (1124 263)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_3
 (35 7)  (1125 263)  (1125 263)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_3
 (37 7)  (1127 263)  (1127 263)  LC_3 Logic Functioning bit
 (39 7)  (1129 263)  (1129 263)  LC_3 Logic Functioning bit
 (41 7)  (1131 263)  (1131 263)  LC_3 Logic Functioning bit
 (42 7)  (1132 263)  (1132 263)  LC_3 Logic Functioning bit
 (21 8)  (1111 264)  (1111 264)  routing T_21_16.wire_logic_cluster/lc_3/out <X> T_21_16.lc_trk_g2_3
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 264)  (1120 264)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 264)  (1125 264)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_4
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (45 8)  (1135 264)  (1135 264)  LC_4 Logic Functioning bit
 (51 8)  (1141 264)  (1141 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 265)  (1117 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 265)  (1118 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 265)  (1122 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1125 265)  (1125 265)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_4
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (38 9)  (1128 265)  (1128 265)  LC_4 Logic Functioning bit
 (40 9)  (1130 265)  (1130 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 266)  (1108 266)  routing T_21_16.wire_logic_cluster/lc_5/out <X> T_21_16.lc_trk_g2_5
 (21 10)  (1111 266)  (1111 266)  routing T_21_16.wire_logic_cluster/lc_7/out <X> T_21_16.lc_trk_g2_7
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 266)  (1118 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 266)  (1121 266)  routing T_21_16.lc_trk_g0_4 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 266)  (1125 266)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_5
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (45 10)  (1135 266)  (1135 266)  LC_5 Logic Functioning bit
 (52 10)  (1142 266)  (1142 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (1117 267)  (1117 267)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 267)  (1120 267)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 267)  (1122 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1123 267)  (1123 267)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_5
 (36 11)  (1126 267)  (1126 267)  LC_5 Logic Functioning bit
 (37 11)  (1127 267)  (1127 267)  LC_5 Logic Functioning bit
 (41 11)  (1131 267)  (1131 267)  LC_5 Logic Functioning bit
 (42 11)  (1132 267)  (1132 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1115 268)  (1115 268)  routing T_21_16.wire_logic_cluster/lc_2/out <X> T_21_16.lc_trk_g3_2
 (27 12)  (1117 268)  (1117 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 268)  (1121 268)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 268)  (1125 268)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_6
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (45 12)  (1135 268)  (1135 268)  LC_6 Logic Functioning bit
 (52 12)  (1142 268)  (1142 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 269)  (1118 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 269)  (1122 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 269)  (1125 269)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_6
 (36 13)  (1126 269)  (1126 269)  LC_6 Logic Functioning bit
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (43 13)  (1133 269)  (1133 269)  LC_6 Logic Functioning bit
 (26 14)  (1116 270)  (1116 270)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 270)  (1117 270)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 270)  (1118 270)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g0_4 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (41 14)  (1131 270)  (1131 270)  LC_7 Logic Functioning bit
 (43 14)  (1133 270)  (1133 270)  LC_7 Logic Functioning bit
 (45 14)  (1135 270)  (1135 270)  LC_7 Logic Functioning bit
 (26 15)  (1116 271)  (1116 271)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 271)  (1118 271)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 271)  (1120 271)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 271)  (1122 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1124 271)  (1124 271)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_7
 (35 15)  (1125 271)  (1125 271)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_7
 (37 15)  (1127 271)  (1127 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (41 15)  (1131 271)  (1131 271)  LC_7 Logic Functioning bit
 (42 15)  (1132 271)  (1132 271)  LC_7 Logic Functioning bit


LogicTile_22_16

 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 258)  (1158 258)  routing T_22_16.wire_logic_cluster/lc_4/out <X> T_22_16.lc_trk_g0_4
 (0 3)  (1144 259)  (1144 259)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (17 3)  (1161 259)  (1161 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 260)  (1167 260)  routing T_22_16.sp4_v_b_19 <X> T_22_16.lc_trk_g1_3
 (24 4)  (1168 260)  (1168 260)  routing T_22_16.sp4_v_b_19 <X> T_22_16.lc_trk_g1_3
 (14 6)  (1158 262)  (1158 262)  routing T_22_16.sp12_h_l_3 <X> T_22_16.lc_trk_g1_4
 (25 6)  (1169 262)  (1169 262)  routing T_22_16.wire_logic_cluster/lc_6/out <X> T_22_16.lc_trk_g1_6
 (14 7)  (1158 263)  (1158 263)  routing T_22_16.sp12_h_l_3 <X> T_22_16.lc_trk_g1_4
 (15 7)  (1159 263)  (1159 263)  routing T_22_16.sp12_h_l_3 <X> T_22_16.lc_trk_g1_4
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (1166 263)  (1166 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 8)  (1171 264)  (1171 264)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 264)  (1172 264)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 264)  (1174 264)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 264)  (1175 264)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 264)  (1178 264)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 264)  (1179 264)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.input_2_4
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (37 8)  (1181 264)  (1181 264)  LC_4 Logic Functioning bit
 (43 8)  (1187 264)  (1187 264)  LC_4 Logic Functioning bit
 (45 8)  (1189 264)  (1189 264)  LC_4 Logic Functioning bit
 (51 8)  (1195 264)  (1195 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1170 265)  (1170 265)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 265)  (1171 265)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 265)  (1173 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 265)  (1174 265)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 265)  (1176 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (37 9)  (1181 265)  (1181 265)  LC_4 Logic Functioning bit
 (40 9)  (1184 265)  (1184 265)  LC_4 Logic Functioning bit
 (42 9)  (1186 265)  (1186 265)  LC_4 Logic Functioning bit
 (43 9)  (1187 265)  (1187 265)  LC_4 Logic Functioning bit
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.sp4_h_r_38 <X> T_22_16.lc_trk_g2_6
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 267)  (1167 267)  routing T_22_16.sp4_h_r_38 <X> T_22_16.lc_trk_g2_6
 (24 11)  (1168 267)  (1168 267)  routing T_22_16.sp4_h_r_38 <X> T_22_16.lc_trk_g2_6
 (4 12)  (1148 268)  (1148 268)  routing T_22_16.sp4_h_l_38 <X> T_22_16.sp4_v_b_9
 (6 12)  (1150 268)  (1150 268)  routing T_22_16.sp4_h_l_38 <X> T_22_16.sp4_v_b_9
 (27 12)  (1171 268)  (1171 268)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 268)  (1179 268)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_6
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (38 12)  (1182 268)  (1182 268)  LC_6 Logic Functioning bit
 (41 12)  (1185 268)  (1185 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (45 12)  (1189 268)  (1189 268)  LC_6 Logic Functioning bit
 (51 12)  (1195 268)  (1195 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1149 269)  (1149 269)  routing T_22_16.sp4_h_l_38 <X> T_22_16.sp4_v_b_9
 (26 13)  (1170 269)  (1170 269)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 269)  (1171 269)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 269)  (1176 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1177 269)  (1177 269)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_6
 (35 13)  (1179 269)  (1179 269)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_6
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (38 13)  (1182 269)  (1182 269)  LC_6 Logic Functioning bit
 (41 13)  (1185 269)  (1185 269)  LC_6 Logic Functioning bit
 (42 13)  (1186 269)  (1186 269)  LC_6 Logic Functioning bit
 (25 14)  (1169 270)  (1169 270)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1167 271)  (1167 271)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6
 (24 15)  (1168 271)  (1168 271)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6
 (25 15)  (1169 271)  (1169 271)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g3_6


LogicTile_23_16

 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_v_t_36 <X> T_23_16.sp4_h_l_36
 (9 2)  (1207 258)  (1207 258)  routing T_23_16.sp4_v_t_36 <X> T_23_16.sp4_h_l_36
 (15 2)  (1213 258)  (1213 258)  routing T_23_16.top_op_5 <X> T_23_16.lc_trk_g0_5
 (17 2)  (1215 258)  (1215 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (1216 259)  (1216 259)  routing T_23_16.top_op_5 <X> T_23_16.lc_trk_g0_5
 (22 3)  (1220 259)  (1220 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1222 259)  (1222 259)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g0_6
 (25 3)  (1223 259)  (1223 259)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g0_6
 (22 4)  (1220 260)  (1220 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1222 260)  (1222 260)  routing T_23_16.top_op_3 <X> T_23_16.lc_trk_g1_3
 (26 4)  (1224 260)  (1224 260)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 260)  (1226 260)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 260)  (1228 260)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 260)  (1229 260)  routing T_23_16.lc_trk_g0_5 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 260)  (1234 260)  LC_2 Logic Functioning bit
 (37 4)  (1235 260)  (1235 260)  LC_2 Logic Functioning bit
 (38 4)  (1236 260)  (1236 260)  LC_2 Logic Functioning bit
 (39 4)  (1237 260)  (1237 260)  LC_2 Logic Functioning bit
 (40 4)  (1238 260)  (1238 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (21 5)  (1219 261)  (1219 261)  routing T_23_16.top_op_3 <X> T_23_16.lc_trk_g1_3
 (22 5)  (1220 261)  (1220 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1222 261)  (1222 261)  routing T_23_16.top_op_2 <X> T_23_16.lc_trk_g1_2
 (25 5)  (1223 261)  (1223 261)  routing T_23_16.top_op_2 <X> T_23_16.lc_trk_g1_2
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 261)  (1230 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1232 261)  (1232 261)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.input_2_2
 (35 5)  (1233 261)  (1233 261)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.input_2_2
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (40 5)  (1238 261)  (1238 261)  LC_2 Logic Functioning bit
 (41 5)  (1239 261)  (1239 261)  LC_2 Logic Functioning bit
 (42 5)  (1240 261)  (1240 261)  LC_2 Logic Functioning bit
 (43 5)  (1241 261)  (1241 261)  LC_2 Logic Functioning bit
 (17 6)  (1215 262)  (1215 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1224 262)  (1224 262)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (1229 262)  (1229 262)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 262)  (1232 262)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 262)  (1234 262)  LC_3 Logic Functioning bit
 (38 6)  (1236 262)  (1236 262)  LC_3 Logic Functioning bit
 (43 6)  (1241 262)  (1241 262)  LC_3 Logic Functioning bit
 (50 6)  (1248 262)  (1248 262)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (1226 263)  (1226 263)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 263)  (1235 263)  LC_3 Logic Functioning bit
 (39 7)  (1237 263)  (1237 263)  LC_3 Logic Functioning bit
 (42 7)  (1240 263)  (1240 263)  LC_3 Logic Functioning bit
 (26 8)  (1224 264)  (1224 264)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 264)  (1225 264)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 264)  (1231 264)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 264)  (1232 264)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (1238 264)  (1238 264)  LC_4 Logic Functioning bit
 (50 8)  (1248 264)  (1248 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1249 264)  (1249 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (1250 264)  (1250 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (1224 265)  (1224 265)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 265)  (1226 265)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 265)  (1227 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 265)  (1228 265)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (1234 265)  (1234 265)  LC_4 Logic Functioning bit
 (38 9)  (1236 265)  (1236 265)  LC_4 Logic Functioning bit
 (41 9)  (1239 265)  (1239 265)  LC_4 Logic Functioning bit
 (17 10)  (1215 266)  (1215 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1219 266)  (1219 266)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g2_7
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1221 266)  (1221 266)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g2_7
 (25 10)  (1223 266)  (1223 266)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g2_6
 (18 11)  (1216 267)  (1216 267)  routing T_23_16.sp4_r_v_b_37 <X> T_23_16.lc_trk_g2_5
 (21 11)  (1219 267)  (1219 267)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g2_7
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1221 267)  (1221 267)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g2_6
 (25 11)  (1223 267)  (1223 267)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g2_6
 (14 13)  (1212 269)  (1212 269)  routing T_23_16.sp4_r_v_b_40 <X> T_23_16.lc_trk_g3_0
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_26_16

 (3 0)  (1351 256)  (1351 256)  routing T_26_16.sp12_h_r_0 <X> T_26_16.sp12_v_b_0
 (3 1)  (1351 257)  (1351 257)  routing T_26_16.sp12_h_r_0 <X> T_26_16.sp12_v_b_0


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (17 9)  (1743 265)  (1743 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 12)  (1737 268)  (1737 268)  routing T_33_16.span4_vert_b_3 <X> T_33_16.span4_vert_t_15
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_4_15

 (3 0)  (183 240)  (183 240)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_v_b_0


LogicTile_18_15

 (21 2)  (949 242)  (949 242)  routing T_18_15.bnr_op_7 <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (949 243)  (949 243)  routing T_18_15.bnr_op_7 <X> T_18_15.lc_trk_g0_7
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 244)  (952 244)  routing T_18_15.bot_op_3 <X> T_18_15.lc_trk_g1_3
 (14 8)  (942 248)  (942 248)  routing T_18_15.rgt_op_0 <X> T_18_15.lc_trk_g2_0
 (15 8)  (943 248)  (943 248)  routing T_18_15.rgt_op_1 <X> T_18_15.lc_trk_g2_1
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 248)  (946 248)  routing T_18_15.rgt_op_1 <X> T_18_15.lc_trk_g2_1
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (40 8)  (968 248)  (968 248)  LC_4 Logic Functioning bit
 (42 8)  (970 248)  (970 248)  LC_4 Logic Functioning bit
 (46 8)  (974 248)  (974 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (975 248)  (975 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (980 248)  (980 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (943 249)  (943 249)  routing T_18_15.rgt_op_0 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (15 12)  (943 252)  (943 252)  routing T_18_15.sp4_v_t_28 <X> T_18_15.lc_trk_g3_1
 (16 12)  (944 252)  (944 252)  routing T_18_15.sp4_v_t_28 <X> T_18_15.lc_trk_g3_1
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.tnl_op_3 <X> T_18_15.lc_trk_g3_3
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 252)  (959 252)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (51 12)  (979 252)  (979 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (981 252)  (981 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (949 253)  (949 253)  routing T_18_15.tnl_op_3 <X> T_18_15.lc_trk_g3_3
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 253)  (955 253)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 253)  (960 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 253)  (961 253)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.input_2_6
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (25 14)  (953 254)  (953 254)  routing T_18_15.sp4_v_b_38 <X> T_18_15.lc_trk_g3_6
 (26 14)  (954 254)  (954 254)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (968 254)  (968 254)  LC_7 Logic Functioning bit
 (42 14)  (970 254)  (970 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (47 14)  (975 254)  (975 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (978 254)  (978 254)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 255)  (951 255)  routing T_18_15.sp4_v_b_38 <X> T_18_15.lc_trk_g3_6
 (25 15)  (953 255)  (953 255)  routing T_18_15.sp4_v_b_38 <X> T_18_15.lc_trk_g3_6
 (26 15)  (954 255)  (954 255)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 240)  (1000 240)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g0_1
 (27 0)  (1009 240)  (1009 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (39 0)  (1021 240)  (1021 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (42 0)  (1024 240)  (1024 240)  LC_0 Logic Functioning bit
 (44 0)  (1026 240)  (1026 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (41 1)  (1023 241)  (1023 241)  LC_0 Logic Functioning bit
 (42 1)  (1024 241)  (1024 241)  LC_0 Logic Functioning bit
 (49 1)  (1031 241)  (1031 241)  Carry_In_Mux bit 

 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (42 2)  (1024 242)  (1024 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp4_h_r_4 <X> T_19_15.lc_trk_g0_4
 (15 3)  (997 243)  (997 243)  routing T_19_15.sp4_h_r_4 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_h_r_4 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (43 3)  (1025 243)  (1025 243)  LC_1 Logic Functioning bit
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 244)  (1006 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (0 5)  (982 245)  (982 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 245)  (1003 245)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (6 12)  (988 252)  (988 252)  routing T_19_15.sp4_h_r_4 <X> T_19_15.sp4_v_b_9
 (14 12)  (996 252)  (996 252)  routing T_19_15.wire_logic_cluster/lc_0/out <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 255)  (983 255)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 3)  (1037 243)  (1037 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 8)  (1040 248)  (1040 248)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_v_b_6
 (6 8)  (1042 248)  (1042 248)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_v_b_6
 (15 8)  (1051 248)  (1051 248)  routing T_20_15.rgt_op_1 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 248)  (1054 248)  routing T_20_15.rgt_op_1 <X> T_20_15.lc_trk_g2_1
 (5 9)  (1041 249)  (1041 249)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_v_b_6
 (4 10)  (1040 250)  (1040 250)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_43
 (6 10)  (1042 250)  (1042 250)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_43
 (21 10)  (1057 250)  (1057 250)  routing T_20_15.wire_logic_cluster/lc_7/out <X> T_20_15.lc_trk_g2_7
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (1041 251)  (1041 251)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_43
 (8 11)  (1044 251)  (1044 251)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_42
 (9 11)  (1045 251)  (1045 251)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_42
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp4_v_t_12 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 252)  (1054 252)  routing T_20_15.sp4_v_t_12 <X> T_20_15.lc_trk_g3_1
 (28 12)  (1064 252)  (1064 252)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 252)  (1071 252)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.input_2_6
 (40 12)  (1076 252)  (1076 252)  LC_6 Logic Functioning bit
 (41 12)  (1077 252)  (1077 252)  LC_6 Logic Functioning bit
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 253)  (1066 253)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 253)  (1068 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 253)  (1069 253)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.input_2_6
 (34 13)  (1070 253)  (1070 253)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.input_2_6
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (40 13)  (1076 253)  (1076 253)  LC_6 Logic Functioning bit
 (41 13)  (1077 253)  (1077 253)  LC_6 Logic Functioning bit
 (15 14)  (1051 254)  (1051 254)  routing T_20_15.rgt_op_5 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 254)  (1054 254)  routing T_20_15.rgt_op_5 <X> T_20_15.lc_trk_g3_5
 (26 14)  (1062 254)  (1062 254)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 254)  (1063 254)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 254)  (1064 254)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 254)  (1067 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 254)  (1069 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 254)  (1070 254)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (45 14)  (1081 254)  (1081 254)  LC_7 Logic Functioning bit
 (47 14)  (1083 254)  (1083 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (1062 255)  (1062 255)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 255)  (1064 255)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 255)  (1068 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1069 255)  (1069 255)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.input_2_7
 (36 15)  (1072 255)  (1072 255)  LC_7 Logic Functioning bit
 (46 15)  (1082 255)  (1082 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (1083 255)  (1083 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_21_15

 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1116 242)  (1116 242)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 242)  (1123 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 242)  (1124 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 242)  (1127 242)  LC_1 Logic Functioning bit
 (39 2)  (1129 242)  (1129 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (46 2)  (1136 242)  (1136 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1090 243)  (1090 243)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (27 3)  (1117 243)  (1117 243)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 243)  (1118 243)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 243)  (1121 243)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 243)  (1126 243)  LC_1 Logic Functioning bit
 (37 3)  (1127 243)  (1127 243)  LC_1 Logic Functioning bit
 (38 3)  (1128 243)  (1128 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (41 3)  (1131 243)  (1131 243)  LC_1 Logic Functioning bit
 (43 3)  (1133 243)  (1133 243)  LC_1 Logic Functioning bit
 (11 4)  (1101 244)  (1101 244)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (13 4)  (1103 244)  (1103 244)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (12 5)  (1102 245)  (1102 245)  routing T_21_15.sp4_h_l_46 <X> T_21_15.sp4_v_b_5
 (16 6)  (1106 246)  (1106 246)  routing T_21_15.sp4_v_b_5 <X> T_21_15.lc_trk_g1_5
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1108 246)  (1108 246)  routing T_21_15.sp4_v_b_5 <X> T_21_15.lc_trk_g1_5
 (17 8)  (1107 248)  (1107 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1108 249)  (1108 249)  routing T_21_15.sp4_r_v_b_33 <X> T_21_15.lc_trk_g2_1
 (27 10)  (1117 250)  (1117 250)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 250)  (1120 250)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 250)  (1123 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 250)  (1124 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (39 10)  (1129 250)  (1129 250)  LC_5 Logic Functioning bit
 (41 10)  (1131 250)  (1131 250)  LC_5 Logic Functioning bit
 (43 10)  (1133 250)  (1133 250)  LC_5 Logic Functioning bit
 (45 10)  (1135 250)  (1135 250)  LC_5 Logic Functioning bit
 (47 10)  (1137 250)  (1137 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (1118 251)  (1118 251)  routing T_21_15.lc_trk_g2_1 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 251)  (1122 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1123 251)  (1123 251)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.input_2_5
 (34 11)  (1124 251)  (1124 251)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.input_2_5
 (36 11)  (1126 251)  (1126 251)  LC_5 Logic Functioning bit
 (38 11)  (1128 251)  (1128 251)  LC_5 Logic Functioning bit
 (39 11)  (1129 251)  (1129 251)  LC_5 Logic Functioning bit
 (41 11)  (1131 251)  (1131 251)  LC_5 Logic Functioning bit
 (43 11)  (1133 251)  (1133 251)  LC_5 Logic Functioning bit
 (14 12)  (1104 252)  (1104 252)  routing T_21_15.rgt_op_0 <X> T_21_15.lc_trk_g3_0
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.wire_logic_cluster/lc_1/out <X> T_21_15.lc_trk_g3_1
 (19 12)  (1109 252)  (1109 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (15 13)  (1105 253)  (1105 253)  routing T_21_15.rgt_op_0 <X> T_21_15.lc_trk_g3_0
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 254)  (1108 254)  routing T_21_15.wire_logic_cluster/lc_5/out <X> T_21_15.lc_trk_g3_5
 (21 14)  (1111 254)  (1111 254)  routing T_21_15.rgt_op_7 <X> T_21_15.lc_trk_g3_7
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1114 254)  (1114 254)  routing T_21_15.rgt_op_7 <X> T_21_15.lc_trk_g3_7
 (0 15)  (1090 255)  (1090 255)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 255)  (1091 255)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (1107 255)  (1107 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_22_15

 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 240)  (1177 240)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (37 0)  (1181 240)  (1181 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (39 0)  (1183 240)  (1183 240)  LC_0 Logic Functioning bit
 (41 0)  (1185 240)  (1185 240)  LC_0 Logic Functioning bit
 (43 0)  (1187 240)  (1187 240)  LC_0 Logic Functioning bit
 (26 1)  (1170 241)  (1170 241)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 241)  (1175 241)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (38 1)  (1182 241)  (1182 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (40 1)  (1184 241)  (1184 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (15 4)  (1159 244)  (1159 244)  routing T_22_15.lft_op_1 <X> T_22_15.lc_trk_g1_1
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1162 244)  (1162 244)  routing T_22_15.lft_op_1 <X> T_22_15.lc_trk_g1_1
 (25 10)  (1169 250)  (1169 250)  routing T_22_15.sp4_v_b_30 <X> T_22_15.lc_trk_g2_6
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp4_v_b_30 <X> T_22_15.lc_trk_g2_6
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1168 253)  (1168 253)  routing T_22_15.tnr_op_2 <X> T_22_15.lc_trk_g3_2
 (27 14)  (1171 254)  (1171 254)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 254)  (1175 254)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 254)  (1180 254)  LC_7 Logic Functioning bit
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (40 14)  (1184 254)  (1184 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (42 14)  (1186 254)  (1186 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (26 15)  (1170 255)  (1170 255)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 255)  (1171 255)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 255)  (1172 255)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (1184 255)  (1184 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (22 1)  (1220 241)  (1220 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1222 241)  (1222 241)  routing T_23_15.top_op_2 <X> T_23_15.lc_trk_g0_2
 (25 1)  (1223 241)  (1223 241)  routing T_23_15.top_op_2 <X> T_23_15.lc_trk_g0_2
 (16 2)  (1214 242)  (1214 242)  routing T_23_15.sp12_h_r_13 <X> T_23_15.lc_trk_g0_5
 (17 2)  (1215 242)  (1215 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (1223 242)  (1223 242)  routing T_23_15.sp12_h_l_5 <X> T_23_15.lc_trk_g0_6
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (1239 242)  (1239 242)  LC_1 Logic Functioning bit
 (43 2)  (1241 242)  (1241 242)  LC_1 Logic Functioning bit
 (22 3)  (1220 243)  (1220 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1222 243)  (1222 243)  routing T_23_15.sp12_h_l_5 <X> T_23_15.lc_trk_g0_6
 (25 3)  (1223 243)  (1223 243)  routing T_23_15.sp12_h_l_5 <X> T_23_15.lc_trk_g0_6
 (27 3)  (1225 243)  (1225 243)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 243)  (1226 243)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 243)  (1227 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 243)  (1229 243)  routing T_23_15.lc_trk_g0_2 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (1238 243)  (1238 243)  LC_1 Logic Functioning bit
 (42 3)  (1240 243)  (1240 243)  LC_1 Logic Functioning bit
 (26 4)  (1224 244)  (1224 244)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 244)  (1227 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 244)  (1228 244)  routing T_23_15.lc_trk_g0_5 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 244)  (1231 244)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 244)  (1232 244)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (1237 244)  (1237 244)  LC_2 Logic Functioning bit
 (40 4)  (1238 244)  (1238 244)  LC_2 Logic Functioning bit
 (42 4)  (1240 244)  (1240 244)  LC_2 Logic Functioning bit
 (50 4)  (1248 244)  (1248 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1250 244)  (1250 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1224 245)  (1224 245)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 245)  (1227 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 245)  (1229 245)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 245)  (1235 245)  LC_2 Logic Functioning bit
 (39 5)  (1237 245)  (1237 245)  LC_2 Logic Functioning bit
 (40 5)  (1238 245)  (1238 245)  LC_2 Logic Functioning bit
 (42 5)  (1240 245)  (1240 245)  LC_2 Logic Functioning bit
 (5 7)  (1203 247)  (1203 247)  routing T_23_15.sp4_h_l_38 <X> T_23_15.sp4_v_t_38
 (25 12)  (1223 252)  (1223 252)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g3_2
 (13 13)  (1211 253)  (1211 253)  routing T_23_15.sp4_v_t_43 <X> T_23_15.sp4_h_r_11
 (17 13)  (1215 253)  (1215 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1220 253)  (1220 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1221 253)  (1221 253)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g3_2
 (24 13)  (1222 253)  (1222 253)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g3_2
 (25 13)  (1223 253)  (1223 253)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g3_2
 (13 14)  (1211 254)  (1211 254)  routing T_23_15.sp4_h_r_11 <X> T_23_15.sp4_v_t_46
 (12 15)  (1210 255)  (1210 255)  routing T_23_15.sp4_h_r_11 <X> T_23_15.sp4_v_t_46


LogicTile_24_15

 (6 2)  (1258 242)  (1258 242)  routing T_24_15.sp4_h_l_42 <X> T_24_15.sp4_v_t_37
 (11 6)  (1263 246)  (1263 246)  routing T_24_15.sp4_h_l_37 <X> T_24_15.sp4_v_t_40


LogicTile_28_15

 (27 0)  (1483 240)  (1483 240)  routing T_28_15.lc_trk_g1_0 <X> T_28_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 240)  (1485 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 240)  (1488 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 240)  (1492 240)  LC_0 Logic Functioning bit
 (39 0)  (1495 240)  (1495 240)  LC_0 Logic Functioning bit
 (41 0)  (1497 240)  (1497 240)  LC_0 Logic Functioning bit
 (42 0)  (1498 240)  (1498 240)  LC_0 Logic Functioning bit
 (45 0)  (1501 240)  (1501 240)  LC_0 Logic Functioning bit
 (36 1)  (1492 241)  (1492 241)  LC_0 Logic Functioning bit
 (39 1)  (1495 241)  (1495 241)  LC_0 Logic Functioning bit
 (41 1)  (1497 241)  (1497 241)  LC_0 Logic Functioning bit
 (42 1)  (1498 241)  (1498 241)  LC_0 Logic Functioning bit
 (49 1)  (1505 241)  (1505 241)  Carry_In_Mux bit 

 (53 1)  (1509 241)  (1509 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1456 242)  (1456 242)  routing T_28_15.glb_netwk_3 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 242)  (1458 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1456 243)  (1456 243)  routing T_28_15.glb_netwk_3 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (14 4)  (1470 244)  (1470 244)  routing T_28_15.wire_logic_cluster/lc_0/out <X> T_28_15.lc_trk_g1_0
 (17 5)  (1473 245)  (1473 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


LogicTile_13_14

 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp12_h_l_17 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp12_h_l_17 <X> T_13_14.lc_trk_g0_2
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (47 12)  (701 236)  (701 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (25 14)  (679 238)  (679 238)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g3_6
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_14

 (15 0)  (831 224)  (831 224)  routing T_16_14.sp12_h_r_1 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (834 224)  (834 224)  routing T_16_14.sp12_h_r_1 <X> T_16_14.lc_trk_g0_1
 (18 1)  (834 225)  (834 225)  routing T_16_14.sp12_h_r_1 <X> T_16_14.lc_trk_g0_1
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (52 2)  (868 226)  (868 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (47 3)  (863 227)  (863 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 228)  (839 228)  routing T_16_14.sp12_h_r_11 <X> T_16_14.lc_trk_g1_3
 (3 10)  (819 234)  (819 234)  routing T_16_14.sp12_h_r_1 <X> T_16_14.sp12_h_l_22
 (3 11)  (819 235)  (819 235)  routing T_16_14.sp12_h_r_1 <X> T_16_14.sp12_h_l_22


LogicTile_18_14

 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (42 4)  (970 228)  (970 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 229)  (955 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 229)  (960 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 229)  (961 229)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.input_2_2
 (35 5)  (963 229)  (963 229)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.input_2_2
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (50 6)  (978 230)  (978 230)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (15 8)  (943 232)  (943 232)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g2_1
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 232)  (946 232)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g2_1
 (25 8)  (953 232)  (953 232)  routing T_18_14.rgt_op_2 <X> T_18_14.lc_trk_g2_2
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.rgt_op_2 <X> T_18_14.lc_trk_g2_2
 (25 10)  (953 234)  (953 234)  routing T_18_14.rgt_op_6 <X> T_18_14.lc_trk_g2_6
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 235)  (952 235)  routing T_18_14.rgt_op_6 <X> T_18_14.lc_trk_g2_6
 (14 12)  (942 236)  (942 236)  routing T_18_14.rgt_op_0 <X> T_18_14.lc_trk_g3_0
 (21 12)  (949 236)  (949 236)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g3_3
 (15 13)  (943 237)  (943 237)  routing T_18_14.rgt_op_0 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (14 14)  (942 238)  (942 238)  routing T_18_14.rgt_op_4 <X> T_18_14.lc_trk_g3_4
 (15 14)  (943 238)  (943 238)  routing T_18_14.rgt_op_5 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.rgt_op_5 <X> T_18_14.lc_trk_g3_5
 (8 15)  (936 239)  (936 239)  routing T_18_14.sp4_h_l_47 <X> T_18_14.sp4_v_t_47
 (15 15)  (943 239)  (943 239)  routing T_18_14.rgt_op_4 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_19_14

 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (41 0)  (1023 224)  (1023 224)  LC_0 Logic Functioning bit
 (42 0)  (1024 224)  (1024 224)  LC_0 Logic Functioning bit
 (44 0)  (1026 224)  (1026 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (41 1)  (1023 225)  (1023 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (50 1)  (1032 225)  (1032 225)  Carry_In_Mux bit 

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 226)  (1018 226)  LC_1 Logic Functioning bit
 (39 2)  (1021 226)  (1021 226)  LC_1 Logic Functioning bit
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (42 2)  (1024 226)  (1024 226)  LC_1 Logic Functioning bit
 (44 2)  (1026 226)  (1026 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (15 3)  (997 227)  (997 227)  routing T_19_14.sp4_v_t_9 <X> T_19_14.lc_trk_g0_4
 (16 3)  (998 227)  (998 227)  routing T_19_14.sp4_v_t_9 <X> T_19_14.lc_trk_g0_4
 (17 3)  (999 227)  (999 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (1018 227)  (1018 227)  LC_1 Logic Functioning bit
 (39 3)  (1021 227)  (1021 227)  LC_1 Logic Functioning bit
 (41 3)  (1023 227)  (1023 227)  LC_1 Logic Functioning bit
 (42 3)  (1024 227)  (1024 227)  LC_1 Logic Functioning bit
 (0 4)  (982 228)  (982 228)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 228)  (1003 228)  routing T_19_14.wire_logic_cluster/lc_3/out <X> T_19_14.lc_trk_g1_3
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 228)  (1007 228)  routing T_19_14.wire_logic_cluster/lc_2/out <X> T_19_14.lc_trk_g1_2
 (27 4)  (1009 228)  (1009 228)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (41 4)  (1023 228)  (1023 228)  LC_2 Logic Functioning bit
 (42 4)  (1024 228)  (1024 228)  LC_2 Logic Functioning bit
 (44 4)  (1026 228)  (1026 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (39 5)  (1021 229)  (1021 229)  LC_2 Logic Functioning bit
 (41 5)  (1023 229)  (1023 229)  LC_2 Logic Functioning bit
 (42 5)  (1024 229)  (1024 229)  LC_2 Logic Functioning bit
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.wire_logic_cluster/lc_5/out <X> T_19_14.lc_trk_g1_5
 (25 6)  (1007 230)  (1007 230)  routing T_19_14.wire_logic_cluster/lc_6/out <X> T_19_14.lc_trk_g1_6
 (27 6)  (1009 230)  (1009 230)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (39 6)  (1021 230)  (1021 230)  LC_3 Logic Functioning bit
 (41 6)  (1023 230)  (1023 230)  LC_3 Logic Functioning bit
 (42 6)  (1024 230)  (1024 230)  LC_3 Logic Functioning bit
 (44 6)  (1026 230)  (1026 230)  LC_3 Logic Functioning bit
 (45 6)  (1027 230)  (1027 230)  LC_3 Logic Functioning bit
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 231)  (1018 231)  LC_3 Logic Functioning bit
 (39 7)  (1021 231)  (1021 231)  LC_3 Logic Functioning bit
 (41 7)  (1023 231)  (1023 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (27 8)  (1009 232)  (1009 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 232)  (1012 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (39 8)  (1021 232)  (1021 232)  LC_4 Logic Functioning bit
 (41 8)  (1023 232)  (1023 232)  LC_4 Logic Functioning bit
 (42 8)  (1024 232)  (1024 232)  LC_4 Logic Functioning bit
 (44 8)  (1026 232)  (1026 232)  LC_4 Logic Functioning bit
 (45 8)  (1027 232)  (1027 232)  LC_4 Logic Functioning bit
 (36 9)  (1018 233)  (1018 233)  LC_4 Logic Functioning bit
 (39 9)  (1021 233)  (1021 233)  LC_4 Logic Functioning bit
 (41 9)  (1023 233)  (1023 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (27 10)  (1009 234)  (1009 234)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 234)  (1012 234)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (39 10)  (1021 234)  (1021 234)  LC_5 Logic Functioning bit
 (41 10)  (1023 234)  (1023 234)  LC_5 Logic Functioning bit
 (42 10)  (1024 234)  (1024 234)  LC_5 Logic Functioning bit
 (44 10)  (1026 234)  (1026 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (36 11)  (1018 235)  (1018 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (41 11)  (1023 235)  (1023 235)  LC_5 Logic Functioning bit
 (42 11)  (1024 235)  (1024 235)  LC_5 Logic Functioning bit
 (14 12)  (996 236)  (996 236)  routing T_19_14.wire_logic_cluster/lc_0/out <X> T_19_14.lc_trk_g3_0
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.wire_logic_cluster/lc_1/out <X> T_19_14.lc_trk_g3_1
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (42 12)  (1024 236)  (1024 236)  LC_6 Logic Functioning bit
 (44 12)  (1026 236)  (1026 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 237)  (1012 237)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (39 13)  (1021 237)  (1021 237)  LC_6 Logic Functioning bit
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 238)  (996 238)  routing T_19_14.wire_logic_cluster/lc_4/out <X> T_19_14.lc_trk_g3_4
 (21 14)  (1003 238)  (1003 238)  routing T_19_14.wire_logic_cluster/lc_7/out <X> T_19_14.lc_trk_g3_7
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 238)  (1009 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (39 14)  (1021 238)  (1021 238)  LC_7 Logic Functioning bit
 (41 14)  (1023 238)  (1023 238)  LC_7 Logic Functioning bit
 (42 14)  (1024 238)  (1024 238)  LC_7 Logic Functioning bit
 (44 14)  (1026 238)  (1026 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (1 15)  (983 239)  (983 239)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 239)  (1018 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit
 (41 15)  (1023 239)  (1023 239)  LC_7 Logic Functioning bit
 (42 15)  (1024 239)  (1024 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (8 3)  (1044 227)  (1044 227)  routing T_20_14.sp4_h_r_7 <X> T_20_14.sp4_v_t_36
 (9 3)  (1045 227)  (1045 227)  routing T_20_14.sp4_h_r_7 <X> T_20_14.sp4_v_t_36
 (10 3)  (1046 227)  (1046 227)  routing T_20_14.sp4_h_r_7 <X> T_20_14.sp4_v_t_36
 (22 3)  (1058 227)  (1058 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1060 227)  (1060 227)  routing T_20_14.top_op_6 <X> T_20_14.lc_trk_g0_6
 (25 3)  (1061 227)  (1061 227)  routing T_20_14.top_op_6 <X> T_20_14.lc_trk_g0_6
 (22 6)  (1058 230)  (1058 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1060 230)  (1060 230)  routing T_20_14.top_op_7 <X> T_20_14.lc_trk_g1_7
 (21 7)  (1057 231)  (1057 231)  routing T_20_14.top_op_7 <X> T_20_14.lc_trk_g1_7
 (15 10)  (1051 234)  (1051 234)  routing T_20_14.tnr_op_5 <X> T_20_14.lc_trk_g2_5
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 12)  (1062 236)  (1062 236)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 236)  (1063 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 236)  (1064 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 236)  (1066 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 236)  (1067 236)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 236)  (1071 236)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_6
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (45 12)  (1081 236)  (1081 236)  LC_6 Logic Functioning bit
 (47 12)  (1083 236)  (1083 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1062 237)  (1062 237)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 237)  (1065 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 237)  (1066 237)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 237)  (1068 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1070 237)  (1070 237)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_6
 (35 13)  (1071 237)  (1071 237)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_6
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (39 13)  (1075 237)  (1075 237)  LC_6 Logic Functioning bit
 (41 13)  (1077 237)  (1077 237)  LC_6 Logic Functioning bit
 (43 13)  (1079 237)  (1079 237)  LC_6 Logic Functioning bit
 (25 14)  (1061 238)  (1061 238)  routing T_20_14.wire_logic_cluster/lc_6/out <X> T_20_14.lc_trk_g3_6
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_21_14

 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 226)  (1115 226)  routing T_21_14.lft_op_6 <X> T_21_14.lc_trk_g0_6
 (28 2)  (1118 226)  (1118 226)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 226)  (1120 226)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 226)  (1121 226)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (39 2)  (1129 226)  (1129 226)  LC_1 Logic Functioning bit
 (45 2)  (1135 226)  (1135 226)  LC_1 Logic Functioning bit
 (46 2)  (1136 226)  (1136 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1137 226)  (1137 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1142 226)  (1142 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1112 227)  (1112 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 227)  (1114 227)  routing T_21_14.lft_op_6 <X> T_21_14.lc_trk_g0_6
 (30 3)  (1120 227)  (1120 227)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 227)  (1121 227)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (39 3)  (1129 227)  (1129 227)  LC_1 Logic Functioning bit
 (47 3)  (1137 227)  (1137 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 10)  (1115 234)  (1115 234)  routing T_21_14.wire_logic_cluster/lc_6/out <X> T_21_14.lc_trk_g2_6
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1116 236)  (1116 236)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (36 12)  (1126 236)  (1126 236)  LC_6 Logic Functioning bit
 (38 12)  (1128 236)  (1128 236)  LC_6 Logic Functioning bit
 (41 12)  (1131 236)  (1131 236)  LC_6 Logic Functioning bit
 (43 12)  (1133 236)  (1133 236)  LC_6 Logic Functioning bit
 (45 12)  (1135 236)  (1135 236)  LC_6 Logic Functioning bit
 (26 13)  (1116 237)  (1116 237)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 237)  (1119 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 237)  (1127 237)  LC_6 Logic Functioning bit
 (39 13)  (1129 237)  (1129 237)  LC_6 Logic Functioning bit
 (40 13)  (1130 237)  (1130 237)  LC_6 Logic Functioning bit
 (42 13)  (1132 237)  (1132 237)  LC_6 Logic Functioning bit


LogicTile_23_14

 (8 15)  (1206 239)  (1206 239)  routing T_23_14.sp4_h_l_47 <X> T_23_14.sp4_v_t_47


LogicTile_28_14

 (27 0)  (1483 224)  (1483 224)  routing T_28_14.lc_trk_g3_0 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 224)  (1484 224)  routing T_28_14.lc_trk_g3_0 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 224)  (1485 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 224)  (1488 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 224)  (1492 224)  LC_0 Logic Functioning bit
 (39 0)  (1495 224)  (1495 224)  LC_0 Logic Functioning bit
 (41 0)  (1497 224)  (1497 224)  LC_0 Logic Functioning bit
 (42 0)  (1498 224)  (1498 224)  LC_0 Logic Functioning bit
 (44 0)  (1500 224)  (1500 224)  LC_0 Logic Functioning bit
 (45 0)  (1501 224)  (1501 224)  LC_0 Logic Functioning bit
 (36 1)  (1492 225)  (1492 225)  LC_0 Logic Functioning bit
 (39 1)  (1495 225)  (1495 225)  LC_0 Logic Functioning bit
 (41 1)  (1497 225)  (1497 225)  LC_0 Logic Functioning bit
 (42 1)  (1498 225)  (1498 225)  LC_0 Logic Functioning bit
 (49 1)  (1505 225)  (1505 225)  Carry_In_Mux bit 

 (0 2)  (1456 226)  (1456 226)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 226)  (1458 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 226)  (1483 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 226)  (1484 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 226)  (1485 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 226)  (1488 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 226)  (1492 226)  LC_1 Logic Functioning bit
 (39 2)  (1495 226)  (1495 226)  LC_1 Logic Functioning bit
 (41 2)  (1497 226)  (1497 226)  LC_1 Logic Functioning bit
 (42 2)  (1498 226)  (1498 226)  LC_1 Logic Functioning bit
 (44 2)  (1500 226)  (1500 226)  LC_1 Logic Functioning bit
 (45 2)  (1501 226)  (1501 226)  LC_1 Logic Functioning bit
 (0 3)  (1456 227)  (1456 227)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 227)  (1492 227)  LC_1 Logic Functioning bit
 (39 3)  (1495 227)  (1495 227)  LC_1 Logic Functioning bit
 (41 3)  (1497 227)  (1497 227)  LC_1 Logic Functioning bit
 (42 3)  (1498 227)  (1498 227)  LC_1 Logic Functioning bit
 (21 4)  (1477 228)  (1477 228)  routing T_28_14.wire_logic_cluster/lc_3/out <X> T_28_14.lc_trk_g1_3
 (22 4)  (1478 228)  (1478 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 228)  (1481 228)  routing T_28_14.wire_logic_cluster/lc_2/out <X> T_28_14.lc_trk_g1_2
 (27 4)  (1483 228)  (1483 228)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 228)  (1485 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 228)  (1488 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 228)  (1492 228)  LC_2 Logic Functioning bit
 (39 4)  (1495 228)  (1495 228)  LC_2 Logic Functioning bit
 (41 4)  (1497 228)  (1497 228)  LC_2 Logic Functioning bit
 (42 4)  (1498 228)  (1498 228)  LC_2 Logic Functioning bit
 (44 4)  (1500 228)  (1500 228)  LC_2 Logic Functioning bit
 (45 4)  (1501 228)  (1501 228)  LC_2 Logic Functioning bit
 (22 5)  (1478 229)  (1478 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 229)  (1486 229)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 229)  (1492 229)  LC_2 Logic Functioning bit
 (39 5)  (1495 229)  (1495 229)  LC_2 Logic Functioning bit
 (41 5)  (1497 229)  (1497 229)  LC_2 Logic Functioning bit
 (42 5)  (1498 229)  (1498 229)  LC_2 Logic Functioning bit
 (17 6)  (1473 230)  (1473 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 230)  (1474 230)  routing T_28_14.wire_logic_cluster/lc_5/out <X> T_28_14.lc_trk_g1_5
 (25 6)  (1481 230)  (1481 230)  routing T_28_14.wire_logic_cluster/lc_6/out <X> T_28_14.lc_trk_g1_6
 (27 6)  (1483 230)  (1483 230)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 230)  (1485 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 230)  (1488 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 230)  (1492 230)  LC_3 Logic Functioning bit
 (39 6)  (1495 230)  (1495 230)  LC_3 Logic Functioning bit
 (41 6)  (1497 230)  (1497 230)  LC_3 Logic Functioning bit
 (42 6)  (1498 230)  (1498 230)  LC_3 Logic Functioning bit
 (44 6)  (1500 230)  (1500 230)  LC_3 Logic Functioning bit
 (45 6)  (1501 230)  (1501 230)  LC_3 Logic Functioning bit
 (22 7)  (1478 231)  (1478 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 231)  (1486 231)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 231)  (1492 231)  LC_3 Logic Functioning bit
 (39 7)  (1495 231)  (1495 231)  LC_3 Logic Functioning bit
 (41 7)  (1497 231)  (1497 231)  LC_3 Logic Functioning bit
 (42 7)  (1498 231)  (1498 231)  LC_3 Logic Functioning bit
 (27 8)  (1483 232)  (1483 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 232)  (1484 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 232)  (1485 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 232)  (1486 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 232)  (1488 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 232)  (1492 232)  LC_4 Logic Functioning bit
 (39 8)  (1495 232)  (1495 232)  LC_4 Logic Functioning bit
 (41 8)  (1497 232)  (1497 232)  LC_4 Logic Functioning bit
 (42 8)  (1498 232)  (1498 232)  LC_4 Logic Functioning bit
 (44 8)  (1500 232)  (1500 232)  LC_4 Logic Functioning bit
 (45 8)  (1501 232)  (1501 232)  LC_4 Logic Functioning bit
 (36 9)  (1492 233)  (1492 233)  LC_4 Logic Functioning bit
 (39 9)  (1495 233)  (1495 233)  LC_4 Logic Functioning bit
 (41 9)  (1497 233)  (1497 233)  LC_4 Logic Functioning bit
 (42 9)  (1498 233)  (1498 233)  LC_4 Logic Functioning bit
 (27 10)  (1483 234)  (1483 234)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 234)  (1485 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 234)  (1486 234)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 234)  (1488 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 234)  (1492 234)  LC_5 Logic Functioning bit
 (39 10)  (1495 234)  (1495 234)  LC_5 Logic Functioning bit
 (41 10)  (1497 234)  (1497 234)  LC_5 Logic Functioning bit
 (42 10)  (1498 234)  (1498 234)  LC_5 Logic Functioning bit
 (44 10)  (1500 234)  (1500 234)  LC_5 Logic Functioning bit
 (45 10)  (1501 234)  (1501 234)  LC_5 Logic Functioning bit
 (36 11)  (1492 235)  (1492 235)  LC_5 Logic Functioning bit
 (39 11)  (1495 235)  (1495 235)  LC_5 Logic Functioning bit
 (41 11)  (1497 235)  (1497 235)  LC_5 Logic Functioning bit
 (42 11)  (1498 235)  (1498 235)  LC_5 Logic Functioning bit
 (14 12)  (1470 236)  (1470 236)  routing T_28_14.wire_logic_cluster/lc_0/out <X> T_28_14.lc_trk_g3_0
 (17 12)  (1473 236)  (1473 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 236)  (1474 236)  routing T_28_14.wire_logic_cluster/lc_1/out <X> T_28_14.lc_trk_g3_1
 (27 12)  (1483 236)  (1483 236)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 236)  (1485 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 236)  (1486 236)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 236)  (1488 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 236)  (1492 236)  LC_6 Logic Functioning bit
 (39 12)  (1495 236)  (1495 236)  LC_6 Logic Functioning bit
 (41 12)  (1497 236)  (1497 236)  LC_6 Logic Functioning bit
 (42 12)  (1498 236)  (1498 236)  LC_6 Logic Functioning bit
 (44 12)  (1500 236)  (1500 236)  LC_6 Logic Functioning bit
 (45 12)  (1501 236)  (1501 236)  LC_6 Logic Functioning bit
 (17 13)  (1473 237)  (1473 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 237)  (1486 237)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 237)  (1492 237)  LC_6 Logic Functioning bit
 (39 13)  (1495 237)  (1495 237)  LC_6 Logic Functioning bit
 (41 13)  (1497 237)  (1497 237)  LC_6 Logic Functioning bit
 (42 13)  (1498 237)  (1498 237)  LC_6 Logic Functioning bit
 (14 14)  (1470 238)  (1470 238)  routing T_28_14.wire_logic_cluster/lc_4/out <X> T_28_14.lc_trk_g3_4
 (21 14)  (1477 238)  (1477 238)  routing T_28_14.wire_logic_cluster/lc_7/out <X> T_28_14.lc_trk_g3_7
 (22 14)  (1478 238)  (1478 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 238)  (1483 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 238)  (1484 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 238)  (1485 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 238)  (1486 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 238)  (1488 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 238)  (1492 238)  LC_7 Logic Functioning bit
 (39 14)  (1495 238)  (1495 238)  LC_7 Logic Functioning bit
 (41 14)  (1497 238)  (1497 238)  LC_7 Logic Functioning bit
 (42 14)  (1498 238)  (1498 238)  LC_7 Logic Functioning bit
 (44 14)  (1500 238)  (1500 238)  LC_7 Logic Functioning bit
 (45 14)  (1501 238)  (1501 238)  LC_7 Logic Functioning bit
 (17 15)  (1473 239)  (1473 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 239)  (1486 239)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 239)  (1492 239)  LC_7 Logic Functioning bit
 (39 15)  (1495 239)  (1495 239)  LC_7 Logic Functioning bit
 (41 15)  (1497 239)  (1497 239)  LC_7 Logic Functioning bit
 (42 15)  (1498 239)  (1498 239)  LC_7 Logic Functioning bit


LogicTile_30_14

 (3 1)  (1567 225)  (1567 225)  routing T_30_14.sp12_h_l_23 <X> T_30_14.sp12_v_b_0


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


LogicTile_22_13

 (4 10)  (1148 218)  (1148 218)  routing T_22_13.sp4_h_r_0 <X> T_22_13.sp4_v_t_43
 (6 10)  (1150 218)  (1150 218)  routing T_22_13.sp4_h_r_0 <X> T_22_13.sp4_v_t_43
 (5 11)  (1149 219)  (1149 219)  routing T_22_13.sp4_h_r_0 <X> T_22_13.sp4_v_t_43


LogicTile_24_13

 (0 2)  (1252 210)  (1252 210)  routing T_24_13.glb_netwk_3 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 211)  (1252 211)  routing T_24_13.glb_netwk_3 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (36 8)  (1288 216)  (1288 216)  LC_4 Logic Functioning bit
 (38 8)  (1290 216)  (1290 216)  LC_4 Logic Functioning bit
 (41 8)  (1293 216)  (1293 216)  LC_4 Logic Functioning bit
 (43 8)  (1295 216)  (1295 216)  LC_4 Logic Functioning bit
 (45 8)  (1297 216)  (1297 216)  LC_4 Logic Functioning bit
 (46 8)  (1298 216)  (1298 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1303 216)  (1303 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1279 217)  (1279 217)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 217)  (1280 217)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 217)  (1281 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 217)  (1289 217)  LC_4 Logic Functioning bit
 (39 9)  (1291 217)  (1291 217)  LC_4 Logic Functioning bit
 (40 9)  (1292 217)  (1292 217)  LC_4 Logic Functioning bit
 (42 9)  (1294 217)  (1294 217)  LC_4 Logic Functioning bit
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_28_13

 (27 0)  (1483 208)  (1483 208)  routing T_28_13.lc_trk_g3_0 <X> T_28_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 208)  (1484 208)  routing T_28_13.lc_trk_g3_0 <X> T_28_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 208)  (1485 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 208)  (1488 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 208)  (1492 208)  LC_0 Logic Functioning bit
 (39 0)  (1495 208)  (1495 208)  LC_0 Logic Functioning bit
 (41 0)  (1497 208)  (1497 208)  LC_0 Logic Functioning bit
 (42 0)  (1498 208)  (1498 208)  LC_0 Logic Functioning bit
 (44 0)  (1500 208)  (1500 208)  LC_0 Logic Functioning bit
 (45 0)  (1501 208)  (1501 208)  LC_0 Logic Functioning bit
 (36 1)  (1492 209)  (1492 209)  LC_0 Logic Functioning bit
 (39 1)  (1495 209)  (1495 209)  LC_0 Logic Functioning bit
 (41 1)  (1497 209)  (1497 209)  LC_0 Logic Functioning bit
 (42 1)  (1498 209)  (1498 209)  LC_0 Logic Functioning bit
 (49 1)  (1505 209)  (1505 209)  Carry_In_Mux bit 

 (0 2)  (1456 210)  (1456 210)  routing T_28_13.glb_netwk_3 <X> T_28_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 210)  (1458 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 210)  (1483 210)  routing T_28_13.lc_trk_g3_1 <X> T_28_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 210)  (1484 210)  routing T_28_13.lc_trk_g3_1 <X> T_28_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 210)  (1485 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 210)  (1488 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 210)  (1492 210)  LC_1 Logic Functioning bit
 (39 2)  (1495 210)  (1495 210)  LC_1 Logic Functioning bit
 (41 2)  (1497 210)  (1497 210)  LC_1 Logic Functioning bit
 (42 2)  (1498 210)  (1498 210)  LC_1 Logic Functioning bit
 (44 2)  (1500 210)  (1500 210)  LC_1 Logic Functioning bit
 (45 2)  (1501 210)  (1501 210)  LC_1 Logic Functioning bit
 (0 3)  (1456 211)  (1456 211)  routing T_28_13.glb_netwk_3 <X> T_28_13.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 211)  (1492 211)  LC_1 Logic Functioning bit
 (39 3)  (1495 211)  (1495 211)  LC_1 Logic Functioning bit
 (41 3)  (1497 211)  (1497 211)  LC_1 Logic Functioning bit
 (42 3)  (1498 211)  (1498 211)  LC_1 Logic Functioning bit
 (21 4)  (1477 212)  (1477 212)  routing T_28_13.wire_logic_cluster/lc_3/out <X> T_28_13.lc_trk_g1_3
 (22 4)  (1478 212)  (1478 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 212)  (1481 212)  routing T_28_13.wire_logic_cluster/lc_2/out <X> T_28_13.lc_trk_g1_2
 (27 4)  (1483 212)  (1483 212)  routing T_28_13.lc_trk_g1_2 <X> T_28_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 212)  (1485 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 212)  (1488 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 212)  (1492 212)  LC_2 Logic Functioning bit
 (39 4)  (1495 212)  (1495 212)  LC_2 Logic Functioning bit
 (41 4)  (1497 212)  (1497 212)  LC_2 Logic Functioning bit
 (42 4)  (1498 212)  (1498 212)  LC_2 Logic Functioning bit
 (44 4)  (1500 212)  (1500 212)  LC_2 Logic Functioning bit
 (45 4)  (1501 212)  (1501 212)  LC_2 Logic Functioning bit
 (22 5)  (1478 213)  (1478 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 213)  (1486 213)  routing T_28_13.lc_trk_g1_2 <X> T_28_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 213)  (1492 213)  LC_2 Logic Functioning bit
 (39 5)  (1495 213)  (1495 213)  LC_2 Logic Functioning bit
 (41 5)  (1497 213)  (1497 213)  LC_2 Logic Functioning bit
 (42 5)  (1498 213)  (1498 213)  LC_2 Logic Functioning bit
 (17 6)  (1473 214)  (1473 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 214)  (1474 214)  routing T_28_13.wire_logic_cluster/lc_5/out <X> T_28_13.lc_trk_g1_5
 (25 6)  (1481 214)  (1481 214)  routing T_28_13.wire_logic_cluster/lc_6/out <X> T_28_13.lc_trk_g1_6
 (27 6)  (1483 214)  (1483 214)  routing T_28_13.lc_trk_g1_3 <X> T_28_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 214)  (1485 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 214)  (1488 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 214)  (1492 214)  LC_3 Logic Functioning bit
 (39 6)  (1495 214)  (1495 214)  LC_3 Logic Functioning bit
 (41 6)  (1497 214)  (1497 214)  LC_3 Logic Functioning bit
 (42 6)  (1498 214)  (1498 214)  LC_3 Logic Functioning bit
 (44 6)  (1500 214)  (1500 214)  LC_3 Logic Functioning bit
 (45 6)  (1501 214)  (1501 214)  LC_3 Logic Functioning bit
 (22 7)  (1478 215)  (1478 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 215)  (1486 215)  routing T_28_13.lc_trk_g1_3 <X> T_28_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 215)  (1492 215)  LC_3 Logic Functioning bit
 (39 7)  (1495 215)  (1495 215)  LC_3 Logic Functioning bit
 (41 7)  (1497 215)  (1497 215)  LC_3 Logic Functioning bit
 (42 7)  (1498 215)  (1498 215)  LC_3 Logic Functioning bit
 (27 8)  (1483 216)  (1483 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 216)  (1484 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 216)  (1485 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 216)  (1486 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 216)  (1488 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 216)  (1492 216)  LC_4 Logic Functioning bit
 (39 8)  (1495 216)  (1495 216)  LC_4 Logic Functioning bit
 (41 8)  (1497 216)  (1497 216)  LC_4 Logic Functioning bit
 (42 8)  (1498 216)  (1498 216)  LC_4 Logic Functioning bit
 (44 8)  (1500 216)  (1500 216)  LC_4 Logic Functioning bit
 (45 8)  (1501 216)  (1501 216)  LC_4 Logic Functioning bit
 (36 9)  (1492 217)  (1492 217)  LC_4 Logic Functioning bit
 (39 9)  (1495 217)  (1495 217)  LC_4 Logic Functioning bit
 (41 9)  (1497 217)  (1497 217)  LC_4 Logic Functioning bit
 (42 9)  (1498 217)  (1498 217)  LC_4 Logic Functioning bit
 (27 10)  (1483 218)  (1483 218)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 218)  (1485 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 218)  (1486 218)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 218)  (1488 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 218)  (1492 218)  LC_5 Logic Functioning bit
 (39 10)  (1495 218)  (1495 218)  LC_5 Logic Functioning bit
 (41 10)  (1497 218)  (1497 218)  LC_5 Logic Functioning bit
 (42 10)  (1498 218)  (1498 218)  LC_5 Logic Functioning bit
 (44 10)  (1500 218)  (1500 218)  LC_5 Logic Functioning bit
 (45 10)  (1501 218)  (1501 218)  LC_5 Logic Functioning bit
 (36 11)  (1492 219)  (1492 219)  LC_5 Logic Functioning bit
 (39 11)  (1495 219)  (1495 219)  LC_5 Logic Functioning bit
 (41 11)  (1497 219)  (1497 219)  LC_5 Logic Functioning bit
 (42 11)  (1498 219)  (1498 219)  LC_5 Logic Functioning bit
 (14 12)  (1470 220)  (1470 220)  routing T_28_13.wire_logic_cluster/lc_0/out <X> T_28_13.lc_trk_g3_0
 (17 12)  (1473 220)  (1473 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 220)  (1474 220)  routing T_28_13.wire_logic_cluster/lc_1/out <X> T_28_13.lc_trk_g3_1
 (27 12)  (1483 220)  (1483 220)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 220)  (1485 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 220)  (1486 220)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 220)  (1488 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 220)  (1492 220)  LC_6 Logic Functioning bit
 (39 12)  (1495 220)  (1495 220)  LC_6 Logic Functioning bit
 (41 12)  (1497 220)  (1497 220)  LC_6 Logic Functioning bit
 (42 12)  (1498 220)  (1498 220)  LC_6 Logic Functioning bit
 (44 12)  (1500 220)  (1500 220)  LC_6 Logic Functioning bit
 (45 12)  (1501 220)  (1501 220)  LC_6 Logic Functioning bit
 (17 13)  (1473 221)  (1473 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 221)  (1486 221)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 221)  (1492 221)  LC_6 Logic Functioning bit
 (39 13)  (1495 221)  (1495 221)  LC_6 Logic Functioning bit
 (41 13)  (1497 221)  (1497 221)  LC_6 Logic Functioning bit
 (42 13)  (1498 221)  (1498 221)  LC_6 Logic Functioning bit
 (14 14)  (1470 222)  (1470 222)  routing T_28_13.wire_logic_cluster/lc_4/out <X> T_28_13.lc_trk_g3_4
 (21 14)  (1477 222)  (1477 222)  routing T_28_13.wire_logic_cluster/lc_7/out <X> T_28_13.lc_trk_g3_7
 (22 14)  (1478 222)  (1478 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 222)  (1483 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 222)  (1484 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 222)  (1485 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 222)  (1486 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 222)  (1488 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 222)  (1492 222)  LC_7 Logic Functioning bit
 (39 14)  (1495 222)  (1495 222)  LC_7 Logic Functioning bit
 (41 14)  (1497 222)  (1497 222)  LC_7 Logic Functioning bit
 (42 14)  (1498 222)  (1498 222)  LC_7 Logic Functioning bit
 (44 14)  (1500 222)  (1500 222)  LC_7 Logic Functioning bit
 (45 14)  (1501 222)  (1501 222)  LC_7 Logic Functioning bit
 (17 15)  (1473 223)  (1473 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 223)  (1486 223)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 223)  (1492 223)  LC_7 Logic Functioning bit
 (39 15)  (1495 223)  (1495 223)  LC_7 Logic Functioning bit
 (41 15)  (1497 223)  (1497 223)  LC_7 Logic Functioning bit
 (42 15)  (1498 223)  (1498 223)  LC_7 Logic Functioning bit


LogicTile_29_13

 (6 0)  (1516 208)  (1516 208)  routing T_29_13.sp4_v_t_44 <X> T_29_13.sp4_v_b_0
 (5 1)  (1515 209)  (1515 209)  routing T_29_13.sp4_v_t_44 <X> T_29_13.sp4_v_b_0


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_11_12

 (3 14)  (549 206)  (549 206)  routing T_11_12.sp12_h_r_1 <X> T_11_12.sp12_v_t_22
 (3 15)  (549 207)  (549 207)  routing T_11_12.sp12_h_r_1 <X> T_11_12.sp12_v_t_22


LogicTile_12_12

 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (40 10)  (640 202)  (640 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (47 10)  (647 202)  (647 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (648 202)  (648 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (652 202)  (652 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (38 11)  (638 203)  (638 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (40 11)  (640 203)  (640 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (46 11)  (646 203)  (646 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_15_12

 (3 13)  (765 205)  (765 205)  routing T_15_12.sp12_h_l_22 <X> T_15_12.sp12_h_r_1


LogicTile_16_12

 (4 9)  (820 201)  (820 201)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_h_r_6
 (6 9)  (822 201)  (822 201)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_h_r_6


LogicTile_20_12

 (4 8)  (1040 200)  (1040 200)  routing T_20_12.sp4_h_l_43 <X> T_20_12.sp4_v_b_6
 (5 9)  (1041 201)  (1041 201)  routing T_20_12.sp4_h_l_43 <X> T_20_12.sp4_v_b_6


LogicTile_23_12

 (3 13)  (1201 205)  (1201 205)  routing T_23_12.sp12_h_l_22 <X> T_23_12.sp12_h_r_1


LogicTile_27_12

 (3 15)  (1405 207)  (1405 207)  routing T_27_12.sp12_h_l_22 <X> T_27_12.sp12_v_t_22


LogicTile_28_12

 (27 0)  (1483 192)  (1483 192)  routing T_28_12.lc_trk_g3_0 <X> T_28_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 192)  (1484 192)  routing T_28_12.lc_trk_g3_0 <X> T_28_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 192)  (1485 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 192)  (1488 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 192)  (1492 192)  LC_0 Logic Functioning bit
 (39 0)  (1495 192)  (1495 192)  LC_0 Logic Functioning bit
 (41 0)  (1497 192)  (1497 192)  LC_0 Logic Functioning bit
 (42 0)  (1498 192)  (1498 192)  LC_0 Logic Functioning bit
 (44 0)  (1500 192)  (1500 192)  LC_0 Logic Functioning bit
 (45 0)  (1501 192)  (1501 192)  LC_0 Logic Functioning bit
 (36 1)  (1492 193)  (1492 193)  LC_0 Logic Functioning bit
 (39 1)  (1495 193)  (1495 193)  LC_0 Logic Functioning bit
 (41 1)  (1497 193)  (1497 193)  LC_0 Logic Functioning bit
 (42 1)  (1498 193)  (1498 193)  LC_0 Logic Functioning bit
 (50 1)  (1506 193)  (1506 193)  Carry_In_Mux bit 

 (0 2)  (1456 194)  (1456 194)  routing T_28_12.glb_netwk_3 <X> T_28_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 194)  (1458 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 194)  (1483 194)  routing T_28_12.lc_trk_g3_1 <X> T_28_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 194)  (1484 194)  routing T_28_12.lc_trk_g3_1 <X> T_28_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 194)  (1485 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 194)  (1488 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 194)  (1492 194)  LC_1 Logic Functioning bit
 (39 2)  (1495 194)  (1495 194)  LC_1 Logic Functioning bit
 (41 2)  (1497 194)  (1497 194)  LC_1 Logic Functioning bit
 (42 2)  (1498 194)  (1498 194)  LC_1 Logic Functioning bit
 (44 2)  (1500 194)  (1500 194)  LC_1 Logic Functioning bit
 (45 2)  (1501 194)  (1501 194)  LC_1 Logic Functioning bit
 (0 3)  (1456 195)  (1456 195)  routing T_28_12.glb_netwk_3 <X> T_28_12.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 195)  (1492 195)  LC_1 Logic Functioning bit
 (39 3)  (1495 195)  (1495 195)  LC_1 Logic Functioning bit
 (41 3)  (1497 195)  (1497 195)  LC_1 Logic Functioning bit
 (42 3)  (1498 195)  (1498 195)  LC_1 Logic Functioning bit
 (21 4)  (1477 196)  (1477 196)  routing T_28_12.wire_logic_cluster/lc_3/out <X> T_28_12.lc_trk_g1_3
 (22 4)  (1478 196)  (1478 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 196)  (1481 196)  routing T_28_12.wire_logic_cluster/lc_2/out <X> T_28_12.lc_trk_g1_2
 (27 4)  (1483 196)  (1483 196)  routing T_28_12.lc_trk_g1_2 <X> T_28_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 196)  (1485 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 196)  (1488 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 196)  (1492 196)  LC_2 Logic Functioning bit
 (39 4)  (1495 196)  (1495 196)  LC_2 Logic Functioning bit
 (41 4)  (1497 196)  (1497 196)  LC_2 Logic Functioning bit
 (42 4)  (1498 196)  (1498 196)  LC_2 Logic Functioning bit
 (44 4)  (1500 196)  (1500 196)  LC_2 Logic Functioning bit
 (45 4)  (1501 196)  (1501 196)  LC_2 Logic Functioning bit
 (22 5)  (1478 197)  (1478 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 197)  (1486 197)  routing T_28_12.lc_trk_g1_2 <X> T_28_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 197)  (1492 197)  LC_2 Logic Functioning bit
 (39 5)  (1495 197)  (1495 197)  LC_2 Logic Functioning bit
 (41 5)  (1497 197)  (1497 197)  LC_2 Logic Functioning bit
 (42 5)  (1498 197)  (1498 197)  LC_2 Logic Functioning bit
 (17 6)  (1473 198)  (1473 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 198)  (1474 198)  routing T_28_12.wire_logic_cluster/lc_5/out <X> T_28_12.lc_trk_g1_5
 (25 6)  (1481 198)  (1481 198)  routing T_28_12.wire_logic_cluster/lc_6/out <X> T_28_12.lc_trk_g1_6
 (27 6)  (1483 198)  (1483 198)  routing T_28_12.lc_trk_g1_3 <X> T_28_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 198)  (1485 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 198)  (1488 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 198)  (1492 198)  LC_3 Logic Functioning bit
 (39 6)  (1495 198)  (1495 198)  LC_3 Logic Functioning bit
 (41 6)  (1497 198)  (1497 198)  LC_3 Logic Functioning bit
 (42 6)  (1498 198)  (1498 198)  LC_3 Logic Functioning bit
 (44 6)  (1500 198)  (1500 198)  LC_3 Logic Functioning bit
 (45 6)  (1501 198)  (1501 198)  LC_3 Logic Functioning bit
 (22 7)  (1478 199)  (1478 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 199)  (1486 199)  routing T_28_12.lc_trk_g1_3 <X> T_28_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 199)  (1492 199)  LC_3 Logic Functioning bit
 (39 7)  (1495 199)  (1495 199)  LC_3 Logic Functioning bit
 (41 7)  (1497 199)  (1497 199)  LC_3 Logic Functioning bit
 (42 7)  (1498 199)  (1498 199)  LC_3 Logic Functioning bit
 (27 8)  (1483 200)  (1483 200)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 200)  (1484 200)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 200)  (1485 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 200)  (1486 200)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 200)  (1488 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 200)  (1492 200)  LC_4 Logic Functioning bit
 (39 8)  (1495 200)  (1495 200)  LC_4 Logic Functioning bit
 (41 8)  (1497 200)  (1497 200)  LC_4 Logic Functioning bit
 (42 8)  (1498 200)  (1498 200)  LC_4 Logic Functioning bit
 (44 8)  (1500 200)  (1500 200)  LC_4 Logic Functioning bit
 (45 8)  (1501 200)  (1501 200)  LC_4 Logic Functioning bit
 (36 9)  (1492 201)  (1492 201)  LC_4 Logic Functioning bit
 (39 9)  (1495 201)  (1495 201)  LC_4 Logic Functioning bit
 (41 9)  (1497 201)  (1497 201)  LC_4 Logic Functioning bit
 (42 9)  (1498 201)  (1498 201)  LC_4 Logic Functioning bit
 (27 10)  (1483 202)  (1483 202)  routing T_28_12.lc_trk_g1_5 <X> T_28_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 202)  (1485 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 202)  (1486 202)  routing T_28_12.lc_trk_g1_5 <X> T_28_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 202)  (1488 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 202)  (1492 202)  LC_5 Logic Functioning bit
 (39 10)  (1495 202)  (1495 202)  LC_5 Logic Functioning bit
 (41 10)  (1497 202)  (1497 202)  LC_5 Logic Functioning bit
 (42 10)  (1498 202)  (1498 202)  LC_5 Logic Functioning bit
 (44 10)  (1500 202)  (1500 202)  LC_5 Logic Functioning bit
 (45 10)  (1501 202)  (1501 202)  LC_5 Logic Functioning bit
 (36 11)  (1492 203)  (1492 203)  LC_5 Logic Functioning bit
 (39 11)  (1495 203)  (1495 203)  LC_5 Logic Functioning bit
 (41 11)  (1497 203)  (1497 203)  LC_5 Logic Functioning bit
 (42 11)  (1498 203)  (1498 203)  LC_5 Logic Functioning bit
 (14 12)  (1470 204)  (1470 204)  routing T_28_12.wire_logic_cluster/lc_0/out <X> T_28_12.lc_trk_g3_0
 (17 12)  (1473 204)  (1473 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 204)  (1474 204)  routing T_28_12.wire_logic_cluster/lc_1/out <X> T_28_12.lc_trk_g3_1
 (27 12)  (1483 204)  (1483 204)  routing T_28_12.lc_trk_g1_6 <X> T_28_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 204)  (1485 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 204)  (1486 204)  routing T_28_12.lc_trk_g1_6 <X> T_28_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 204)  (1488 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 204)  (1492 204)  LC_6 Logic Functioning bit
 (39 12)  (1495 204)  (1495 204)  LC_6 Logic Functioning bit
 (41 12)  (1497 204)  (1497 204)  LC_6 Logic Functioning bit
 (42 12)  (1498 204)  (1498 204)  LC_6 Logic Functioning bit
 (44 12)  (1500 204)  (1500 204)  LC_6 Logic Functioning bit
 (45 12)  (1501 204)  (1501 204)  LC_6 Logic Functioning bit
 (17 13)  (1473 205)  (1473 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 205)  (1486 205)  routing T_28_12.lc_trk_g1_6 <X> T_28_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 205)  (1492 205)  LC_6 Logic Functioning bit
 (39 13)  (1495 205)  (1495 205)  LC_6 Logic Functioning bit
 (41 13)  (1497 205)  (1497 205)  LC_6 Logic Functioning bit
 (42 13)  (1498 205)  (1498 205)  LC_6 Logic Functioning bit
 (14 14)  (1470 206)  (1470 206)  routing T_28_12.wire_logic_cluster/lc_4/out <X> T_28_12.lc_trk_g3_4
 (21 14)  (1477 206)  (1477 206)  routing T_28_12.wire_logic_cluster/lc_7/out <X> T_28_12.lc_trk_g3_7
 (22 14)  (1478 206)  (1478 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 206)  (1483 206)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 206)  (1484 206)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 206)  (1485 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 206)  (1486 206)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 206)  (1488 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 206)  (1492 206)  LC_7 Logic Functioning bit
 (39 14)  (1495 206)  (1495 206)  LC_7 Logic Functioning bit
 (41 14)  (1497 206)  (1497 206)  LC_7 Logic Functioning bit
 (42 14)  (1498 206)  (1498 206)  LC_7 Logic Functioning bit
 (44 14)  (1500 206)  (1500 206)  LC_7 Logic Functioning bit
 (45 14)  (1501 206)  (1501 206)  LC_7 Logic Functioning bit
 (17 15)  (1473 207)  (1473 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 207)  (1486 207)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 207)  (1492 207)  LC_7 Logic Functioning bit
 (39 15)  (1495 207)  (1495 207)  LC_7 Logic Functioning bit
 (41 15)  (1497 207)  (1497 207)  LC_7 Logic Functioning bit
 (42 15)  (1498 207)  (1498 207)  LC_7 Logic Functioning bit


LogicTile_30_12

 (2 6)  (1566 198)  (1566 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_12

 (12 12)  (1738 204)  (1738 204)  routing T_33_12.span4_horz_43 <X> T_33_12.span4_vert_t_15


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit


LogicTile_16_11

 (3 12)  (819 188)  (819 188)  routing T_16_11.sp12_v_t_22 <X> T_16_11.sp12_h_r_1


LogicTile_27_11

 (2 14)  (1404 190)  (1404 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_11

 (9 0)  (1573 176)  (1573 176)  routing T_30_11.sp4_h_l_47 <X> T_30_11.sp4_h_r_1
 (10 0)  (1574 176)  (1574 176)  routing T_30_11.sp4_h_l_47 <X> T_30_11.sp4_h_r_1


IO_Tile_33_11

 (13 1)  (1739 177)  (1739 177)  routing T_33_11.span4_horz_25 <X> T_33_11.span4_vert_b_0


RAM_Tile_25_10

 (8 7)  (1314 167)  (1314 167)  routing T_25_10.sp4_h_r_4 <X> T_25_10.sp4_v_t_41
 (9 7)  (1315 167)  (1315 167)  routing T_25_10.sp4_h_r_4 <X> T_25_10.sp4_v_t_41


LogicTile_27_10

 (0 2)  (1402 162)  (1402 162)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 162)  (1404 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1402 163)  (1402 163)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (22 4)  (1424 164)  (1424 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1423 165)  (1423 165)  routing T_27_10.sp4_r_v_b_27 <X> T_27_10.lc_trk_g1_3
 (36 12)  (1438 172)  (1438 172)  LC_6 Logic Functioning bit
 (38 12)  (1440 172)  (1440 172)  LC_6 Logic Functioning bit
 (41 12)  (1443 172)  (1443 172)  LC_6 Logic Functioning bit
 (43 12)  (1445 172)  (1445 172)  LC_6 Logic Functioning bit
 (45 12)  (1447 172)  (1447 172)  LC_6 Logic Functioning bit
 (46 12)  (1448 172)  (1448 172)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (1428 173)  (1428 173)  routing T_27_10.lc_trk_g1_3 <X> T_27_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (1429 173)  (1429 173)  routing T_27_10.lc_trk_g1_3 <X> T_27_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1431 173)  (1431 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1439 173)  (1439 173)  LC_6 Logic Functioning bit
 (39 13)  (1441 173)  (1441 173)  LC_6 Logic Functioning bit
 (40 13)  (1442 173)  (1442 173)  LC_6 Logic Functioning bit
 (42 13)  (1444 173)  (1444 173)  LC_6 Logic Functioning bit


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 173)  (1730 173)  routing T_33_10.span4_vert_b_4 <X> T_33_10.lc_trk_g1_4
 (5 13)  (1731 173)  (1731 173)  routing T_33_10.span4_vert_b_4 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9



LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_9



LogicTile_24_9

 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9

 (7 10)  (1409 154)  (1409 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_28_9

 (7 10)  (1463 154)  (1463 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_9

 (5 0)  (1515 144)  (1515 144)  routing T_29_9.sp4_v_t_37 <X> T_29_9.sp4_h_r_0
 (6 4)  (1516 148)  (1516 148)  routing T_29_9.sp4_v_t_37 <X> T_29_9.sp4_v_b_3
 (5 5)  (1515 149)  (1515 149)  routing T_29_9.sp4_v_t_37 <X> T_29_9.sp4_v_b_3


LogicTile_30_9

 (19 4)  (1583 148)  (1583 148)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (13 7)  (1739 151)  (1739 151)  routing T_33_9.span4_horz_37 <X> T_33_9.span4_vert_b_2


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (3 4)  (877 132)  (877 132)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_r_0


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (4 8)  (1040 136)  (1040 136)  routing T_20_8.sp4_v_t_43 <X> T_20_8.sp4_v_b_6


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 12)  (1404 140)  (1404 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_8

 (4 6)  (1460 134)  (1460 134)  routing T_28_8.sp4_h_r_3 <X> T_28_8.sp4_v_t_38
 (5 7)  (1461 135)  (1461 135)  routing T_28_8.sp4_h_r_3 <X> T_28_8.sp4_v_t_38


LogicTile_29_8



LogicTile_30_8

 (8 8)  (1572 136)  (1572 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7
 (10 8)  (1574 136)  (1574 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7


LogicTile_31_8



LogicTile_32_8

 (4 7)  (1676 135)  (1676 135)  routing T_32_8.sp4_v_b_10 <X> T_32_8.sp4_h_l_38


IO_Tile_33_8

 (9 2)  (1735 130)  (1735 130)  Column buffer control bit: IORIGHT_half_column_clock_enable_3

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1


LogicTile_18_7

 (3 4)  (931 116)  (931 116)  routing T_18_7.sp12_v_t_23 <X> T_18_7.sp12_h_r_0


LogicTile_30_7

 (3 1)  (1567 113)  (1567 113)  routing T_30_7.sp12_h_l_23 <X> T_30_7.sp12_v_b_0
 (19 11)  (1583 123)  (1583 123)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_30_6

 (4 13)  (1568 109)  (1568 109)  routing T_30_6.sp4_v_t_41 <X> T_30_6.sp4_h_r_9


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g0_1
 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_33 <X> T_33_6.lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 102)  (1730 102)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_6_5

 (3 4)  (291 84)  (291 84)  routing T_6_5.sp12_v_t_23 <X> T_6_5.sp12_h_r_0


LogicTile_18_5

 (3 5)  (931 85)  (931 85)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_h_r_0


LogicTile_29_5

 (6 8)  (1516 88)  (1516 88)  routing T_29_5.sp4_v_t_38 <X> T_29_5.sp4_v_b_6
 (5 9)  (1515 89)  (1515 89)  routing T_29_5.sp4_v_t_38 <X> T_29_5.sp4_v_b_6


LogicTile_30_5

 (3 5)  (1567 85)  (1567 85)  routing T_30_5.sp12_h_l_23 <X> T_30_5.sp12_h_r_0


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_13_4

 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_4

 (11 0)  (1047 64)  (1047 64)  routing T_20_4.sp4_v_t_43 <X> T_20_4.sp4_v_b_2
 (13 0)  (1049 64)  (1049 64)  routing T_20_4.sp4_v_t_43 <X> T_20_4.sp4_v_b_2


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_v_t_23 <X> T_26_4.sp12_h_l_23


LogicTile_30_4

 (19 2)  (1583 66)  (1583 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (12 12)  (1576 76)  (1576 76)  routing T_30_4.sp4_v_t_46 <X> T_30_4.sp4_h_r_11


LogicTile_32_4

 (8 15)  (1680 79)  (1680 79)  routing T_32_4.sp4_h_r_4 <X> T_32_4.sp4_v_t_47
 (9 15)  (1681 79)  (1681 79)  routing T_32_4.sp4_h_r_4 <X> T_32_4.sp4_v_t_47
 (10 15)  (1682 79)  (1682 79)  routing T_32_4.sp4_h_r_4 <X> T_32_4.sp4_v_t_47


IO_Tile_33_4

 (17 0)  (1743 64)  (1743 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 73)  (1726 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (5 10)  (1731 74)  (1731 74)  routing T_33_4.span4_horz_35 <X> T_33_4.lc_trk_g1_3
 (6 10)  (1732 74)  (1732 74)  routing T_33_4.span4_horz_35 <X> T_33_4.lc_trk_g1_3
 (7 10)  (1733 74)  (1733 74)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 74)  (1734 74)  routing T_33_4.span4_horz_35 <X> T_33_4.lc_trk_g1_3
 (14 10)  (1740 74)  (1740 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/cen
 (15 10)  (1741 74)  (1741 74)  Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_5 wire_io_cluster/io_1/cen
 (14 11)  (1740 75)  (1740 75)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/cen
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (12 14)  (1738 78)  (1738 78)  routing T_33_4.glb_netwk_3 <X> T_33_4.wire_io_cluster/io_1/outclk
 (12 15)  (1738 79)  (1738 79)  routing T_33_4.glb_netwk_3 <X> T_33_4.wire_io_cluster/io_1/outclk
 (15 15)  (1741 79)  (1741 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_3 wire_io_cluster/io_1/outclk


LogicTile_4_3

 (3 4)  (183 52)  (183 52)  routing T_4_3.sp12_v_t_23 <X> T_4_3.sp12_h_r_0


LogicTile_16_3

 (3 5)  (819 53)  (819 53)  routing T_16_3.sp12_h_l_23 <X> T_16_3.sp12_h_r_0


LogicTile_26_3

 (2 12)  (1350 60)  (1350 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_3

 (13 12)  (1523 60)  (1523 60)  routing T_29_3.sp4_h_l_46 <X> T_29_3.sp4_v_b_11
 (12 13)  (1522 61)  (1522 61)  routing T_29_3.sp4_h_l_46 <X> T_29_3.sp4_v_b_11


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_29_1

 (4 8)  (1514 24)  (1514 24)  routing T_29_1.sp4_v_t_43 <X> T_29_1.sp4_v_b_6


LogicTile_30_1

 (10 8)  (1574 24)  (1574 24)  routing T_30_1.sp4_v_t_39 <X> T_30_1.sp4_h_r_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (16 0)  (184 15)  (184 15)  IOB_0 IO Functioning bit
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 4)  (185 11)  (185 11)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (17 14)  (185 0)  (185 0)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (17 14)  (347 0)  (347 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (17 4)  (401 11)  (401 11)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (5 2)  (671 12)  (671 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (8 3)  (674 13)  (674 13)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (2 0)  (734 15)  (734 15)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_1

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (3 0)  (789 15)  (789 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_2

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 4)  (821 11)  (821 11)  IOB_0 IO Functioning bit
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (17 14)  (821 0)  (821 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 4)  (879 11)  (879 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (17 14)  (1149 0)  (1149 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 4)  (1257 11)  (1257 11)  IOB_0 IO Functioning bit
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (17 14)  (1257 0)  (1257 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (17 4)  (1311 11)  (1311 11)  IOB_0 IO Functioning bit
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 4)  (1461 11)  (1461 11)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (16 0)  (1514 15)  (1514 15)  IOB_0 IO Functioning bit
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1527 12)  (1527 12)  routing T_29_0.span4_vert_35 <X> T_29_0.lc_trk_g0_3
 (6 2)  (1528 12)  (1528 12)  routing T_29_0.span4_vert_35 <X> T_29_0.lc_trk_g0_3
 (7 2)  (1529 12)  (1529 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1530 12)  (1530 12)  routing T_29_0.span4_vert_35 <X> T_29_0.lc_trk_g0_3
 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (13 4)  (1545 11)  (1545 11)  routing T_29_0.lc_trk_g0_6 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 11)  (1514 11)  IOB_0 IO Functioning bit
 (12 5)  (1544 10)  (1544 10)  routing T_29_0.lc_trk_g0_6 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 10)  (1545 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (4 6)  (1526 8)  (1526 8)  routing T_29_0.span4_vert_6 <X> T_29_0.lc_trk_g0_6
 (6 7)  (1528 9)  (1528 9)  routing T_29_0.span4_vert_6 <X> T_29_0.lc_trk_g0_6
 (7 7)  (1529 9)  (1529 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_3 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit

