
soc_system_ec.elf:     file format elf32-littlenios2
soc_system_ec.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000180

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000012a4 memsz 0x000012a4 flags r-x
    LOAD off    0x000022c4 vaddr 0x000012c4 paddr 0x000023d8 align 2**12
         filesz 0x00001114 memsz 0x00001114 flags rw-
    LOAD off    0x000034ec vaddr 0x000034ec paddr 0x000034ec align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000010cc  00000180  00000180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000078  0000124c  0000124c  0000224c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001114  000012c4  000023d8  000022c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  000034ec  000034ec  000034ec  2**2
                  ALLOC, SMALL_DATA
  6 .RAM          00000000  0000360c  0000360c  000033d8  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000033d8  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000440  00000000  00000000  00003400  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000043dc  00000000  00000000  00003840  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001cd1  00000000  00000000  00007c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00001d2c  00000000  00000000  000098ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000690  00000000  00000000  0000b61c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000016ed  00000000  00000000  0000bcac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001728  00000000  00000000  0000d399  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0000eac4  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000258  00000000  00000000  0000eb08  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00010592  2**0
                  CONTENTS, READONLY
 18 .cpu          00000006  00000000  00000000  00010595  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001059b  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001059c  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000009  00000000  00000000  0001059d  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000009  00000000  00000000  000105a6  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000009  00000000  00000000  000105af  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 0000000a  00000000  00000000  000105b8  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000020  00000000  00000000  000105c2  2**0
                  CONTENTS, READONLY
 26 .jdi          00004909  00000000  00000000  000105e2  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     0004d276  00000000  00000000  00014eeb  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000180 l    d  .text	00000000 .text
0000124c l    d  .rodata	00000000 .rodata
000012c4 l    d  .rwdata	00000000 .rwdata
000034ec l    d  .bss	00000000 .bss
0000360c l    d  .RAM	00000000 .RAM
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../soc_system_ec_bsp//obj/HAL/src/crt0.o
000001b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world_small.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000012f4 l     O .rwdata	00000030 AUDIO_CONFIG
000012c4 l     O .rwdata	00000030 AUDIO
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000007ac l     F .text	00000048 altera_avalon_jtag_uart_timeout
000007f4 l     F .text	000000e8 altera_avalon_jtag_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_up_avalon_audio.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00000ec8 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00003504 g     O .bss	00000004 alt_instruction_exception_handler
00000554 g     F .text	0000002c alt_main
0000350c g     O .bss	00000100 alt_irq
000023d8 g       *ABS*	00000000 __flash_rwdata_start
00000b98 g     F .text	00000020 alt_up_audio_read_fifo_avail
00000c24 g     F .text	00000024 alt_up_audio_record_r
00000b74 g     F .text	00000024 alt_up_audio_reset_audio_core
00001134 g     F .text	00000008 altera_nios2_gen2_irq_init
00000000 g     F .entry	0000000c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00003508 g     O .bss	00000004 errno
00000b60 g     F .text	00000014 alt_up_audio_write_interrupt_pending
000034f0 g     O .bss	00000004 alt_argv
0000a3b4 g       *ABS*	00000000 _gp
00000738 g     F .text	00000004 usleep
0000235c g     O .rwdata	00000030 alt_fd_list
00000f3c g     F .text	00000074 alt_find_dev
000011e0 g     F .text	00000028 memcpy
0000113c g     F .text	00000074 alt_exception_cause_generated_bad_addr
00000d8c g     F .text	00000018 alt_up_audio_read_fifo_head
000003b8 g     F .text	00000064 .hidden __udivsi3
000023b4 g     O .rwdata	00000004 alt_max_fd
00000da4 g     F .text	00000018 alt_up_audio_write_fifo_head
00000fb4 g     F .text	00000094 alt_irq_register
0000360c g       *ABS*	00000000 __bss_end
0000107c g     F .text	000000b8 alt_tick
00000aec g     F .text	00000008 alt_up_audio_open_dev
00000d00 g     F .text	00000068 alt_up_audio_play_r
00001048 g     F .text	00000034 alt_alarm_stop
000034f8 g     O .bss	00000004 alt_irq_active
000000fc g     F .exceptions	00000060 alt_irq_handler
0000238c g     O .rwdata	00000028 alt_dev_null
00000ec4 g     F .text	00000004 alt_dcache_flush_all
000023d8 g       *ABS*	00000000 __ram_rwdata_end
000023b8 g     O .rwdata	00000008 alt_dev_list
00001324 g     O .rwdata	00001038 JTAG_UART
000012c4 g       *ABS*	00000000 __ram_rodata_end
0000041c g     F .text	00000058 .hidden __umodsi3
0000360c g       *ABS*	00000000 end
000008dc g     F .text	00000070 altera_avalon_jtag_uart_init
0000015c g     F .exceptions	00000024 alt_instruction_exception_entry
00008000 g       *ABS*	00000000 __alt_stack_pointer
0000097c g     F .text	00000170 altera_avalon_jtag_uart_write
00000580 g     F .text	00000170 alt_printf
00000180 g     F .text	0000003c _start
00003500 g     O .bss	00000004 _alt_tick_rate
00000cb0 g     F .text	00000050 alt_up_audio_write_fifo
000034fc g     O .bss	00000004 _alt_nticks
0000075c g     F .text	00000050 alt_sys_init
00000bd8 g     F .text	0000004c alt_up_audio_read_fifo
00000b34 g     F .text	00000018 alt_up_audio_disable_write_interrupt
0000094c g     F .text	00000030 altera_avalon_jtag_uart_close
00001224 g     F .text	00000028 .hidden __mulsi3
000012c4 g       *ABS*	00000000 __ram_rwdata_start
0000124c g       *ABS*	00000000 __ram_rodata_start
00000e3c g     F .text	00000088 alt_busy_sleep
00000b20 g     F .text	00000014 alt_up_audio_enable_write_interrupt
000011b0 g     F .text	00000030 memcmp
0000360c g       *ABS*	00000000 __alt_stack_base
00000b08 g     F .text	00000018 alt_up_audio_disable_read_interrupt
00000ed0 g     F .text	0000006c alt_dev_llist_insert
000034ec g       *ABS*	00000000 __bss_start
000001bc g     F .text	00000104 main
00000000 g       *ABS*	00000000 __alt_mem_RAM
00000bb8 g     F .text	00000020 alt_up_audio_write_fifo_space
000034ec g     O .bss	00000004 alt_envp
000023c8 g     O .rwdata	00000004 alt_errno
000002c0 g     F .text	00000084 .hidden __divsi3
0000124c g       *ABS*	00000000 __flash_rodata_start
0000073c g     F .text	00000020 alt_irq_init
000034f4 g     O .bss	00000004 alt_argc
00000020 g       .exceptions	00000000 alt_irq_entry
000023c0 g     O .rwdata	00000008 alt_fs_list
00000c48 g     F .text	00000068 alt_up_audio_record_l
00000020 g       *ABS*	00000000 __ram_exceptions_start
000023d8 g       *ABS*	00000000 _edata
0000360c g       *ABS*	00000000 _end
00000180 g       *ABS*	00000000 __ram_exceptions_end
00000d68 g     F .text	00000024 alt_up_audio_play_l
00000344 g     F .text	00000074 .hidden __modsi3
00008000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
0000000c g       .entry	00000000 _exit
00000dbc g     F .text	00000080 alt_alarm_start
00001208 g     F .text	0000001c strlen
000006f0 g     F .text	00000048 alt_putchar
00000fb0 g     F .text	00000004 alt_icache_flush_all
000023cc g     O .rwdata	00000004 alt_priority_mask
000023d0 g     O .rwdata	00000008 alt_alarm_list
00000474 g     F .text	000000e0 alt_load
00000af4 g     F .text	00000014 alt_up_audio_enable_read_interrupt
00000b4c g     F .text	00000014 alt_up_audio_read_interrupt_pending



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08406014 	ori	at,at,384
    jmp r1
   8:	0800683a 	jmp	at

0000000c <_exit>:
	...

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000fc0 	call	fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000706 	br	a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  8c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  94:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  98:	000015c0 	call	15c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  9c:	1000021e 	bne	r2,zero,a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  f8:	ef80083a 	eret

000000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  fc:	defffe04 	addi	sp,sp,-8
 100:	dfc00115 	stw	ra,4(sp)
 104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 108:	0007313a 	rdctl	r3,ipending
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 10c:	04000034 	movhi	r16,0
 110:	840d4304 	addi	r16,r16,13580

  active = alt_irq_pending ();

  do
  {
    i = 0;
 114:	000b883a 	mov	r5,zero
    mask = 1;
 118:	00800044 	movi	r2,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	1888703a 	and	r4,r3,r2
 120:	20000b26 	beq	r4,zero,150 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 124:	280490fa 	slli	r2,r5,3
 128:	8085883a 	add	r2,r16,r2
 12c:	10c00017 	ldw	r3,0(r2)
 130:	11000117 	ldw	r4,4(r2)
 134:	183ee83a 	callr	r3
 138:	0007313a 	rdctl	r3,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 13c:	183ff51e 	bne	r3,zero,114 <_gp+0xffff5d60>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 140:	dfc00117 	ldw	ra,4(sp)
 144:	dc000017 	ldw	r16,0(sp)
 148:	dec00204 	addi	sp,sp,8
 14c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 150:	1085883a 	add	r2,r2,r2
      i++;
 154:	29400044 	addi	r5,r5,1

    } while (1);
 158:	003ff006 	br	11c <_gp+0xffff5d68>

0000015c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 15c:	d0a45417 	ldw	r2,-28336(gp)
 160:	10000426 	beq	r2,zero,174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 164:	200b883a 	mov	r5,r4
 168:	000d883a 	mov	r6,zero
 16c:	013fffc4 	movi	r4,-1
 170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
 178:	0005883a 	mov	r2,zero
 17c:	f800283a 	ret

Disassembly of section .text:

00000180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     180:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     184:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
     188:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     18c:	d6a8ed14 	ori	gp,gp,41908
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     190:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     194:	108d3b14 	ori	r2,r2,13548

    movhi r3, %hi(__bss_end)
     198:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     19c:	18cd8314 	ori	r3,r3,13836

    beq r2, r3, 1f
     1a0:	10c00326 	beq	r2,r3,1b0 <_start+0x30>

0:
    stw zero, (r2)
     1a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1ac:	10fffd36 	bltu	r2,r3,1a4 <_gp+0xffff5df0>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1b0:	00004740 	call	474 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1b4:	00005540 	call	554 <alt_main>

000001b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1b8:	003fff06 	br	1b8 <_gp+0xffff5e04>

000001bc <main>:
    alt_up_audio_dev *audio_dev;
    unsigned int sample_high = 0x7FFFFF; // 24-bit max (positivo)
    unsigned int sample_low  = 0x800000; // 24-bit min (negativo)

    // open the Audio port
    audio_dev = alt_up_audio_open_dev("/dev/AUDIO");
     1bc:	01000034 	movhi	r4,0
#define SAMPLE_RATE 48000 // 48kHz típico
#define FREQ        440   // 440 Hz (La)
#define DURATION_MS 500   // Duración del tono en ms

int main(void)
{
     1c0:	defff904 	addi	sp,sp,-28
    alt_up_audio_dev *audio_dev;
    unsigned int sample_high = 0x7FFFFF; // 24-bit max (positivo)
    unsigned int sample_low  = 0x800000; // 24-bit min (negativo)

    // open the Audio port
    audio_dev = alt_up_audio_open_dev("/dev/AUDIO");
     1c4:	21049304 	addi	r4,r4,4684
#define SAMPLE_RATE 48000 // 48kHz típico
#define FREQ        440   // 440 Hz (La)
#define DURATION_MS 500   // Duración del tono en ms

int main(void)
{
     1c8:	dfc00615 	stw	ra,24(sp)
     1cc:	dd000515 	stw	r20,20(sp)
     1d0:	dcc00415 	stw	r19,16(sp)
     1d4:	dc800315 	stw	r18,12(sp)
     1d8:	dc400215 	stw	r17,8(sp)
     1dc:	dc000115 	stw	r16,4(sp)
    alt_up_audio_dev *audio_dev;
    unsigned int sample_high = 0x7FFFFF; // 24-bit max (positivo)
    unsigned int sample_low  = 0x800000; // 24-bit min (negativo)

    // open the Audio port
    audio_dev = alt_up_audio_open_dev("/dev/AUDIO");
     1e0:	0000aec0 	call	aec <alt_up_audio_open_dev>
    if (audio_dev == NULL) {
     1e4:	1000051e 	bne	r2,zero,1fc <main+0x40>
        alt_printf("Error: could not open audio device\n");
     1e8:	01000034 	movhi	r4,0
     1ec:	21049604 	addi	r4,r4,4696
     1f0:	00005800 	call	580 <alt_printf>
        return 1;
     1f4:	00800044 	movi	r2,1
     1f8:	00002906 	br	2a0 <main+0xe4>
    }
    alt_printf("Opened audio device\n");
     1fc:	01000034 	movhi	r4,0
     200:	21049f04 	addi	r4,r4,4732
     204:	1021883a 	mov	r16,r2
    // Calcula muestras por ciclo y total de muestras
    int samples_per_cycle = SAMPLE_RATE / FREQ;
    int half_cycle = samples_per_cycle / 2;
    int total_samples = (DURATION_MS * SAMPLE_RATE) / 1000;

    for (int i = 0; i < total_samples; ++i) {
     208:	0023883a 	mov	r17,zero
    audio_dev = alt_up_audio_open_dev("/dev/AUDIO");
    if (audio_dev == NULL) {
        alt_printf("Error: could not open audio device\n");
        return 1;
    }
    alt_printf("Opened audio device\n");
     20c:	00005800 	call	580 <alt_printf>
    int samples_per_cycle = SAMPLE_RATE / FREQ;
    int half_cycle = samples_per_cycle / 2;
    int total_samples = (DURATION_MS * SAMPLE_RATE) / 1000;

    for (int i = 0; i < total_samples; ++i) {
        unsigned int sample = (i % samples_per_cycle < half_cycle) ? sample_high : sample_low;
     210:	04c00d44 	movi	r19,53
     214:	05002034 	movhi	r20,128
    // Calcula muestras por ciclo y total de muestras
    int samples_per_cycle = SAMPLE_RATE / FREQ;
    int half_cycle = samples_per_cycle / 2;
    int total_samples = (DURATION_MS * SAMPLE_RATE) / 1000;

    for (int i = 0; i < total_samples; ++i) {
     218:	04977004 	movi	r18,24000
        unsigned int sample = (i % samples_per_cycle < half_cycle) ? sample_high : sample_low;
     21c:	01401b44 	movi	r5,109
     220:	8809883a 	mov	r4,r17
     224:	00003440 	call	344 <__modsi3>
     228:	9884403a 	cmpge	r2,r19,r2
     22c:	a085c83a 	sub	r2,r20,r2
     230:	d8800015 	stw	r2,0(sp)

        // Espera espacio en el FIFO
        while (alt_up_audio_write_fifo_space(audio_dev, ALT_UP_AUDIO_LEFT) == 0 ||
     234:	000b883a 	mov	r5,zero
     238:	8009883a 	mov	r4,r16
     23c:	0000bb80 	call	bb8 <alt_up_audio_write_fifo_space>
     240:	103ffc26 	beq	r2,zero,234 <_gp+0xffff5e80>
               alt_up_audio_write_fifo_space(audio_dev, ALT_UP_AUDIO_RIGHT) == 0);
     244:	01400044 	movi	r5,1
     248:	8009883a 	mov	r4,r16
     24c:	0000bb80 	call	bb8 <alt_up_audio_write_fifo_space>

    for (int i = 0; i < total_samples; ++i) {
        unsigned int sample = (i % samples_per_cycle < half_cycle) ? sample_high : sample_low;

        // Espera espacio en el FIFO
        while (alt_up_audio_write_fifo_space(audio_dev, ALT_UP_AUDIO_LEFT) == 0 ||
     250:	103ff826 	beq	r2,zero,234 <_gp+0xffff5e80>
               alt_up_audio_write_fifo_space(audio_dev, ALT_UP_AUDIO_RIGHT) == 0);

        // Escribe en ambos canales
        alt_up_audio_write_fifo(audio_dev, &sample, 1, ALT_UP_AUDIO_LEFT);
     254:	000f883a 	mov	r7,zero
     258:	01800044 	movi	r6,1
     25c:	d80b883a 	mov	r5,sp
     260:	8009883a 	mov	r4,r16
     264:	0000cb00 	call	cb0 <alt_up_audio_write_fifo>
        alt_up_audio_write_fifo(audio_dev, &sample, 1, ALT_UP_AUDIO_RIGHT);
     268:	01c00044 	movi	r7,1
     26c:	380d883a 	mov	r6,r7
     270:	d80b883a 	mov	r5,sp
     274:	8009883a 	mov	r4,r16
    // Calcula muestras por ciclo y total de muestras
    int samples_per_cycle = SAMPLE_RATE / FREQ;
    int half_cycle = samples_per_cycle / 2;
    int total_samples = (DURATION_MS * SAMPLE_RATE) / 1000;

    for (int i = 0; i < total_samples; ++i) {
     278:	8c400044 	addi	r17,r17,1
        while (alt_up_audio_write_fifo_space(audio_dev, ALT_UP_AUDIO_LEFT) == 0 ||
               alt_up_audio_write_fifo_space(audio_dev, ALT_UP_AUDIO_RIGHT) == 0);

        // Escribe en ambos canales
        alt_up_audio_write_fifo(audio_dev, &sample, 1, ALT_UP_AUDIO_LEFT);
        alt_up_audio_write_fifo(audio_dev, &sample, 1, ALT_UP_AUDIO_RIGHT);
     27c:	0000cb00 	call	cb0 <alt_up_audio_write_fifo>
    // Calcula muestras por ciclo y total de muestras
    int samples_per_cycle = SAMPLE_RATE / FREQ;
    int half_cycle = samples_per_cycle / 2;
    int total_samples = (DURATION_MS * SAMPLE_RATE) / 1000;

    for (int i = 0; i < total_samples; ++i) {
     280:	8cbfe61e 	bne	r17,r18,21c <_gp+0xffff5e68>
        // Escribe en ambos canales
        alt_up_audio_write_fifo(audio_dev, &sample, 1, ALT_UP_AUDIO_LEFT);
        alt_up_audio_write_fifo(audio_dev, &sample, 1, ALT_UP_AUDIO_RIGHT);
    }

    alt_printf("Fin del tono\n");
     284:	01000034 	movhi	r4,0
     288:	2104a504 	addi	r4,r4,4756
     28c:	00005800 	call	580 <alt_printf>

    // Espera un poco antes de salir para asegurar reproducción
    usleep(200000);
     290:	010000f4 	movhi	r4,3
     294:	21035004 	addi	r4,r4,3392
     298:	00007380 	call	738 <usleep>

    return 0;
     29c:	0005883a 	mov	r2,zero
}
     2a0:	dfc00617 	ldw	ra,24(sp)
     2a4:	dd000517 	ldw	r20,20(sp)
     2a8:	dcc00417 	ldw	r19,16(sp)
     2ac:	dc800317 	ldw	r18,12(sp)
     2b0:	dc400217 	ldw	r17,8(sp)
     2b4:	dc000117 	ldw	r16,4(sp)
     2b8:	dec00704 	addi	sp,sp,28
     2bc:	f800283a 	ret

000002c0 <__divsi3>:
     2c0:	20001b16 	blt	r4,zero,330 <__divsi3+0x70>
     2c4:	000f883a 	mov	r7,zero
     2c8:	28001616 	blt	r5,zero,324 <__divsi3+0x64>
     2cc:	200d883a 	mov	r6,r4
     2d0:	29001a2e 	bgeu	r5,r4,33c <__divsi3+0x7c>
     2d4:	00800804 	movi	r2,32
     2d8:	00c00044 	movi	r3,1
     2dc:	00000106 	br	2e4 <__divsi3+0x24>
     2e0:	10000d26 	beq	r2,zero,318 <__divsi3+0x58>
     2e4:	294b883a 	add	r5,r5,r5
     2e8:	10bfffc4 	addi	r2,r2,-1
     2ec:	18c7883a 	add	r3,r3,r3
     2f0:	293ffb36 	bltu	r5,r4,2e0 <_gp+0xffff5f2c>
     2f4:	0005883a 	mov	r2,zero
     2f8:	18000726 	beq	r3,zero,318 <__divsi3+0x58>
     2fc:	0005883a 	mov	r2,zero
     300:	31400236 	bltu	r6,r5,30c <__divsi3+0x4c>
     304:	314dc83a 	sub	r6,r6,r5
     308:	10c4b03a 	or	r2,r2,r3
     30c:	1806d07a 	srli	r3,r3,1
     310:	280ad07a 	srli	r5,r5,1
     314:	183ffa1e 	bne	r3,zero,300 <_gp+0xffff5f4c>
     318:	38000126 	beq	r7,zero,320 <__divsi3+0x60>
     31c:	0085c83a 	sub	r2,zero,r2
     320:	f800283a 	ret
     324:	014bc83a 	sub	r5,zero,r5
     328:	39c0005c 	xori	r7,r7,1
     32c:	003fe706 	br	2cc <_gp+0xffff5f18>
     330:	0109c83a 	sub	r4,zero,r4
     334:	01c00044 	movi	r7,1
     338:	003fe306 	br	2c8 <_gp+0xffff5f14>
     33c:	00c00044 	movi	r3,1
     340:	003fee06 	br	2fc <_gp+0xffff5f48>

00000344 <__modsi3>:
     344:	20001716 	blt	r4,zero,3a4 <__modsi3+0x60>
     348:	000f883a 	mov	r7,zero
     34c:	2005883a 	mov	r2,r4
     350:	28001216 	blt	r5,zero,39c <__modsi3+0x58>
     354:	2900162e 	bgeu	r5,r4,3b0 <__modsi3+0x6c>
     358:	01800804 	movi	r6,32
     35c:	00c00044 	movi	r3,1
     360:	00000106 	br	368 <__modsi3+0x24>
     364:	30000a26 	beq	r6,zero,390 <__modsi3+0x4c>
     368:	294b883a 	add	r5,r5,r5
     36c:	31bfffc4 	addi	r6,r6,-1
     370:	18c7883a 	add	r3,r3,r3
     374:	293ffb36 	bltu	r5,r4,364 <_gp+0xffff5fb0>
     378:	18000526 	beq	r3,zero,390 <__modsi3+0x4c>
     37c:	1806d07a 	srli	r3,r3,1
     380:	11400136 	bltu	r2,r5,388 <__modsi3+0x44>
     384:	1145c83a 	sub	r2,r2,r5
     388:	280ad07a 	srli	r5,r5,1
     38c:	183ffb1e 	bne	r3,zero,37c <_gp+0xffff5fc8>
     390:	38000126 	beq	r7,zero,398 <__modsi3+0x54>
     394:	0085c83a 	sub	r2,zero,r2
     398:	f800283a 	ret
     39c:	014bc83a 	sub	r5,zero,r5
     3a0:	003fec06 	br	354 <_gp+0xffff5fa0>
     3a4:	0109c83a 	sub	r4,zero,r4
     3a8:	01c00044 	movi	r7,1
     3ac:	003fe706 	br	34c <_gp+0xffff5f98>
     3b0:	00c00044 	movi	r3,1
     3b4:	003ff106 	br	37c <_gp+0xffff5fc8>

000003b8 <__udivsi3>:
     3b8:	200d883a 	mov	r6,r4
     3bc:	2900152e 	bgeu	r5,r4,414 <__udivsi3+0x5c>
     3c0:	28001416 	blt	r5,zero,414 <__udivsi3+0x5c>
     3c4:	00800804 	movi	r2,32
     3c8:	00c00044 	movi	r3,1
     3cc:	00000206 	br	3d8 <__udivsi3+0x20>
     3d0:	10000e26 	beq	r2,zero,40c <__udivsi3+0x54>
     3d4:	28000516 	blt	r5,zero,3ec <__udivsi3+0x34>
     3d8:	294b883a 	add	r5,r5,r5
     3dc:	10bfffc4 	addi	r2,r2,-1
     3e0:	18c7883a 	add	r3,r3,r3
     3e4:	293ffa36 	bltu	r5,r4,3d0 <_gp+0xffff601c>
     3e8:	18000826 	beq	r3,zero,40c <__udivsi3+0x54>
     3ec:	0005883a 	mov	r2,zero
     3f0:	31400236 	bltu	r6,r5,3fc <__udivsi3+0x44>
     3f4:	314dc83a 	sub	r6,r6,r5
     3f8:	10c4b03a 	or	r2,r2,r3
     3fc:	1806d07a 	srli	r3,r3,1
     400:	280ad07a 	srli	r5,r5,1
     404:	183ffa1e 	bne	r3,zero,3f0 <_gp+0xffff603c>
     408:	f800283a 	ret
     40c:	0005883a 	mov	r2,zero
     410:	f800283a 	ret
     414:	00c00044 	movi	r3,1
     418:	003ff406 	br	3ec <_gp+0xffff6038>

0000041c <__umodsi3>:
     41c:	2005883a 	mov	r2,r4
     420:	2900122e 	bgeu	r5,r4,46c <__umodsi3+0x50>
     424:	28001116 	blt	r5,zero,46c <__umodsi3+0x50>
     428:	01800804 	movi	r6,32
     42c:	00c00044 	movi	r3,1
     430:	00000206 	br	43c <__umodsi3+0x20>
     434:	30000c26 	beq	r6,zero,468 <__umodsi3+0x4c>
     438:	28000516 	blt	r5,zero,450 <__umodsi3+0x34>
     43c:	294b883a 	add	r5,r5,r5
     440:	31bfffc4 	addi	r6,r6,-1
     444:	18c7883a 	add	r3,r3,r3
     448:	293ffa36 	bltu	r5,r4,434 <_gp+0xffff6080>
     44c:	18000626 	beq	r3,zero,468 <__umodsi3+0x4c>
     450:	1806d07a 	srli	r3,r3,1
     454:	11400136 	bltu	r2,r5,45c <__umodsi3+0x40>
     458:	1145c83a 	sub	r2,r2,r5
     45c:	280ad07a 	srli	r5,r5,1
     460:	183ffb1e 	bne	r3,zero,450 <_gp+0xffff609c>
     464:	f800283a 	ret
     468:	f800283a 	ret
     46c:	00c00044 	movi	r3,1
     470:	003ff706 	br	450 <_gp+0xffff609c>

00000474 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     474:	deffff04 	addi	sp,sp,-4
     478:	01000034 	movhi	r4,0
     47c:	01400034 	movhi	r5,0
     480:	dfc00015 	stw	ra,0(sp)
     484:	2104b104 	addi	r4,r4,4804
     488:	2948f604 	addi	r5,r5,9176

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     48c:	2140061e 	bne	r4,r5,4a8 <alt_load+0x34>
     490:	01000034 	movhi	r4,0
     494:	01400034 	movhi	r5,0
     498:	21000804 	addi	r4,r4,32
     49c:	29400804 	addi	r5,r5,32
     4a0:	2140121e 	bne	r4,r5,4ec <alt_load+0x78>
     4a4:	00000b06 	br	4d4 <alt_load+0x60>
     4a8:	00c00034 	movhi	r3,0
     4ac:	18c8f604 	addi	r3,r3,9176
     4b0:	1907c83a 	sub	r3,r3,r4
     4b4:	0005883a 	mov	r2,zero
  {
    while( to != end )
     4b8:	10fff526 	beq	r2,r3,490 <_gp+0xffff60dc>
    {
      *to++ = *from++;
     4bc:	114f883a 	add	r7,r2,r5
     4c0:	39c00017 	ldw	r7,0(r7)
     4c4:	110d883a 	add	r6,r2,r4
     4c8:	10800104 	addi	r2,r2,4
     4cc:	31c00015 	stw	r7,0(r6)
     4d0:	003ff906 	br	4b8 <_gp+0xffff6104>
     4d4:	01000034 	movhi	r4,0
     4d8:	01400034 	movhi	r5,0
     4dc:	21049304 	addi	r4,r4,4684
     4e0:	29449304 	addi	r5,r5,4684

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     4e4:	2140101e 	bne	r4,r5,528 <alt_load+0xb4>
     4e8:	00000b06 	br	518 <alt_load+0xa4>
     4ec:	00c00034 	movhi	r3,0
     4f0:	18c06004 	addi	r3,r3,384
     4f4:	1907c83a 	sub	r3,r3,r4
     4f8:	0005883a 	mov	r2,zero
  {
    while( to != end )
     4fc:	10fff526 	beq	r2,r3,4d4 <_gp+0xffff6120>
    {
      *to++ = *from++;
     500:	114f883a 	add	r7,r2,r5
     504:	39c00017 	ldw	r7,0(r7)
     508:	110d883a 	add	r6,r2,r4
     50c:	10800104 	addi	r2,r2,4
     510:	31c00015 	stw	r7,0(r6)
     514:	003ff906 	br	4fc <_gp+0xffff6148>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     518:	0000ec40 	call	ec4 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
     51c:	dfc00017 	ldw	ra,0(sp)
     520:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
     524:	0000fb01 	jmpi	fb0 <alt_icache_flush_all>
     528:	00c00034 	movhi	r3,0
     52c:	18c4b104 	addi	r3,r3,4804
     530:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     534:	0005883a 	mov	r2,zero
  {
    while( to != end )
     538:	18bff726 	beq	r3,r2,518 <_gp+0xffff6164>
    {
      *to++ = *from++;
     53c:	114f883a 	add	r7,r2,r5
     540:	39c00017 	ldw	r7,0(r7)
     544:	110d883a 	add	r6,r2,r4
     548:	10800104 	addi	r2,r2,4
     54c:	31c00015 	stw	r7,0(r6)
     550:	003ff906 	br	538 <_gp+0xffff6184>

00000554 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     554:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     558:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     55c:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     560:	000073c0 	call	73c <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     564:	000075c0 	call	75c <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
     568:	d1a44e17 	ldw	r6,-28360(gp)
     56c:	d1644f17 	ldw	r5,-28356(gp)
     570:	d1245017 	ldw	r4,-28352(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
     574:	dfc00017 	ldw	ra,0(sp)
     578:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
     57c:	00001bc1 	jmpi	1bc <main>

00000580 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
     580:	defff204 	addi	sp,sp,-56
     584:	2005883a 	mov	r2,r4
     588:	dfc00a15 	stw	ra,40(sp)
     58c:	df000915 	stw	fp,36(sp)
     590:	ddc00815 	stw	r23,32(sp)
     594:	dd800715 	stw	r22,28(sp)
     598:	dd400615 	stw	r21,24(sp)
     59c:	dd000515 	stw	r20,20(sp)
     5a0:	dcc00415 	stw	r19,16(sp)
     5a4:	dc800315 	stw	r18,12(sp)
     5a8:	dc400215 	stw	r17,8(sp)
     5ac:	dc000115 	stw	r16,4(sp)
     5b0:	d9400b15 	stw	r5,44(sp)
     5b4:	d9800c15 	stw	r6,48(sp)
     5b8:	d9c00d15 	stw	r7,52(sp)
    w = fmt;
    while ((c = *w++) != 0)
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
     5bc:	04000944 	movi	r16,37
 */
void 
alt_printf(const char* fmt, ... )
{
	va_list args;
	va_start(args, fmt);
     5c0:	dd400b04 	addi	r21,sp,44
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
     5c4:	048018c4 	movi	r18,99
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
     5c8:	04c01e04 	movi	r19,120
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
     5cc:	05001cc4 	movi	r20,115
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
     5d0:	11000007 	ldb	r4,0(r2)
     5d4:	20003a26 	beq	r4,zero,6c0 <alt_printf+0x140>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
     5d8:	24000226 	beq	r4,r16,5e4 <alt_printf+0x64>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
     5dc:	14400044 	addi	r17,r2,1
     5e0:	00001406 	br	634 <alt_printf+0xb4>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
     5e4:	14400084 	addi	r17,r2,2
     5e8:	10800047 	ldb	r2,1(r2)
     5ec:	10003426 	beq	r2,zero,6c0 <alt_printf+0x140>
            {
                if (c == '%')
     5f0:	1400021e 	bne	r2,r16,5fc <alt_printf+0x7c>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
     5f4:	8009883a 	mov	r4,r16
     5f8:	00000e06 	br	634 <alt_printf+0xb4>
                } 
                else if (c == 'c')
     5fc:	1480051e 	bne	r2,r18,614 <alt_printf+0x94>
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
     600:	a9000017 	ldw	r4,0(r21)
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
     604:	ad800104 	addi	r22,r21,4
     608:	b02b883a 	mov	r21,r22
                    alt_putchar(v);
     60c:	00006f00 	call	6f0 <alt_putchar>
     610:	00002906 	br	6b8 <alt_printf+0x138>
                }
                else if (c == 'x')
     614:	14c0201e 	bne	r2,r19,698 <alt_printf+0x118>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
     618:	adc00017 	ldw	r23,0(r21)
     61c:	ad400104 	addi	r21,r21,4
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
     620:	b8000326 	beq	r23,zero,630 <alt_printf+0xb0>
     624:	05800704 	movi	r22,28
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
     628:	00c003c4 	movi	r3,15
     62c:	00000306 	br	63c <alt_printf+0xbc>
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
                    {
                        alt_putchar('0');
     630:	01000c04 	movi	r4,48
     634:	00006f00 	call	6f0 <alt_putchar>
                        continue;
     638:	00001f06 	br	6b8 <alt_printf+0x138>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
     63c:	1d84983a 	sll	r2,r3,r22
     640:	15c4703a 	and	r2,r2,r23
     644:	1000021e 	bne	r2,zero,650 <alt_printf+0xd0>
                        digit_shift -= 4;
     648:	b5bfff04 	addi	r22,r22,-4
     64c:	003ffb06 	br	63c <_gp+0xffff6288>

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
     650:	070003c4 	movi	fp,15
                        if (digit <= 9)
     654:	00c00244 	movi	r3,9
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
     658:	b0001716 	blt	r22,zero,6b8 <alt_printf+0x138>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
     65c:	e588983a 	sll	r4,fp,r22
     660:	25c8703a 	and	r4,r4,r23
     664:	2588d83a 	srl	r4,r4,r22
                        if (digit <= 9)
     668:	19000236 	bltu	r3,r4,674 <alt_printf+0xf4>
                            c = '0' + digit;
     66c:	21000c04 	addi	r4,r4,48
     670:	00000106 	br	678 <alt_printf+0xf8>
                        else
                            c = 'a' + digit - 10;
     674:	210015c4 	addi	r4,r4,87
                        alt_putchar(c);
     678:	21003fcc 	andi	r4,r4,255
     67c:	2100201c 	xori	r4,r4,128
     680:	213fe004 	addi	r4,r4,-128
     684:	d8c00015 	stw	r3,0(sp)
     688:	00006f00 	call	6f0 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
     68c:	b5bfff04 	addi	r22,r22,-4
     690:	d8c00017 	ldw	r3,0(sp)
     694:	003ff006 	br	658 <_gp+0xffff62a4>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
     698:	1500071e 	bne	r2,r20,6b8 <alt_printf+0x138>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
     69c:	ad800017 	ldw	r22,0(r21)
     6a0:	ad400104 	addi	r21,r21,4

                    while(*s)
     6a4:	b1000007 	ldb	r4,0(r22)
     6a8:	20000326 	beq	r4,zero,6b8 <alt_printf+0x138>
                      alt_putchar(*s++);
     6ac:	b5800044 	addi	r22,r22,1
     6b0:	00006f00 	call	6f0 <alt_putchar>
     6b4:	003ffb06 	br	6a4 <_gp+0xffff62f0>
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
     6b8:	8805883a 	mov	r2,r17
     6bc:	003fc406 	br	5d0 <_gp+0xffff621c>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
     6c0:	dfc00a17 	ldw	ra,40(sp)
     6c4:	df000917 	ldw	fp,36(sp)
     6c8:	ddc00817 	ldw	r23,32(sp)
     6cc:	dd800717 	ldw	r22,28(sp)
     6d0:	dd400617 	ldw	r21,24(sp)
     6d4:	dd000517 	ldw	r20,20(sp)
     6d8:	dcc00417 	ldw	r19,16(sp)
     6dc:	dc800317 	ldw	r18,12(sp)
     6e0:	dc400217 	ldw	r17,8(sp)
     6e4:	dc000117 	ldw	r16,4(sp)
     6e8:	dec00e04 	addi	sp,sp,56
     6ec:	f800283a 	ret

000006f0 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
     6f0:	defffd04 	addi	sp,sp,-12
     6f4:	dc000115 	stw	r16,4(sp)
	char        c1 = (char)(c & 0xff);
    return write(STDOUT_FILENO,&c1,1);
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);
     6f8:	d9000005 	stb	r4,0(sp)
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
     6fc:	2021883a 	mov	r16,r4
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);

    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
     700:	01000034 	movhi	r4,0
     704:	000f883a 	mov	r7,zero
     708:	01800044 	movi	r6,1
     70c:	d80b883a 	mov	r5,sp
     710:	2104c904 	addi	r4,r4,4900
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
     714:	dfc00215 	stw	ra,8(sp)
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);

    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
     718:	000097c0 	call	97c <altera_avalon_jtag_uart_write>
     71c:	00ffffc4 	movi	r3,-1
     720:	10c00126 	beq	r2,r3,728 <alt_putchar+0x38>
        return -1;
    }
    return c;
     724:	8005883a 	mov	r2,r16
#else
    return putchar(c);
#endif
#endif
}
     728:	dfc00217 	ldw	ra,8(sp)
     72c:	dc000117 	ldw	r16,4(sp)
     730:	dec00304 	addi	sp,sp,12
     734:	f800283a 	ret

00000738 <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
     738:	0000e3c1 	jmpi	e3c <alt_busy_sleep>

0000073c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     73c:	deffff04 	addi	sp,sp,-4
     740:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOSII, NIOSII);
     744:	00011340 	call	1134 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     748:	00800044 	movi	r2,1
     74c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     750:	dfc00017 	ldw	ra,0(sp)
     754:	dec00104 	addi	sp,sp,4
     758:	f800283a 	ret

0000075c <alt_sys_init>:
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_TIMER_INIT ( TIMER, TIMER);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     75c:	01000034 	movhi	r4,0
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     760:	defffe04 	addi	sp,sp,-8
    ALTERA_AVALON_TIMER_INIT ( TIMER, TIMER);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     764:	01800044 	movi	r6,1
     768:	000b883a 	mov	r5,zero
     76c:	2104c904 	addi	r4,r4,4900
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     770:	dfc00115 	stw	ra,4(sp)
     774:	dc000015 	stw	r16,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER, TIMER);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     778:	00008dc0 	call	8dc <altera_avalon_jtag_uart_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     77c:	d4200104 	addi	r16,gp,-32764
     780:	01000034 	movhi	r4,0
     784:	800b883a 	mov	r5,r16
     788:	2104bd04 	addi	r4,r4,4852
     78c:	0000ed00 	call	ed0 <alt_dev_llist_insert>
     790:	01000034 	movhi	r4,0
     794:	800b883a 	mov	r5,r16
     798:	2104b104 	addi	r4,r4,4804
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AUDIO_CONFIG, AUDIO_CONFIG);
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO, AUDIO);
}
     79c:	dfc00117 	ldw	ra,4(sp)
     7a0:	dc000017 	ldw	r16,0(sp)
     7a4:	dec00204 	addi	sp,sp,8
     7a8:	0000ed01 	jmpi	ed0 <alt_dev_llist_insert>

000007ac <altera_avalon_jtag_uart_timeout>:
static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     7ac:	20800017 	ldw	r2,0(r4)
     7b0:	10800104 	addi	r2,r2,4
     7b4:	10c00037 	ldwio	r3,0(r2)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     7b8:	18c1000c 	andi	r3,r3,1024
     7bc:	18000526 	beq	r3,zero,7d4 <altera_avalon_jtag_uart_timeout+0x28>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     7c0:	20c00817 	ldw	r3,32(r4)
     7c4:	18c10014 	ori	r3,r3,1024
     7c8:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
     7cc:	20000915 	stw	zero,36(r4)
     7d0:	00000606 	br	7ec <altera_avalon_jtag_uart_timeout+0x40>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     7d4:	20800917 	ldw	r2,36(r4)
     7d8:	00e00034 	movhi	r3,32768
     7dc:	18ffff04 	addi	r3,r3,-4
     7e0:	18800236 	bltu	r3,r2,7ec <altera_avalon_jtag_uart_timeout+0x40>
    sp->host_inactive++;
     7e4:	10800044 	addi	r2,r2,1
     7e8:	20800915 	stw	r2,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     7ec:	d0a45317 	ldw	r2,-28340(gp)
     7f0:	f800283a 	ret

000007f4 <altera_avalon_jtag_uart_irq>:
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
     7f4:	21c00017 	ldw	r7,0(r4)
      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     7f8:	027fff84 	movi	r9,-2
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     7fc:	023fff44 	movi	r8,-3
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     800:	39800104 	addi	r6,r7,4
     804:	30800037 	ldwio	r2,0(r6)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     808:	10c0c00c 	andi	r3,r2,768
     80c:	18003226 	beq	r3,zero,8d8 <altera_avalon_jtag_uart_irq+0xe4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     810:	10c0400c 	andi	r3,r2,256
     814:	18001826 	beq	r3,zero,878 <altera_avalon_jtag_uart_irq+0x84>
     818:	00c00074 	movhi	r3,1
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     81c:	21400a17 	ldw	r5,40(r4)
        if (next == sp->rx_out)
     820:	22800b17 	ldw	r10,44(r4)
     824:	29400044 	addi	r5,r5,1
     828:	2941ffcc 	andi	r5,r5,2047
     82c:	2a800b26 	beq	r5,r10,85c <altera_avalon_jtag_uart_irq+0x68>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     830:	38c00037 	ldwio	r3,0(r7)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     834:	1960000c 	andi	r5,r3,32768
     838:	28000826 	beq	r5,zero,85c <altera_avalon_jtag_uart_irq+0x68>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     83c:	21400a17 	ldw	r5,40(r4)
     840:	214b883a 	add	r5,r4,r5
     844:	28c00e05 	stb	r3,56(r5)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     848:	21400a17 	ldw	r5,40(r4)
     84c:	29400044 	addi	r5,r5,1
     850:	2941ffcc 	andi	r5,r5,2047
     854:	21400a15 	stw	r5,40(r4)
     858:	003ff006 	br	81c <_gp+0xffff6468>

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     85c:	18ffffec 	andhi	r3,r3,65535
     860:	18000526 	beq	r3,zero,878 <altera_avalon_jtag_uart_irq+0x84>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     864:	20c00817 	ldw	r3,32(r4)
     868:	1a46703a 	and	r3,r3,r9
     86c:	20c00815 	stw	r3,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     870:	30c00035 	stwio	r3,0(r6)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     874:	30c00037 	ldwio	r3,0(r6)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     878:	10c0800c 	andi	r3,r2,512
     87c:	183fe126 	beq	r3,zero,804 <_gp+0xffff6450>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     880:	1004d43a 	srli	r2,r2,16

      while (space > 0 && sp->tx_out != sp->tx_in)
     884:	103fdf26 	beq	r2,zero,804 <_gp+0xffff6450>
     888:	21400d17 	ldw	r5,52(r4)
     88c:	20c00c17 	ldw	r3,48(r4)
     890:	28c00a26 	beq	r5,r3,8bc <altera_avalon_jtag_uart_irq+0xc8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     894:	20c00d17 	ldw	r3,52(r4)
     898:	20c7883a 	add	r3,r4,r3
     89c:	18c20e07 	ldb	r3,2104(r3)
     8a0:	38c00035 	stwio	r3,0(r7)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     8a4:	20c00d17 	ldw	r3,52(r4)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     8a8:	10bfffc4 	addi	r2,r2,-1

      while (space > 0 && sp->tx_out != sp->tx_in)
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     8ac:	18c00044 	addi	r3,r3,1
     8b0:	18c1ffcc 	andi	r3,r3,2047
     8b4:	20c00d15 	stw	r3,52(r4)
     8b8:	003ff206 	br	884 <_gp+0xffff64d0>
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     8bc:	20800817 	ldw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     8c0:	20c00017 	ldw	r3,0(r4)
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     8c4:	1204703a 	and	r2,r2,r8
     8c8:	20800815 	stw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     8cc:	18800135 	stwio	r2,4(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     8d0:	30800037 	ldwio	r2,0(r6)
     8d4:	003fcb06 	br	804 <_gp+0xffff6450>
     8d8:	f800283a 	ret

000008dc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     8dc:	defffe04 	addi	sp,sp,-8
     8e0:	dc000015 	stw	r16,0(sp)
     8e4:	2021883a 	mov	r16,r4
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     8e8:	80c00017 	ldw	r3,0(r16)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     8ec:	00800044 	movi	r2,1
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     8f0:	dfc00115 	stw	ra,4(sp)
     8f4:	3009883a 	mov	r4,r6
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     8f8:	80800815 	stw	r2,32(r16)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     8fc:	18800135 	stwio	r2,4(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
     900:	01800034 	movhi	r6,0
     904:	3181fd04 	addi	r6,r6,2036
     908:	800b883a 	mov	r5,r16
     90c:	0000fb40 	call	fb4 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     910:	d1645317 	ldw	r5,-28340(gp)
     914:	01800034 	movhi	r6,0
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     918:	80000915 	stw	zero,36(r16)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     91c:	800f883a 	mov	r7,r16
     920:	3181eb04 	addi	r6,r6,1964
     924:	81000204 	addi	r4,r16,8
     928:	0000dbc0 	call	dbc <alt_alarm_start>
     92c:	1000030e 	bge	r2,zero,93c <altera_avalon_jtag_uart_init+0x60>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     930:	00a00034 	movhi	r2,32768
     934:	10bfffc4 	addi	r2,r2,-1
     938:	80800115 	stw	r2,4(r16)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     93c:	dfc00117 	ldw	ra,4(sp)
     940:	dc000017 	ldw	r16,0(sp)
     944:	dec00204 	addi	sp,sp,8
     948:	f800283a 	ret

0000094c <altera_avalon_jtag_uart_close>:
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     94c:	21800c17 	ldw	r6,48(r4)
    if (flags & O_NONBLOCK) {
     950:	2950000c 	andi	r5,r5,16384
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     954:	20800d17 	ldw	r2,52(r4)
     958:	11800626 	beq	r2,r6,974 <altera_avalon_jtag_uart_close+0x28>
     95c:	20c00917 	ldw	r3,36(r4)
     960:	20800117 	ldw	r2,4(r4)
     964:	1880032e 	bgeu	r3,r2,974 <altera_avalon_jtag_uart_close+0x28>
    if (flags & O_NONBLOCK) {
     968:	283ffa26 	beq	r5,zero,954 <_gp+0xffff65a0>
      return -EWOULDBLOCK; 
     96c:	00bffd44 	movi	r2,-11
     970:	f800283a 	ret
    }
  }

  return 0;
     974:	0005883a 	mov	r2,zero
}
     978:	f800283a 	ret

0000097c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
     97c:	defff304 	addi	sp,sp,-52
     980:	df000b15 	stw	fp,44(sp)
     984:	ddc00a15 	stw	r23,40(sp)
     988:	dd800915 	stw	r22,36(sp)
     98c:	dd400815 	stw	r21,32(sp)
     990:	dcc00615 	stw	r19,24(sp)
     994:	dc800515 	stw	r18,20(sp)
     998:	dc400415 	stw	r17,16(sp)
     99c:	382f883a 	mov	r23,r7
     9a0:	dfc00c15 	stw	ra,48(sp)
     9a4:	dd000715 	stw	r20,28(sp)
     9a8:	dc000315 	stw	r16,12(sp)
     9ac:	2025883a 	mov	r18,r4
     9b0:	282b883a 	mov	r21,r5
     9b4:	3027883a 	mov	r19,r6
     9b8:	2823883a 	mov	r17,r5
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
     9bc:	002d883a 	mov	r22,zero
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     9c0:	073fff84 	movi	fp,-2
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
     9c4:	39d0000c 	andi	r7,r7,16384
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
     9c8:	22020e04 	addi	r8,r4,2104
      if (in < out)
        n = out - 1 - in;
      else if (out > 0)
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
     9cc:	0241ffc4 	movi	r9,2047
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
     9d0:	04c01d0e 	bge	zero,r19,a48 <altera_avalon_jtag_uart_write+0xcc>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
     9d4:	95000c17 	ldw	r20,48(r18)
      out = sp->tx_out;
     9d8:	95800d17 	ldw	r22,52(r18)

      if (in < out)
     9dc:	a580022e 	bgeu	r20,r22,9e8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
     9e0:	b0ffffc4 	addi	r3,r22,-1
     9e4:	00000206 	br	9f0 <altera_avalon_jtag_uart_write+0x74>
      else if (out > 0)
     9e8:	b0000326 	beq	r22,zero,9f8 <altera_avalon_jtag_uart_write+0x7c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
     9ec:	00c20004 	movi	r3,2048
     9f0:	1d21c83a 	sub	r16,r3,r20
     9f4:	00000106 	br	9fc <altera_avalon_jtag_uart_write+0x80>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
     9f8:	4d21c83a 	sub	r16,r9,r20

      if (n == 0)
     9fc:	80001226 	beq	r16,zero,a48 <altera_avalon_jtag_uart_write+0xcc>
     a00:	9c00012e 	bgeu	r19,r16,a08 <altera_avalon_jtag_uart_write+0x8c>
     a04:	9821883a 	mov	r16,r19
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
     a08:	800d883a 	mov	r6,r16
     a0c:	880b883a 	mov	r5,r17
     a10:	4509883a 	add	r4,r8,r20
      ptr   += n;
     a14:	8c23883a 	add	r17,r17,r16
      count -= n;
     a18:	9c27c83a 	sub	r19,r19,r16

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     a1c:	a421883a 	add	r16,r20,r16
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
     a20:	d9c00015 	stw	r7,0(sp)
     a24:	da000115 	stw	r8,4(sp)
     a28:	da400215 	stw	r9,8(sp)
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     a2c:	8401ffcc 	andi	r16,r16,2047
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
     a30:	00011e00 	call	11e0 <memcpy>
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     a34:	da400217 	ldw	r9,8(sp)
     a38:	94000c15 	stw	r16,48(r18)
     a3c:	da000117 	ldw	r8,4(sp)
     a40:	d9c00017 	ldw	r7,0(sp)
     a44:	003fe206 	br	9d0 <_gp+0xffff661c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     a48:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     a4c:	1f04703a 	and	r2,r3,fp
     a50:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     a54:	90800817 	ldw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     a58:	91000017 	ldw	r4,0(r18)
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     a5c:	10800094 	ori	r2,r2,2
     a60:	90800815 	stw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     a64:	20800135 	stwio	r2,4(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     a68:	1801703a 	wrctl	status,r3
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
     a6c:	04c0080e 	bge	zero,r19,a90 <altera_avalon_jtag_uart_write+0x114>
    {
      if (flags & O_NONBLOCK)
     a70:	3800101e 	bne	r7,zero,ab4 <altera_avalon_jtag_uart_write+0x138>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
     a74:	90c00d17 	ldw	r3,52(r18)
     a78:	90800917 	ldw	r2,36(r18)
     a7c:	b0c0021e 	bne	r22,r3,a88 <altera_avalon_jtag_uart_write+0x10c>
     a80:	90c00117 	ldw	r3,4(r18)
     a84:	10fffb36 	bltu	r2,r3,a74 <_gp+0xffff66c0>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
     a88:	103fd126 	beq	r2,zero,9d0 <_gp+0xffff661c>
     a8c:	00000606 	br	aa8 <altera_avalon_jtag_uart_write+0x12c>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
     a90:	8d400226 	beq	r17,r21,a9c <altera_avalon_jtag_uart_write+0x120>
    return ptr - start;
     a94:	8d45c83a 	sub	r2,r17,r21
     a98:	00000806 	br	abc <altera_avalon_jtag_uart_write+0x140>
  else if (flags & O_NONBLOCK)
     a9c:	bdd0000c 	andi	r23,r23,16384
     aa0:	b8000226 	beq	r23,zero,aac <altera_avalon_jtag_uart_write+0x130>
     aa4:	00000406 	br	ab8 <altera_avalon_jtag_uart_write+0x13c>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
     aa8:	8d7ffa1e 	bne	r17,r21,a94 <_gp+0xffff66e0>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
     aac:	00bffec4 	movi	r2,-5
     ab0:	00000206 	br	abc <altera_avalon_jtag_uart_write+0x140>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
     ab4:	8d7ff71e 	bne	r17,r21,a94 <_gp+0xffff66e0>
    return ptr - start;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
     ab8:	00bffd44 	movi	r2,-11
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
}
     abc:	dfc00c17 	ldw	ra,48(sp)
     ac0:	df000b17 	ldw	fp,44(sp)
     ac4:	ddc00a17 	ldw	r23,40(sp)
     ac8:	dd800917 	ldw	r22,36(sp)
     acc:	dd400817 	ldw	r21,32(sp)
     ad0:	dd000717 	ldw	r20,28(sp)
     ad4:	dcc00617 	ldw	r19,24(sp)
     ad8:	dc800517 	ldw	r18,20(sp)
     adc:	dc400417 	ldw	r17,16(sp)
     ae0:	dc000317 	ldw	r16,12(sp)
     ae4:	dec00d04 	addi	sp,sp,52
     ae8:	f800283a 	ret

00000aec <alt_up_audio_open_dev>:
{
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_audio_dev *dev = (alt_up_audio_dev*)alt_find_dev(name, &alt_dev_list);
     aec:	d1600104 	addi	r5,gp,-32764
     af0:	0000f3c1 	jmpi	f3c <alt_find_dev>

00000af4 <alt_up_audio_enable_read_interrupt>:
}

void alt_up_audio_enable_read_interrupt(alt_up_audio_dev *audio)
{
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
     af4:	20c00a17 	ldw	r3,40(r4)
     af8:	18800037 	ldwio	r2,0(r3)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_RE_MSK;
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
     afc:	10800054 	ori	r2,r2,1
     b00:	18800035 	stwio	r2,0(r3)
     b04:	f800283a 	ret

00000b08 <alt_up_audio_disable_read_interrupt>:
}

void alt_up_audio_disable_read_interrupt(alt_up_audio_dev *audio)
{
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
     b08:	20c00a17 	ldw	r3,40(r4)
     b0c:	19000037 	ldwio	r4,0(r3)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_RE_MSK;
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
     b10:	00bfff84 	movi	r2,-2
     b14:	2084703a 	and	r2,r4,r2
     b18:	18800035 	stwio	r2,0(r3)
     b1c:	f800283a 	ret

00000b20 <alt_up_audio_enable_write_interrupt>:
}

void alt_up_audio_enable_write_interrupt(alt_up_audio_dev *audio)
{
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
     b20:	20c00a17 	ldw	r3,40(r4)
     b24:	18800037 	ldwio	r2,0(r3)
	// set WE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_WE_MSK;
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
     b28:	10800094 	ori	r2,r2,2
     b2c:	18800035 	stwio	r2,0(r3)
     b30:	f800283a 	ret

00000b34 <alt_up_audio_disable_write_interrupt>:
}

void alt_up_audio_disable_write_interrupt(alt_up_audio_dev *audio)
{
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
     b34:	20c00a17 	ldw	r3,40(r4)
     b38:	19000037 	ldwio	r4,0(r3)
	// set WE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_WE_MSK;
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
     b3c:	00bfff44 	movi	r2,-3
     b40:	2084703a 	and	r2,r4,r2
     b44:	18800035 	stwio	r2,0(r3)
     b48:	f800283a 	ret

00000b4c <alt_up_audio_read_interrupt_pending>:
}

int alt_up_audio_read_interrupt_pending(alt_up_audio_dev *audio)
{
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
     b4c:	20800a17 	ldw	r2,40(r4)
     b50:	10800037 	ldwio	r2,0(r2)
	// return 1 if RI is set to 1
	return ( (ctrl_reg & ALT_UP_AUDIO_CONTROL_RI_MSK) ? 1 : 0 );
     b54:	1004d23a 	srli	r2,r2,8
}
     b58:	1080004c 	andi	r2,r2,1
     b5c:	f800283a 	ret

00000b60 <alt_up_audio_write_interrupt_pending>:

int alt_up_audio_write_interrupt_pending(alt_up_audio_dev *audio)
{
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
     b60:	20800a17 	ldw	r2,40(r4)
     b64:	10800037 	ldwio	r2,0(r2)
	// return the WI value
	return ( (ctrl_reg & ALT_UP_AUDIO_CONTROL_WI_MSK) ? 1 : 0 );
     b68:	1004d27a 	srli	r2,r2,9
}
     b6c:	1080004c 	andi	r2,r2,1
     b70:	f800283a 	ret

00000b74 <alt_up_audio_reset_audio_core>:

void alt_up_audio_reset_audio_core(alt_up_audio_dev *audio)
{
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_AUDIO_CONTROL(audio->base); 
     b74:	20800a17 	ldw	r2,40(r4)
     b78:	10c00037 	ldwio	r3,0(r2)
	// set CR and CW to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_CR_MSK;
	ctrl_reg |= ALT_UP_AUDIO_CONTROL_CW_MSK;
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
     b7c:	19400314 	ori	r5,r3,12
     b80:	11400035 	stwio	r5,0(r2)
	// set CR and CW to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_CR_MSK;
	ctrl_reg &= ~ALT_UP_AUDIO_CONTROL_CW_MSK;
	IOWR_ALT_UP_AUDIO_CONTROL(audio->base, ctrl_reg);
     b84:	00bffcc4 	movi	r2,-13
     b88:	1884703a 	and	r2,r3,r2
     b8c:	20c00a17 	ldw	r3,40(r4)
     b90:	18800035 	stwio	r2,0(r3)
     b94:	f800283a 	ret

00000b98 <alt_up_audio_read_fifo_avail>:
/* Provides number of words of data available in the incoming FIFO: RALC or RARC */
unsigned int alt_up_audio_read_fifo_avail(alt_up_audio_dev *audio, int channel)
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
     b98:	20800a17 	ldw	r2,40(r4)
     b9c:	10800137 	ldwio	r2,4(r2)
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST :
     ba0:	2800031e 	bne	r5,zero,bb0 <alt_up_audio_read_fifo_avail+0x18>
     ba4:	10bfc00c 	andi	r2,r2,65280
     ba8:	1004d23a 	srli	r2,r2,8
     bac:	f800283a 	ret
     bb0:	10803fcc 	andi	r2,r2,255
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
	return (fifospace);
}
     bb4:	f800283a 	ret

00000bb8 <alt_up_audio_write_fifo_space>:
/* Provides the amount of empty space available in the outgoing FIFO: WSLC or WSRC */
unsigned int alt_up_audio_write_fifo_space(alt_up_audio_dev *audio, int channel)
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
     bb8:	20800a17 	ldw	r2,40(r4)
     bbc:	10800137 	ldwio	r2,4(r2)
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
     bc0:	2800021e 	bne	r5,zero,bcc <alt_up_audio_write_fifo_space+0x14>
     bc4:	1004d63a 	srli	r2,r2,24
     bc8:	f800283a 	ret
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
     bcc:	10803fec 	andhi	r2,r2,255
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
	// extract the part for proper Channel Read Space
	fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
     bd0:	1004d43a 	srli	r2,r2,16
		(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
	return (fifospace);
}
     bd4:	f800283a 	ret

00000bd8 <alt_up_audio_read_fifo>:
}

int alt_up_audio_read_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
	unsigned int fifospace;
	int count = 0;
     bd8:	0005883a 	mov	r2,zero
	while ( count < len ) 
     bdc:	1180090e 	bge	r2,r6,c04 <alt_up_audio_read_fifo+0x2c>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
     be0:	22000a17 	ldw	r8,40(r4)
     be4:	40c00137 	ldwio	r3,4(r8)
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
     be8:	3800031e 	bne	r7,zero,bf8 <alt_up_audio_read_fifo+0x20>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for proper Channel Read Space
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
     bec:	18ffc00c 	andi	r3,r3,65280
			:
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
		if (fifospace > 0) 
     bf0:	1800051e 	bne	r3,zero,c08 <alt_up_audio_read_fifo+0x30>
     bf4:	f800283a 	ret
     bf8:	18c03fcc 	andi	r3,r3,255
     bfc:	1800071e 	bne	r3,zero,c1c <alt_up_audio_read_fifo+0x44>
     c00:	f800283a 	ret
     c04:	f800283a 	ret
		{
			buf[count] = (channel == ALT_UP_AUDIO_LEFT) ? 
				IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
     c08:	40c00237 	ldwio	r3,8(r8)
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RALC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RALC_OFST 
			:
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
		if (fifospace > 0) 
		{
			buf[count] = (channel == ALT_UP_AUDIO_LEFT) ? 
     c0c:	28c00015 	stw	r3,0(r5)
				IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base);
			count ++;
     c10:	10800044 	addi	r2,r2,1
     c14:	29400104 	addi	r5,r5,4
     c18:	003ff006 	br	bdc <_gp+0xffff6828>
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_RARC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_RARC_OFST;
		if (fifospace > 0) 
		{
			buf[count] = (channel == ALT_UP_AUDIO_LEFT) ? 
				IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base);
     c1c:	40c00337 	ldwio	r3,12(r8)
     c20:	003ffa06 	br	c0c <_gp+0xffff6858>

00000c24 <alt_up_audio_record_r>:
/* Provides number of words of data available in the incoming FIFO: RALC or RARC */
unsigned int alt_up_audio_read_fifo_avail(alt_up_audio_dev *audio, int channel)
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
     c24:	20800a17 	ldw	r2,40(r4)
     c28:	10800137 	ldwio	r2,4(r2)
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_RIGHT);
	if (data_words <= BUF_THRESHOLD)
     c2c:	00c01804 	movi	r3,96
     c30:	10803fcc 	andi	r2,r2,255
     c34:	1880022e 	bgeu	r3,r2,c40 <alt_up_audio_record_r+0x1c>
		return 0;
	else
		return (alt_up_audio_read_fifo(audio, buf, len, ALT_UP_AUDIO_RIGHT));
     c38:	01c00044 	movi	r7,1
     c3c:	0000bd81 	jmpi	bd8 <alt_up_audio_read_fifo>
}
     c40:	0005883a 	mov	r2,zero
     c44:	f800283a 	ret

00000c48 <alt_up_audio_record_l>:
/* Checks if the read FIFO for the left channel has at least BUF_THRESHOLD data words 
 * available. If it doesn't, then just returns 0. If it does, then data is read from the
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
     c48:	defffc04 	addi	sp,sp,-16
     c4c:	dc400215 	stw	r17,8(sp)
     c50:	2823883a 	mov	r17,r5
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_LEFT);
     c54:	000b883a 	mov	r5,zero
/* Checks if the read FIFO for the left channel has at least BUF_THRESHOLD data words 
 * available. If it doesn't, then just returns 0. If it does, then data is read from the
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
     c58:	dc000115 	stw	r16,4(sp)
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_LEFT);
     c5c:	d9800015 	stw	r6,0(sp)
/* Checks if the read FIFO for the left channel has at least BUF_THRESHOLD data words 
 * available. If it doesn't, then just returns 0. If it does, then data is read from the
 * FIFO up to a maximum of len words, and stored into buf.
 */
unsigned int alt_up_audio_record_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
     c60:	dfc00315 	stw	ra,12(sp)
     c64:	2021883a 	mov	r16,r4
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_LEFT);
     c68:	0000b980 	call	b98 <alt_up_audio_read_fifo_avail>
	if (data_words <= BUF_THRESHOLD)
     c6c:	00c01804 	movi	r3,96
     c70:	d9800017 	ldw	r6,0(sp)
     c74:	1880082e 	bgeu	r3,r2,c98 <alt_up_audio_record_l+0x50>
		return 0;
	else
		return (alt_up_audio_read_fifo(audio, buf, len, ALT_UP_AUDIO_LEFT));
     c78:	000f883a 	mov	r7,zero
     c7c:	880b883a 	mov	r5,r17
     c80:	8009883a 	mov	r4,r16
}
     c84:	dfc00317 	ldw	ra,12(sp)
     c88:	dc400217 	ldw	r17,8(sp)
     c8c:	dc000117 	ldw	r16,4(sp)
     c90:	dec00404 	addi	sp,sp,16
{
	unsigned int data_words = alt_up_audio_read_fifo_avail (audio, ALT_UP_AUDIO_LEFT);
	if (data_words <= BUF_THRESHOLD)
		return 0;
	else
		return (alt_up_audio_read_fifo(audio, buf, len, ALT_UP_AUDIO_LEFT));
     c94:	0000bd81 	jmpi	bd8 <alt_up_audio_read_fifo>
}
     c98:	0005883a 	mov	r2,zero
     c9c:	dfc00317 	ldw	ra,12(sp)
     ca0:	dc400217 	ldw	r17,8(sp)
     ca4:	dc000117 	ldw	r16,4(sp)
     ca8:	dec00404 	addi	sp,sp,16
     cac:	f800283a 	ret

00000cb0 <alt_up_audio_write_fifo>:

int alt_up_audio_write_fifo(alt_up_audio_dev *audio, unsigned int *buf, int len, int channel)
{
	unsigned int fifospace;
	int count = 0;
	while ( count < len ) 
     cb0:	0005883a 	mov	r2,zero
     cb4:	1180110e 	bge	r2,r6,cfc <alt_up_audio_write_fifo+0x4c>
	{
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
     cb8:	22000a17 	ldw	r8,40(r4)
     cbc:	40c00137 	ldwio	r3,4(r8)
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
     cc0:	3800031e 	bne	r7,zero,cd0 <alt_up_audio_write_fifo+0x20>
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
		if (fifospace > 0) 
     cc4:	1806d63a 	srli	r3,r3,24
     cc8:	1800041e 	bne	r3,zero,cdc <alt_up_audio_write_fifo+0x2c>
     ccc:	f800283a 	ret
		// read the whole fifospace register
		fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
		// extract the part for Left Channel Write Space 
		fifospace = (channel == ALT_UP_AUDIO_LEFT) ? 
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSLC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSLC_OFST :
			(fifospace & ALT_UP_AUDIO_FIFOSPACE_WSRC_MSK) >> ALT_UP_AUDIO_FIFOSPACE_WSRC_OFST;
     cd0:	18c03fec 	andhi	r3,r3,255
		if (fifospace > 0) 
     cd4:	1800041e 	bne	r3,zero,ce8 <alt_up_audio_write_fifo+0x38>
     cd8:	f800283a 	ret
		{
			if (channel == ALT_UP_AUDIO_LEFT) 
				IOWR_ALT_UP_AUDIO_LEFTDATA(audio->base, buf[count++]);
     cdc:	28c00017 	ldw	r3,0(r5)
     ce0:	40c00235 	stwio	r3,8(r8)
     ce4:	00000206 	br	cf0 <alt_up_audio_write_fifo+0x40>
			else
				IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, buf[count++]);
     ce8:	28c00017 	ldw	r3,0(r5)
     cec:	40c00335 	stwio	r3,12(r8)
     cf0:	10800044 	addi	r2,r2,1
     cf4:	29400104 	addi	r5,r5,4
     cf8:	003fee06 	br	cb4 <_gp+0xffff6900>
			// no more space to write
			break;
		}
	}
	return count;
}
     cfc:	f800283a 	ret

00000d00 <alt_up_audio_play_r>:
/* Checks if the write FIFO for the right channel has at least BUF_THRESHOLD space available.
 * If it doesn't, then just returns 0. If it does, then data from buf is written into the 
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
     d00:	defffc04 	addi	sp,sp,-16
     d04:	dc400215 	stw	r17,8(sp)
     d08:	2823883a 	mov	r17,r5
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_RIGHT);
     d0c:	01400044 	movi	r5,1
/* Checks if the write FIFO for the right channel has at least BUF_THRESHOLD space available.
 * If it doesn't, then just returns 0. If it does, then data from buf is written into the 
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
     d10:	dc000115 	stw	r16,4(sp)
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_RIGHT);
     d14:	d9800015 	stw	r6,0(sp)
/* Checks if the write FIFO for the right channel has at least BUF_THRESHOLD space available.
 * If it doesn't, then just returns 0. If it does, then data from buf is written into the 
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_r(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
     d18:	dfc00315 	stw	ra,12(sp)
     d1c:	2021883a 	mov	r16,r4
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_RIGHT);
     d20:	0000bb80 	call	bb8 <alt_up_audio_write_fifo_space>
	if (space <= BUF_THRESHOLD)
     d24:	00c01804 	movi	r3,96
     d28:	d9800017 	ldw	r6,0(sp)
     d2c:	1880082e 	bgeu	r3,r2,d50 <alt_up_audio_play_r+0x50>
		return 0;
	else
		return (alt_up_audio_write_fifo(audio, buf, len, ALT_UP_AUDIO_RIGHT));
     d30:	01c00044 	movi	r7,1
     d34:	880b883a 	mov	r5,r17
     d38:	8009883a 	mov	r4,r16
}
     d3c:	dfc00317 	ldw	ra,12(sp)
     d40:	dc400217 	ldw	r17,8(sp)
     d44:	dc000117 	ldw	r16,4(sp)
     d48:	dec00404 	addi	sp,sp,16
{
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_RIGHT);
	if (space <= BUF_THRESHOLD)
		return 0;
	else
		return (alt_up_audio_write_fifo(audio, buf, len, ALT_UP_AUDIO_RIGHT));
     d4c:	0000cb01 	jmpi	cb0 <alt_up_audio_write_fifo>
}
     d50:	0005883a 	mov	r2,zero
     d54:	dfc00317 	ldw	ra,12(sp)
     d58:	dc400217 	ldw	r17,8(sp)
     d5c:	dc000117 	ldw	r16,4(sp)
     d60:	dec00404 	addi	sp,sp,16
     d64:	f800283a 	ret

00000d68 <alt_up_audio_play_l>:
/* Provides the amount of empty space available in the outgoing FIFO: WSLC or WSRC */
unsigned int alt_up_audio_write_fifo_space(alt_up_audio_dev *audio, int channel)
{
	unsigned int fifospace;
	// read the whole fifospace register
	fifospace = IORD_ALT_UP_AUDIO_FIFOSPACE(audio->base);
     d68:	20800a17 	ldw	r2,40(r4)
     d6c:	10800137 	ldwio	r2,4(r2)
 * FIFO, up to a maximum of len words.
 */
unsigned int alt_up_audio_play_l(alt_up_audio_dev *audio, unsigned int *buf, int len)
{
	unsigned int space = alt_up_audio_write_fifo_space (audio, ALT_UP_AUDIO_LEFT);
	if (space <= BUF_THRESHOLD)
     d70:	00c01804 	movi	r3,96
     d74:	1004d63a 	srli	r2,r2,24
     d78:	1880022e 	bgeu	r3,r2,d84 <alt_up_audio_play_l+0x1c>
		return 0;
	else
		return (alt_up_audio_write_fifo(audio, buf, len, ALT_UP_AUDIO_LEFT));
     d7c:	000f883a 	mov	r7,zero
     d80:	0000cb01 	jmpi	cb0 <alt_up_audio_write_fifo>
}
     d84:	0005883a 	mov	r2,zero
     d88:	f800283a 	ret

00000d8c <alt_up_audio_read_fifo_head>:
	}
	return count;
}

unsigned int alt_up_audio_read_fifo_head(alt_up_audio_dev *audio, int channel)
{
     d8c:	20800a17 	ldw	r2,40(r4)
	return ( (channel == ALT_UP_AUDIO_LEFT) ?  IORD_ALT_UP_AUDIO_LEFTDATA(audio->base) :
     d90:	2800021e 	bne	r5,zero,d9c <alt_up_audio_read_fifo_head+0x10>
     d94:	10800237 	ldwio	r2,8(r2)
     d98:	f800283a 	ret
				IORD_ALT_UP_AUDIO_RIGHTDATA(audio->base) );
     d9c:	10800337 	ldwio	r2,12(r2)
}
     da0:	f800283a 	ret

00000da4 <alt_up_audio_write_fifo_head>:

void alt_up_audio_write_fifo_head(alt_up_audio_dev *audio, unsigned int data, int channel)
{
     da4:	20800a17 	ldw	r2,40(r4)
	if (channel == ALT_UP_AUDIO_LEFT) 
     da8:	3000021e 	bne	r6,zero,db4 <alt_up_audio_write_fifo_head+0x10>
		IOWR_ALT_UP_AUDIO_LEFTDATA(audio->base, data);
     dac:	11400235 	stwio	r5,8(r2)
     db0:	f800283a 	ret
	else
		IOWR_ALT_UP_AUDIO_RIGHTDATA(audio->base, data);
     db4:	11400335 	stwio	r5,12(r2)
     db8:	f800283a 	ret

00000dbc <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
     dbc:	d0a45317 	ldw	r2,-28340(gp)
     dc0:	10001a26 	beq	r2,zero,e2c <alt_alarm_start+0x70>
  {
    if (alarm)
     dc4:	20001b26 	beq	r4,zero,e34 <alt_alarm_start+0x78>
    {
      alarm->callback = callback;
     dc8:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
     dcc:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     dd0:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     dd4:	00bfff84 	movi	r2,-2
     dd8:	1884703a 	and	r2,r3,r2
     ddc:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
     de0:	d0a45217 	ldw	r2,-28344(gp)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
     de4:	11800044 	addi	r6,r2,1
     de8:	314b883a 	add	r5,r6,r5
     dec:	21400215 	stw	r5,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
     df0:	2880032e 	bgeu	r5,r2,e00 <alt_alarm_start+0x44>
      {
        alarm->rollover = 1;
     df4:	00800044 	movi	r2,1
     df8:	20800405 	stb	r2,16(r4)
     dfc:	00000106 	br	e04 <alt_alarm_start+0x48>
      }
      else
      {
        alarm->rollover = 0;
     e00:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
     e04:	d0a00704 	addi	r2,gp,-32740
     e08:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
     e0c:	d0a00717 	ldw	r2,-32740(gp)
     e10:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
     e14:	d0a00717 	ldw	r2,-32740(gp)
  list->next           = entry;
     e18:	d1200715 	stw	r4,-32740(gp)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
     e1c:	11000115 	stw	r4,4(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     e20:	1801703a 	wrctl	status,r3
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
      alt_irq_enable_all (irq_context);

      return 0;
     e24:	0005883a 	mov	r2,zero
     e28:	f800283a 	ret
      return -EINVAL;
    }
  }
  else
  {
    return -ENOTSUP;
     e2c:	00bfde84 	movi	r2,-134
     e30:	f800283a 	ret

      return 0;
    }
    else
    {
      return -EINVAL;
     e34:	00bffa84 	movi	r2,-22
  }
  else
  {
    return -ENOTSUP;
  }
}
     e38:	f800283a 	ret

00000e3c <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
     e3c:	014666b4 	movhi	r5,6554
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
     e40:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
     e44:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
     e48:	dc000015 	stw	r16,0(sp)
     e4c:	dfc00115 	stw	ra,4(sp)
     e50:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
     e54:	00003b80 	call	3b8 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
     e58:	10001026 	beq	r2,zero,e9c <alt_busy_sleep+0x60>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
     e5c:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
     e60:	013999b4 	movhi	r4,58982
     e64:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
     e68:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
     e6c:	211999c4 	addi	r4,r4,26215
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
     e70:	297fffc4 	addi	r5,r5,-1
     e74:	283ffe1e 	bne	r5,zero,e70 <_gp+0xffff6abc>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
     e78:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
     e7c:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
     e80:	18bffb16 	blt	r3,r2,e70 <_gp+0xffff6abc>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
     e84:	01400144 	movi	r5,5
     e88:	8009883a 	mov	r4,r16
     e8c:	00012240 	call	1224 <__mulsi3>
     e90:	10bfffc4 	addi	r2,r2,-1
     e94:	103ffe1e 	bne	r2,zero,e90 <_gp+0xffff6adc>
     e98:	00000506 	br	eb0 <alt_busy_sleep+0x74>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
     e9c:	01400144 	movi	r5,5
     ea0:	8009883a 	mov	r4,r16
     ea4:	00012240 	call	1224 <__mulsi3>
     ea8:	10bfffc4 	addi	r2,r2,-1
     eac:	00bffe16 	blt	zero,r2,ea8 <_gp+0xffff6af4>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
     eb0:	0005883a 	mov	r2,zero
     eb4:	dfc00117 	ldw	ra,4(sp)
     eb8:	dc000017 	ldw	r16,0(sp)
     ebc:	dec00204 	addi	sp,sp,8
     ec0:	f800283a 	ret

00000ec4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
     ec4:	f800283a 	ret

00000ec8 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
     ec8:	3005883a 	mov	r2,r6
     ecc:	f800283a 	ret

00000ed0 <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
     ed0:	20000226 	beq	r4,zero,edc <alt_dev_llist_insert+0xc>
     ed4:	20800217 	ldw	r2,8(r4)
     ed8:	1000101e 	bne	r2,zero,f1c <alt_dev_llist_insert+0x4c>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
     edc:	d0a00517 	ldw	r2,-32748(gp)
     ee0:	10000926 	beq	r2,zero,f08 <alt_dev_llist_insert+0x38>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
     ee4:	deffff04 	addi	sp,sp,-4
     ee8:	dfc00015 	stw	ra,0(sp)
     eec:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
     ef0:	00c00584 	movi	r3,22
     ef4:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
     ef8:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
     efc:	dfc00017 	ldw	ra,0(sp)
     f00:	dec00104 	addi	sp,sp,4
     f04:	f800283a 	ret
     f08:	d0a45504 	addi	r2,gp,-28332
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
     f0c:	00c00584 	movi	r3,22
     f10:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
     f14:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
     f18:	f800283a 	ret

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
     f1c:	28800017 	ldw	r2,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
     f20:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
     f24:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
     f28:	28800017 	ldw	r2,0(r5)
     f2c:	11000115 	stw	r4,4(r2)
  list->next           = entry;
     f30:	29000015 	stw	r4,0(r5)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
     f34:	0005883a 	mov	r2,zero
     f38:	f800283a 	ret

00000f3c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
     f3c:	defffb04 	addi	sp,sp,-20
     f40:	dcc00315 	stw	r19,12(sp)
     f44:	dc800215 	stw	r18,8(sp)
     f48:	dc400115 	stw	r17,4(sp)
     f4c:	dc000015 	stw	r16,0(sp)
     f50:	dfc00415 	stw	ra,16(sp)
     f54:	2027883a 	mov	r19,r4
     f58:	2823883a 	mov	r17,r5
  alt_dev* next = (alt_dev*) llist->next;
     f5c:	2c000017 	ldw	r16,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
     f60:	00012080 	call	1208 <strlen>
     f64:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
     f68:	84400726 	beq	r16,r17,f88 <alt_find_dev+0x4c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
     f6c:	81000217 	ldw	r4,8(r16)
     f70:	900d883a 	mov	r6,r18
     f74:	980b883a 	mov	r5,r19
     f78:	00011b00 	call	11b0 <memcmp>
     f7c:	10000426 	beq	r2,zero,f90 <alt_find_dev+0x54>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
     f80:	84000017 	ldw	r16,0(r16)
     f84:	003ff806 	br	f68 <_gp+0xffff6bb4>
  }
  
  /* No match found */
  
  return NULL;
     f88:	0005883a 	mov	r2,zero
     f8c:	00000106 	br	f94 <alt_find_dev+0x58>
     f90:	8005883a 	mov	r2,r16
}
     f94:	dfc00417 	ldw	ra,16(sp)
     f98:	dcc00317 	ldw	r19,12(sp)
     f9c:	dc800217 	ldw	r18,8(sp)
     fa0:	dc400117 	ldw	r17,4(sp)
     fa4:	dc000017 	ldw	r16,0(sp)
     fa8:	dec00504 	addi	sp,sp,20
     fac:	f800283a 	ret

00000fb0 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
     fb0:	f800283a 	ret

00000fb4 <alt_irq_register>:
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
     fb4:	008007c4 	movi	r2,31
     fb8:	11002136 	bltu	r2,r4,1040 <alt_irq_register+0x8c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     fbc:	000f303a 	rdctl	r7,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     fc0:	00ffff84 	movi	r3,-2
     fc4:	38c4703a 	and	r2,r7,r3
     fc8:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
     fcc:	200490fa 	slli	r2,r4,3
     fd0:	02000034 	movhi	r8,0
     fd4:	420d4304 	addi	r8,r8,13580
     fd8:	4085883a 	add	r2,r8,r2
     fdc:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = context;
     fe0:	11400115 	stw	r5,4(r2)
     fe4:	00800044 	movi	r2,1

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
     fe8:	30000726 	beq	r6,zero,1008 <alt_irq_register+0x54>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     fec:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     ff0:	28c6703a 	and	r3,r5,r3
     ff4:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
     ff8:	d0e45117 	ldw	r3,-28348(gp)
     ffc:	1104983a 	sll	r2,r2,r4
    1000:	10c4b03a 	or	r2,r2,r3
    1004:	00000706 	br	1024 <alt_irq_register+0x70>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1008:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    100c:	28c6703a 	and	r3,r5,r3
    1010:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
    1014:	1104983a 	sll	r2,r2,r4
    1018:	d0e45117 	ldw	r3,-28348(gp)
    101c:	0084303a 	nor	r2,zero,r2
    1020:	10c4703a 	and	r2,r2,r3
    1024:	d0a45115 	stw	r2,-28348(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1028:	d0a45117 	ldw	r2,-28348(gp)
    102c:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1030:	2801703a 	wrctl	status,r5
    1034:	3801703a 	wrctl	status,r7
    1038:	0005883a 	mov	r2,zero
    103c:	f800283a 	ret
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
    1040:	00bffa84 	movi	r2,-22
    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);

    alt_irq_enable_all(status);
  }
  return rc; 
}
    1044:	f800283a 	ret

00001048 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1048:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    104c:	00bfff84 	movi	r2,-2
    1050:	1884703a 	and	r2,r3,r2
    1054:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    1058:	21400117 	ldw	r5,4(r4)
    105c:	20800017 	ldw	r2,0(r4)
    1060:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
    1064:	21400117 	ldw	r5,4(r4)
    1068:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    106c:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
    1070:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1074:	1801703a 	wrctl	status,r3
    1078:	f800283a 	ret

0000107c <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    107c:	d0a45217 	ldw	r2,-28344(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    1080:	defffb04 	addi	sp,sp,-20
    1084:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    1088:	d4200717 	ldw	r16,-32740(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    108c:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    1090:	dc800215 	stw	r18,8(sp)
    1094:	dc400115 	stw	r17,4(sp)
    1098:	dfc00415 	stw	ra,16(sp)
    109c:	dcc00315 	stw	r19,12(sp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    10a0:	d0a45215 	stw	r2,-28344(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    10a4:	d4600704 	addi	r17,gp,-32740
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
    10a8:	04800044 	movi	r18,1

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    10ac:	84401a26 	beq	r16,r17,1118 <alt_tick+0x9c>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    10b0:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
    10b4:	84c00017 	ldw	r19,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    10b8:	10000326 	beq	r2,zero,10c8 <alt_tick+0x4c>
    10bc:	d0a45217 	ldw	r2,-28344(gp)
    10c0:	1000011e 	bne	r2,zero,10c8 <alt_tick+0x4c>
    {
      alarm->rollover = 0;
    10c4:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    10c8:	d0e45217 	ldw	r3,-28344(gp)
    10cc:	80800217 	ldw	r2,8(r16)
    10d0:	18800f36 	bltu	r3,r2,1110 <alt_tick+0x94>
    10d4:	80800403 	ldbu	r2,16(r16)
    10d8:	10000d1e 	bne	r2,zero,1110 <alt_tick+0x94>
    {
      next_callback = alarm->callback (alarm->context);
    10dc:	80800317 	ldw	r2,12(r16)
    10e0:	81000517 	ldw	r4,20(r16)
    10e4:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    10e8:	1000031e 	bne	r2,zero,10f8 <alt_tick+0x7c>
      {
        alt_alarm_stop (alarm);
    10ec:	8009883a 	mov	r4,r16
    10f0:	00010480 	call	1048 <alt_alarm_stop>
    10f4:	00000606 	br	1110 <alt_tick+0x94>
      }
      else
      {
        alarm->time += next_callback;
    10f8:	80c00217 	ldw	r3,8(r16)
    10fc:	10c5883a 	add	r2,r2,r3
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    1100:	d0e45217 	ldw	r3,-28344(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
    1104:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    1108:	10c0012e 	bgeu	r2,r3,1110 <alt_tick+0x94>
        {
          alarm->rollover = 1;
    110c:	84800405 	stb	r18,16(r16)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    1110:	9821883a 	mov	r16,r19
    1114:	003fe506 	br	10ac <_gp+0xffff6cf8>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    1118:	dfc00417 	ldw	ra,16(sp)
    111c:	dcc00317 	ldw	r19,12(sp)
    1120:	dc800217 	ldw	r18,8(sp)
    1124:	dc400117 	ldw	r17,4(sp)
    1128:	dc000017 	ldw	r16,0(sp)
    112c:	dec00504 	addi	sp,sp,20
    1130:	f800283a 	ret

00001134 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    1134:	000170fa 	wrctl	ienable,zero
    1138:	f800283a 	ret

0000113c <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
    113c:	213ffe84 	addi	r4,r4,-6
    1140:	008003c4 	movi	r2,15
    1144:	11001636 	bltu	r2,r4,11a0 <alt_exception_cause_generated_bad_addr+0x64>
    1148:	200890ba 	slli	r4,r4,2
    114c:	00800034 	movhi	r2,0
    1150:	10845804 	addi	r2,r2,4448
    1154:	2089883a 	add	r4,r4,r2
    1158:	20800017 	ldw	r2,0(r4)
    115c:	1000683a 	jmp	r2
    1160:	000011a8 	cmpgeui	zero,zero,70
    1164:	000011a8 	cmpgeui	zero,zero,70
    1168:	000011a0 	cmpeqi	zero,zero,70
    116c:	000011a0 	cmpeqi	zero,zero,70
    1170:	000011a0 	cmpeqi	zero,zero,70
    1174:	000011a8 	cmpgeui	zero,zero,70
    1178:	000011a0 	cmpeqi	zero,zero,70
    117c:	000011a0 	cmpeqi	zero,zero,70
    1180:	000011a8 	cmpgeui	zero,zero,70
    1184:	000011a8 	cmpgeui	zero,zero,70
    1188:	000011a0 	cmpeqi	zero,zero,70
    118c:	000011a8 	cmpgeui	zero,zero,70
    1190:	000011a0 	cmpeqi	zero,zero,70
    1194:	000011a0 	cmpeqi	zero,zero,70
    1198:	000011a0 	cmpeqi	zero,zero,70
    119c:	000011a8 	cmpgeui	zero,zero,70
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    11a0:	0005883a 	mov	r2,zero
    11a4:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    11a8:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
    11ac:	f800283a 	ret

000011b0 <memcmp>:
    11b0:	218d883a 	add	r6,r4,r6
    11b4:	21800826 	beq	r4,r6,11d8 <memcmp+0x28>
    11b8:	20800003 	ldbu	r2,0(r4)
    11bc:	28c00003 	ldbu	r3,0(r5)
    11c0:	10c00226 	beq	r2,r3,11cc <memcmp+0x1c>
    11c4:	10c5c83a 	sub	r2,r2,r3
    11c8:	f800283a 	ret
    11cc:	21000044 	addi	r4,r4,1
    11d0:	29400044 	addi	r5,r5,1
    11d4:	003ff706 	br	11b4 <_gp+0xffff6e00>
    11d8:	0005883a 	mov	r2,zero
    11dc:	f800283a 	ret

000011e0 <memcpy>:
    11e0:	2005883a 	mov	r2,r4
    11e4:	2007883a 	mov	r3,r4
    11e8:	218d883a 	add	r6,r4,r6
    11ec:	19800526 	beq	r3,r6,1204 <memcpy+0x24>
    11f0:	29000003 	ldbu	r4,0(r5)
    11f4:	18c00044 	addi	r3,r3,1
    11f8:	29400044 	addi	r5,r5,1
    11fc:	193fffc5 	stb	r4,-1(r3)
    1200:	003ffa06 	br	11ec <_gp+0xffff6e38>
    1204:	f800283a 	ret

00001208 <strlen>:
    1208:	2005883a 	mov	r2,r4
    120c:	10c00007 	ldb	r3,0(r2)
    1210:	18000226 	beq	r3,zero,121c <strlen+0x14>
    1214:	10800044 	addi	r2,r2,1
    1218:	003ffc06 	br	120c <_gp+0xffff6e58>
    121c:	1105c83a 	sub	r2,r2,r4
    1220:	f800283a 	ret

00001224 <__mulsi3>:
    1224:	0005883a 	mov	r2,zero
    1228:	20000726 	beq	r4,zero,1248 <__mulsi3+0x24>
    122c:	20c0004c 	andi	r3,r4,1
    1230:	2008d07a 	srli	r4,r4,1
    1234:	18000126 	beq	r3,zero,123c <__mulsi3+0x18>
    1238:	1145883a 	add	r2,r2,r5
    123c:	294b883a 	add	r5,r5,r5
    1240:	203ffa1e 	bne	r4,zero,122c <_gp+0xffff6e78>
    1244:	f800283a 	ret
    1248:	f800283a 	ret
