-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;

entity UALCMDBuffers is
port (
	clk : in std_logic;
    reset : in std_logic;
	buff_SEL_FCT_in : in std_logic_vector(3 downto 0);
    buff_SEL_OUT_in : in std_logic_vector(1 downto 0);
    buff_SEL_FCT_out : out std_logic_vector(3 downto 0);
    buff_SEL_OUT_out : out std_logic_vector(1 downto 0)
);
end UALCMDBuffers;

architecture UALCMDBuffers_Arch of UALCMDBuffers is

begin
	
    buff_SEL_FCT_Proc : process(reset, clk)
    begin
    	if reset = '1' then
        	buff_SEL_FCT_out <= (others => '0');
        elsif(rising_edge(clk)) then
        	buff_SEL_FCT_out <= buff_SEL_FCT_in;
        end if;
    end process;

    buff_SEL_OUT_Proc : process(reset, clk)
    begin
    	if reset = '1' then
        	buff_SEL_OUT_out <= (others => '0');
        elsif(rising_edge(clk)) then
        	buff_SEL_OUT_out <= buff_SEL_OUT_in;
        end if;
    end process;

end UALCMDBuffers_Arch;