import os
import shutil

from assassyn.frontend import *
from assassyn.backend import elaborate, config
from assassyn import utils

# å¯¼å…¥æ‰€æœ‰æ¨¡å—
from control_signals import *
from fetch import Fetcher, FetcherImpl
from decoder import Decoder, DecoderImpl
from data_hazard import DataHazardUnit
from execution import Execution
from memory import MemoryAccess
from writeback import WriteBack

# å…¨å±€å·¥ä½œåŒºè·¯å¾„
current_path = os.path.dirname(os.path.abspath(__file__))
workspace = os.path.join(current_path, ".workspace")


def convert_bin_to_hex(bin_path, hex_path):
    """
    å°†äºŒè¿›åˆ¶æ–‡ä»¶è½¬æ¢ä¸º hex æ–‡æœ¬æ ¼å¼
    æ¯è¡Œä¸€ä¸ª 32 ä½å­— (8 ä¸ªåå…­è¿›åˆ¶å­—ç¬¦, å°å†™, æ—  0x å‰ç¼€)
    
    å‚æ•°:
        bin_path: è¾“å…¥çš„äºŒè¿›åˆ¶æ–‡ä»¶è·¯å¾„
        hex_path: è¾“å‡ºçš„ hex æ–‡æœ¬æ–‡ä»¶è·¯å¾„
    """
    with open(bin_path, 'rb') as f_in, open(hex_path, 'w') as f_out:
        while True:
            # æ¯æ¬¡è¯»å– 4 å­—èŠ‚ (32 ä½)
            chunk = f_in.read(4)
            if not chunk:
                break
            
            # å¦‚æœä¸è¶³ 4 å­—èŠ‚ï¼Œè¡¥ 0
            if len(chunk) < 4:
                chunk = chunk + b'\x00' * (4 - len(chunk))
            
            # è½¬æ¢ä¸ºå°ç«¯åºçš„ 32 ä½æ•´æ•°ï¼Œç„¶åè½¬ä¸º 8 ä½åå…­è¿›åˆ¶å­—ç¬¦ä¸²
            word = int.from_bytes(chunk, byteorder='little')
            f_out.write(f"{word:08x}\n")


# å¤åˆ¶æ–‡ä»¶è¿›å…¥å½“å‰ç›®å½•ä¸‹æŒ‡å®šè·¯å¾„ï¼ˆæ²™ç›’ï¼‰
def load_test_case(case_name, source_subdir="main_test"):
    # =========================================================
    # 1. è·¯å¾„è®¡ç®— (ä½¿ç”¨ç»å¯¹è·¯å¾„è§£å†³ Apptainer/æŒ‚è½½é—®é¢˜)
    # =========================================================

    # è·å–å½“å‰è„šæœ¬ (src/main.py) çš„ç»å¯¹è·¯å¾„
    current_file_path = os.path.abspath(__file__)
    # è·å– src ç›®å½•
    src_dir = os.path.dirname(current_file_path)
    # è·å–é¡¹ç›®æ ¹ç›®å½• (å‡è®¾ src çš„ä¸Šä¸€çº§æ˜¯é¡¹ç›®æ ¹ç›®å½•)
    project_root = os.path.dirname(src_dir)

    # æ„é€ æºæ–‡ä»¶ç›®å½•: .../Assassyn-CPU/main_test
    source_dir = os.path.join(project_root, source_subdir)

    # æ„é€ æ²™ç›’ç›®å½•: .../Assassyn-CPU/src/.workspace
    workspace_dir = os.path.join(src_dir, ".workspace")

    print(f"[*] Source Dir: {source_dir}")
    print(f"[*] Workspace : {workspace_dir}")

    # =========================================================
    # 2. ç¯å¢ƒæ¸…ç† (æ²™ç›’é‡ç½®)
    # =========================================================
    if os.path.exists(workspace_dir):
        shutil.rmtree(workspace_dir)  # æš´åŠ›åˆ é™¤æ—§ç›®å½•
    os.makedirs(workspace_dir)  # é‡å»ºç©ºç›®å½•

    # =========================================================
    # 3. æ–‡ä»¶è½¬æ¢ (ä» .bin åˆ° .exe/.data)
    # =========================================================

    # å®šä¹‰æºæ–‡ä»¶å (äºŒè¿›åˆ¶æ–‡ä»¶)
    src_text_bin = os.path.join(source_dir, f"{case_name}_text.bin")
    src_data_bin = os.path.join(source_dir, f"{case_name}_data.bin")

    # å®šä¹‰ç›®æ ‡æ–‡ä»¶å (ç¡¬ä»¶å†™æ­»çš„å›ºå®šåå­—)
    dst_ins = os.path.join(workspace_dir, f"workload.exe")
    dst_mem = os.path.join(workspace_dir, f"workload.data")

    # --- è½¬æ¢æŒ‡ä»¤æ–‡ä»¶ (.bin -> .exe) -> icache ---
    if os.path.exists(src_text_bin):
        convert_bin_to_hex(src_text_bin, dst_ins)
        print(f"  -> Converted Instruction: {case_name}_text.bin ==> workload.exe")
    else:
        # å¦‚æœæ‰¾ä¸åˆ°æºæ–‡ä»¶ï¼ŒæŠ›å‡ºé”™è¯¯ï¼ˆå› ä¸ºæŒ‡ä»¤æ–‡ä»¶æ˜¯å¿…é¡»çš„ï¼‰
        raise FileNotFoundError(f"Test case not found: {src_text_bin}")

    # --- è½¬æ¢æ•°æ®æ–‡ä»¶ (.bin -> .data) -> dcache ---
    if os.path.exists(src_data_bin):
        # æ£€æŸ¥æ–‡ä»¶æ˜¯å¦ä¸ºç©º
        if os.path.getsize(src_data_bin) > 0:
            convert_bin_to_hex(src_data_bin, dst_mem)
            print(f"  -> Converted Memory Data: {case_name}_data.bin ==> workload.data")
        else:
            # å¦‚æœæ•°æ®æ–‡ä»¶ä¸ºç©ºï¼Œåˆ›å»ºä¸€ä¸ªç©ºçš„ hex æ–‡ä»¶
            with open(dst_mem, "w") as f:
                pass
            print(f"  -> Data file is empty, created empty: workload.data")
    else:
        # å¦‚æœæ²¡æœ‰æ•°æ®æ–‡ä»¶ï¼ˆæœ‰äº›ç®€å•æµ‹è¯•ä¸éœ€è¦ï¼‰ï¼Œåˆ›å»ºä¸€ä¸ªç©ºæ–‡ä»¶é˜²æ­¢æŠ¥é”™
        with open(dst_mem, "w") as f:
            pass
        print(f"  -> No .data found, created empty: workload.data")


class Driver(Module):
    def __init__(self):
        super().__init__(ports={})

    @module.combinational
    def build(self, fetcher: Module):
        fetcher.async_called()


def build_cpu(depth_log=16):
    sys_name = "rv32i_cpu"
    sys = SysBuilder(sys_name)

    data_path = os.path.join(workspace, f"workload.data")
    ins_path = os.path.join(workspace, f"workload.exe")
    print(f"[*] Data Path: {data_path}")
    print(f"[*] Ins Path: {ins_path}")

    with sys:
        # 1. ç‰©ç†èµ„æºåˆå§‹åŒ–
        dcache = SRAM(width=32, depth=1 << depth_log, init_file=data_path)
        dcache.name = "dcache"
        icache = SRAM(width=32, depth=1 << depth_log, init_file=ins_path)
        icache.name = "icache"

        # å¯„å­˜å™¨å †
        # åˆå§‹åŒ– SP (x2) æŒ‡å‘æ ˆé¡¶
        # RAM å¤§å°: 2^depth_log å­—èŠ‚ï¼Œæ ˆé¡¶åœ¨æœ€é«˜åœ°å€
        STACK_TOP = (1 << depth_log) - 4  # æ ˆé¡¶åœ°å€ï¼ˆå­—å¯¹é½ï¼‰
        reg_init = [0] * 32
        reg_init[2] = STACK_TOP  # x2 = spï¼Œåˆå§‹åŒ–ä¸ºæ ˆé¡¶
        reg_file = RegArray(Bits(32), 32, initializer=reg_init)

        # å…¨å±€çŠ¶æ€å¯„å­˜å™¨
        branch_target_reg = RegArray(Bits(32), 1)
        wb_bypass_reg = RegArray(Bits(32), 1)
        ex_bypass_reg = RegArray(Bits(32), 1)
        mem_bypass_reg = RegArray(Bits(32), 1)

        # 2. æ¨¡å—å®ä¾‹åŒ–
        fetcher = Fetcher()
        fetcher_impl = FetcherImpl()

        decoder = Decoder()
        decoder_impl = DecoderImpl()
        hazard_unit = DataHazardUnit()

        executor = Execution()
        memory_unit = MemoryAccess()
        writeback = WriteBack()

        driver = Driver()

        # 3. é€†åºæ„å»º

        # --- Step A: WB é˜¶æ®µ ---
        wb_rd = writeback.build(
            reg_file=reg_file,
            wb_bypass_reg=wb_bypass_reg,
        )

        # --- Step B: MEM é˜¶æ®µ ---
        mem_rd = memory_unit.build(
            wb_module=writeback,
            sram_dout=dcache.dout,
            mem_bypass_reg=mem_bypass_reg,
        )

        # --- Step C: EX é˜¶æ®µ ---
        ex_rd, ex_is_load = executor.build(
            mem_module=memory_unit,
            ex_mem_bypass=ex_bypass_reg,
            mem_wb_bypass=mem_bypass_reg,
            wb_bypass=wb_bypass_reg,
            branch_target_reg=branch_target_reg,
            dcache=dcache,
        )

        # --- Step D: ID é˜¶æ®µ (Shell) ---
        pre_pkt, rs1, rs2, use1, use2 = decoder.build(
            icache_dout=icache.dout,
            reg_file=reg_file,
        )

        # --- Step E: Hazard Unit ---
        rs1_sel, rs2_sel, stall_if = hazard_unit.build(
            rs1_idx=rs1,
            rs2_idx=rs2,
            rs1_used=use1,
            rs2_used=use2,
            ex_rd=ex_rd,
            ex_is_load=ex_is_load,
            mem_rd=mem_rd,
            wb_rd=wb_rd,
        )

        # --- Step F: ID é˜¶æ®µ (Core) ---
        decoder_impl.build(
            pre=pre_pkt,
            executor=executor,
            rs1_sel=rs1_sel,
            rs2_sel=rs2_sel,
            stall_if=stall_if,
            branch_target_reg=branch_target_reg,
        )

        # --- Step G: IF é˜¶æ®µ ---
        pc_reg, last_pc_reg = fetcher.build()
        fetcher_impl.build(
            pc_reg=pc_reg,
            last_pc_reg=last_pc_reg,
            icache=icache,
            decoder=decoder,
            stall_if=stall_if,
            branch_target=branch_target_reg,
        )

        # --- Step H: è¾…åŠ©é©±åŠ¨ ---
        driver.build(fetcher=fetcher)

    return sys


# ==============================================================================
# ä¸»ç¨‹åºå…¥å£
# ==============================================================================

if __name__ == "__main__":
    # æ„å»º CPU æ¨¡å—
    load_test_case("0to100")
    sys_builder = build_cpu(depth_log=16)
    print(f"ğŸš€ Compiling system: {sys_builder.name}...")

    # é…ç½®
    cfg = config(
        verilog=False,
        sim_threshold=600000,
        resource_base="",
        idle_threshold=600000,
    )

    # ç”Ÿæˆæºç 
    simulator_path, verilog_path = elaborate(sys_builder, **cfg)

    # ç¼–è¯‘äºŒè¿›åˆ¶
    try:
        # build_simulator å†…éƒ¨ä¼šè°ƒç”¨ cargo buildï¼Œå®ƒçš„è¾“å‡ºæˆ‘ä»¬æš‚æ—¶ä¸ç®¡
        # åªè¦æœ€å binary_path å­˜åœ¨å°±è¡Œ
        binary_path = utils.build_simulator(simulator_path)
        print(f"ğŸ”¨ Building binary from: {binary_path}")
    except Exception as e:
        print(f"âŒ Simulator build failed: {e}")
        raise e

    # è¿è¡Œæ¨¡æ‹Ÿå™¨ï¼Œæ•è·è¾“å‡º
    print(f"ğŸƒ Running simulation (Direct Output Mode)...")
    raw = utils.run_simulator(binary_path=binary_path)

    print(raw)
    print("ğŸ” Verifying output...")
