Analysis & Synthesis report for can
Mon Jan 09 12:18:04 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bhg1:auto_generated
 19. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_chg1:auto_generated
 20. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_un81:auto_generated
 22. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated
 27. Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 28. Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 29. Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux
 30. Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001
 31. Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 32. Source assignments for altera_reset_controller:rst_controller
 33. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a
 36. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b
 38. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 40. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram
 41. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 43. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 44. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 45. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 46. Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy
 47. Parameter Settings for User Entity Instance: can_onchip_memory2_0:onchip_memory2_0
 48. Parameter Settings for User Entity Instance: can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1
 50. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID2
 51. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF
 52. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12
 53. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34
 54. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56
 55. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78
 56. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1
 57. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID2
 58. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGCONF
 59. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD12
 60. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD34
 61. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD56
 62. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD78
 63. Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_CONTROL:CAN_CONT|can_register:TIMEREG
 64. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 65. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 66. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 67. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 68. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator
 69. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 70. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 71. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 72. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 75. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
 78. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router|can_mm_interconnect_0_addr_router_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001|can_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router|can_mm_interconnect_0_id_router_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router_001|can_mm_interconnect_0_id_router_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router_002:id_router_002|can_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
 86. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
 87. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
 96. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
 98. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 99. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
100. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
101. altsyncram Parameter Settings by Entity Instance
102. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
103. Port Connectivity Checks: "altera_reset_controller:rst_controller"
104. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
105. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
106. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
107. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
108. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
109. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
110. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router_002:id_router_002|can_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
111. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router|can_mm_interconnect_0_id_router_default_decode:the_default_decode"
112. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001|can_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
113. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router|can_mm_interconnect_0_addr_router_default_decode:the_default_decode"
114. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
115. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
116. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
117. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
118. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
119. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
120. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
121. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
122. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator"
123. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
124. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
125. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
126. Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
127. Port Connectivity Checks: "CAN_Controller_top:can_controller_0|CAN_CONTROL:CAN_CONT|can_register:TIMEREG"
128. Port Connectivity Checks: "CAN_Controller_top:can_controller_0|can_interface:Can_int"
129. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy"
130. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
131. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
132. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_pib:the_can_nios2_qsys_0_nios2_oci_pib"
133. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_fifo:the_can_nios2_qsys_0_nios2_oci_fifo|can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
134. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dtrace:the_can_nios2_qsys_0_nios2_oci_dtrace|can_nios2_qsys_0_nios2_oci_td_mode:can_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
135. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_itrace:the_can_nios2_qsys_0_nios2_oci_itrace"
136. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk"
137. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_xbrk:the_can_nios2_qsys_0_nios2_oci_xbrk"
138. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug"
139. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci"
140. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_test_bench:the_can_nios2_qsys_0_test_bench"
141. Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0"
142. Elapsed Time Per Partition
143. Analysis & Synthesis Messages
144. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 09 12:18:04 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; can                                        ;
; Top-level Entity Name              ; can                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 3,063                                      ;
;     Total combinational functions  ; 2,804                                      ;
;     Dedicated logic registers      ; 1,065                                      ;
; Total registers                    ; 1065                                       ;
; Total pins                         ; 3                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 43,008                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C6       ;                    ;
; Top-level entity name                                                      ; can                ; can                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                     ; Library ;
+--------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; c:/users/hamza/desktop/can/can/db/ip/can/can.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/can.v                                                   ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_bsp.vhd                                  ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_bsp.vhd                                  ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_baudrate_prescaler.vhd                   ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_baudrate_prescaler.vhd                   ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_bit_timing_logic.vhd                     ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_bit_timing_logic.vhd                     ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_crc.vhd                                  ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_crc.vhd                                  ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_control.vhd                              ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_control.vhd                              ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_controller_top.vhd                       ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_controller_top.vhd                       ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_interface.vhd                            ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_interface.vhd                            ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_message.vhd                              ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_message.vhd                              ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_register.vhd                             ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_register.vhd                             ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/cpu_interface.vhd                            ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/cpu_interface.vhd                            ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/switch_ctrl_cpu.vhd                          ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/switch_ctrl_cpu.vhd                          ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_avalon_sc_fifo.v                      ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_avalon_sc_fifo.v                      ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_arbitrator.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_arbitrator.sv                  ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_burst_adapter.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_burst_adapter.sv               ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_burst_uncompressor.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_burst_uncompressor.sv          ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_agent.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_agent.sv                ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_translator.sv           ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_agent.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_agent.sv                 ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_translator.sv            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_translator.sv            ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_width_adapter.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_width_adapter.sv               ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_reset_controller.v                    ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_reset_controller.v                    ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_reset_synchronizer.v                  ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_reset_synchronizer.v                  ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_irq_mapper.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_irq_mapper.sv                            ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0.v                      ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0.v                      ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_addr_router.sv         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_addr_router.sv         ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_addr_router_001.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_addr_router_001.sv     ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux.sv      ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux_001.sv  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux_001.sv  ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux.sv        ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux_002.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux_002.sv    ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_id_router.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_id_router.sv           ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_id_router_002.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_id_router_002.sv       ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_demux_002.sv  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_demux_002.sv  ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux.sv        ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux_001.sv    ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0.v                           ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0.v                           ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_sysclk.v  ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_tck.v     ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_wrapper.v ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_oci_test_bench.v            ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_test_bench.v                ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0_test_bench.v                ; can     ;
; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_onchip_memory2_0.v                       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_onchip_memory2_0.v                       ; can     ;
; altsyncram.tdf                                                                                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc                                                                            ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                                                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                                                                                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal131.inc                                                                                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                    ;         ;
; a_rdenreg.inc                                                                                    ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                                                                                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_bhg1.tdf                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/CAN/can/db/altsyncram_bhg1.tdf                                            ;         ;
; db/altsyncram_chg1.tdf                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/CAN/can/db/altsyncram_chg1.tdf                                            ;         ;
; altera_std_synchronizer.v                                                                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                         ;         ;
; db/altsyncram_un81.tdf                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/CAN/can/db/altsyncram_un81.tdf                                            ;         ;
; sld_virtual_jtag_basic.v                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                          ;         ;
; db/altsyncram_9jc1.tdf                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/CAN/can/db/altsyncram_9jc1.tdf                                            ;         ;
; sld_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                       ;         ;
; sld_jtag_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;         ;
; sld_rom_sr.vhd                                                                                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;         ;
+--------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,063         ;
;                                             ;               ;
; Total combinational functions               ; 2804          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1470          ;
;     -- 3 input functions                    ; 990           ;
;     -- <=2 input functions                  ; 344           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2673          ;
;     -- arithmetic mode                      ; 131           ;
;                                             ;               ;
; Total registers                             ; 1065          ;
;     -- Dedicated logic registers            ; 1065          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 3             ;
; Total memory bits                           ; 43008         ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1066          ;
; Total fan-out                               ; 14914         ;
; Average fan-out                             ; 3.72          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |can                                                                                                             ; 2804 (0)          ; 1065 (0)     ; 43008       ; 0            ; 0       ; 0         ; 3    ; 0            ; |can                                                                                                                                                                                                                                                                                                                                ; can          ;
;    |CAN_Controller_top:can_controller_0|                                                                         ; 1457 (0)          ; 266 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0                                                                                                                                                                                                                                                                                            ; can          ;
;       |CAN_CONTROL:CAN_CONT|                                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_CONTROL:CAN_CONT                                                                                                                                                                                                                                                                       ; can          ;
;          |can_register:TIMEREG|                                                                                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_CONTROL:CAN_CONT|can_register:TIMEREG                                                                                                                                                                                                                                                  ; can          ;
;       |CAN_MESSAGE:CAN_Msg|                                                                                      ; 217 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg                                                                                                                                                                                                                                                                        ; can          ;
;          |can_register:RXMSGCONF|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF                                                                                                                                                                                                                                                 ; can          ;
;          |can_register:RXMSGD12|                                                                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:RXMSGD34|                                                                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:RXMSGD56|                                                                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:RXMSGD78|                                                                                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:RXMSGID1|                                                                                 ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:TXMSGCONF|                                                                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGCONF                                                                                                                                                                                                                                                 ; can          ;
;          |can_register:TXMSGD12|                                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD12                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:TXMSGD34|                                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD34                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:TXMSGD56|                                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD56                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:TXMSGD78|                                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD78                                                                                                                                                                                                                                                  ; can          ;
;          |can_register:TXMSGID1|                                                                                 ; 54 (54)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1                                                                                                                                                                                                                                                  ; can          ;
;       |CPU_INTERFACE:CPU_INT|                                                                                    ; 234 (234)         ; 125 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT                                                                                                                                                                                                                                                                      ; can          ;
;       |SWITCH_CTRL_CPU:sw7|                                                                                      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|SWITCH_CTRL_CPU:sw7                                                                                                                                                                                                                                                                        ; can          ;
;       |can_interface:Can_int|                                                                                    ; 992 (93)          ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int                                                                                                                                                                                                                                                                      ; can          ;
;          |can_baudrate_prescaler:CAN_BRP|                                                                        ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_baudrate_prescaler:CAN_BRP                                                                                                                                                                                                                                       ; can          ;
;          |can_bit_timing_logic:CAN_BTL|                                                                          ; 77 (77)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL                                                                                                                                                                                                                                         ; can          ;
;          |can_bsp:CAN_bit_stream_processor|                                                                      ; 804 (788)         ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor                                                                                                                                                                                                                                     ; can          ;
;             |can_crc:crc_generator|                                                                              ; 16 (16)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|can_crc:crc_generator                                                                                                                                                                                                               ; can          ;
;    |altera_reset_controller:rst_controller|                                                                      ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; can          ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; can          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; can          ;
;    |can_mm_interconnect_0:mm_interconnect_0|                                                                     ; 285 (0)           ; 138 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                        ; can          ;
;       |altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                               ; can          ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                ; can          ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                           ; can          ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                         ; can          ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                  ; can          ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                      ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                    ; can          ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                               ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                             ; can          ;
;       |altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|      ; 15 (9)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                    ; can          ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                         ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                      ; can          ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                     ; can          ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                ; can          ;
;       |altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator|                                ; 7 (7)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator                                                                                                                                                                                                              ; can          ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                 ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                               ; can          ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                          ; can          ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                            ; 31 (31)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                          ; can          ;
;       |altera_merlin_width_adapter:width_adapter|                                                                ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                              ; can          ;
;       |can_mm_interconnect_0_addr_router:addr_router|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                          ; can          ;
;       |can_mm_interconnect_0_addr_router_001:addr_router_001|                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                  ; can          ;
;       |can_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                    ; can          ;
;       |can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                ; can          ;
;       |can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                    ; can          ;
;       |can_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                            ; can          ;
;       |can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                    ; can          ;
;          |altera_merlin_arbitrator:arb|                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; can          ;
;       |can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                          ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                        ; can          ;
;          |altera_merlin_arbitrator:arb|                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; can          ;
;       |can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                  ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                ; can          ;
;    |can_nios2_qsys_0:nios2_qsys_0|                                                                               ; 942 (653)         ; 567 (299)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                  ; can          ;
;       |can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|                                                ; 289 (36)          ; 268 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                        ; can          ;
;          |can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|             ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                              ; can          ;
;             |can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|            ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; can          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|                  ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck                                                            ; can          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy                                                                                ; work         ;
;          |can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|                               ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                ; can          ;
;          |can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break|                                 ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break                                                                                                                                                                  ; can          ;
;          |can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|                                 ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                  ; can          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;          |can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|                                       ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem                                                                                                                                                                        ; can          ;
;             |can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram                                                                                                   ; can          ;
;                |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_un81:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_un81:auto_generated                                          ; work         ;
;       |can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                         ; can          ;
;          |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;             |altsyncram_bhg1:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bhg1:auto_generated                                                                                                                                                                ; work         ;
;       |can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                         ; can          ;
;          |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;             |altsyncram_chg1:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_chg1:auto_generated                                                                                                                                                                ; work         ;
;    |can_onchip_memory2_0:onchip_memory2_0|                                                                       ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                          ; can          ;
;       |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram_9jc1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                            ; 113 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                             ; 112 (74)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                               ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                          ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                             ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                        ; work         ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_un81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; can_nios2_qsys_0_ociram_default_contents.mif ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bhg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; can_nios2_qsys_0_rf_ram_a.mif                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_chg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; can_nios2_qsys_0_rf_ram_b.mif                ;
; can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; can_onchip_memory2_0.hex                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                       ; IP Include File                                                                                 ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |can                                                                                                                                                  ; c:/users/hamza/desktop/can/can/db/ip/can/can.v                                                  ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |can|can_irq_mapper:irq_mapper                                                                                                                        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_irq_mapper.sv                           ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0                                                                                                          ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0.v                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router                                                            ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_addr_router.sv        ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001                                                    ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_addr_router_001.sv    ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_burst_adapter.sv              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator                                ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent      ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                      ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                              ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux_001.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                          ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                      ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                                  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux_002.sv   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router                                                                ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router_001                                                            ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router_002:id_router_002                                                        ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_id_router_002.sv      ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                      ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_translator.sv          ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent           ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_agent.sv               ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                               ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_translator.sv          ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent    ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_master_agent.sv               ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                 ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent       ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                            ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_translator.sv           ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_slave_agent.sv                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo             ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_avalon_sc_fifo.v                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                      ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                              ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_demux_002.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                          ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                  ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux_001.sv   ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_width_adapter.sv              ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                            ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_merlin_width_adapter.sv              ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |can|can_nios2_qsys_0:nios2_qsys_0                                                                                                                    ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_nios2_qsys_0.v                          ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |can|can_onchip_memory2_0:onchip_memory2_0                                                                                                            ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/can_onchip_memory2_0.v                      ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |can|altera_reset_controller:rst_controller                                                                                                           ; c:/users/hamza/desktop/can/can/db/ip/can/submodules/altera_reset_controller.v                   ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                ; Latch Enable Signal                                                                                                                      ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|TxCan_i                                            ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|TRANSMIT_POINT                                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|bus_drive                                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|bus_drive                                     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637                                  ; clk_clk                                                                                                                                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.INTERMISSION_11083                       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.ERROR_DELIMITER_11584                    ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751                 ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[0]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[2]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[3]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[4]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[5]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[6]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[7]                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]                 ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:next_bit                           ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:next_bit                          ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[1]       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[0]      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[0]       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[0]      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[2]       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[0]      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[2]      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[0]     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[1]      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[0]     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[0]      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[0]     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[3]                             ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[0]                            ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[1]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[2]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[3]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[0]                             ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[0]                            ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[1]                             ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[0]                            ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[2]                             ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[0]                            ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.RCV_16641                                   ; clk_clk                                                                                                                                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.I_16645                                     ; clk_clk                                                                                                                                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|busmon_i                                           ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|Sample_point_i                                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|hard_sync_en                                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|hard_sync_en                                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.TRAN_15119                                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.TRAN                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[7]                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[3]                     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[5]                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[3]                     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[6]                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[3]                     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[3]                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[3]                     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[4]                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[3]                     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|intermission_read_sof                          ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|intermission_read_sof                         ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0]                    ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0]                   ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[1]                    ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0]                   ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[2]                    ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0]                   ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[3]                    ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0]                   ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[1]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[2]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[3]                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[3]                                ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[3]                               ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[2]                                ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[2]                               ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[0]                                ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[0]                               ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[1]                                ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_inner_dlc[1]                               ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[2]  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[0] ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_recessive_stuff_counter[2] ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[0]  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[0] ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[1]  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[0] ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_recessive_stuff_counter[0] ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_recessive_stuff_counter[1] ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[7]                       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[3]                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[10]                                                              ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                        ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[8]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[9]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[7]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[4]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[6]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[5]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[3]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[0]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[2]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_data_id1_in[1]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|crc_input                                      ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|crc_input                                     ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|crc_init                                       ; GND                                                                                                                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|crc_enable                                     ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|crc_enable                                    ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.RCV_15191                                   ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.TRAN                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.I_15263                                     ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.TRAN                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.WFBI_16649                                  ; clk_clk                                                                                                                                  ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[0]                           ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[0]                          ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[1]                           ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[0]                          ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[2]                           ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[0]                          ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[3]                           ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[0]                          ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_first_dominant               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_first_dominant              ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[6]                       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[3]                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[5]                       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[3]                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[4]                       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[3]                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[3]                       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[3]                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.WFBI_15335                                  ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.TRAN                                       ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_id1_in[2]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                       ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_conf_in[2]                                                              ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_5_6_in[2]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_3_4_in[2]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_1_2_in[2]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_7_8_in[2]                                                               ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_id1_in[10]                                                              ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_5_6_in[10]                                                              ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|rx_data_3_4_in[10]                                                              ; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|rx_valid                                      ; yes                    ;
; Number of user-specified and inferred latches = 329                                                                                       ;                                                                                                                                          ;                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[4..13,15]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID2|data_out[0..15]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[11..14]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_im:the_can_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_im:the_can_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_xbrk:the_can_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[16]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_id2_we_sig                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[2]                                                                                                                                                                            ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                            ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                     ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                     ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                     ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                     ;
; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_5_6_we_sig                                                                                                                                                                                                   ; Merged with CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_7_8_we_sig                                                                                                                                                                                                   ;
; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_3_4_we_sig                                                                                                                                                                                                   ; Merged with CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_7_8_we_sig                                                                                                                                                                                                   ;
; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_1_2_we_sig                                                                                                                                                                                                   ; Merged with CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_7_8_we_sig                                                                                                                                                                                                   ;
; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_conf_we_sig                                                                                                                                                                                                  ; Merged with CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_7_8_we_sig                                                                                                                                                                                                   ;
; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_id1_we_sig                                                                                                                                                                                                   ; Merged with CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_7_8_we_sig                                                                                                                                                                                                   ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                 ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                        ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                   ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                        ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                        ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                               ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                        ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                     ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                     ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                     ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                      ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                      ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                      ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                 ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                 ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                 ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_7_8_we_sig                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                    ; Merged with can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                    ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[13]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[12]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[11]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[10]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[9]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[8]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[2]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[2]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[2]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[2]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[2]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[2]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[10]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[10]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[10]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[10]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[10]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[0]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[0]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[0]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[0]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[0]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[0]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[8]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[8]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[8]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[8]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[8]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[1]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[1]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[1]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[1]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[1]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[1]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[9]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[9]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[9]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[9]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[9]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[7]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[7]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[7]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[7]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[7]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[4]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[4]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[4]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[4]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[4]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[6]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[6]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[6]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[6]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[6]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[5]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[5]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[5]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[5]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[5]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[3]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[3]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[3]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[3]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[3]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[3]~_emulated                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[13]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[13]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[13]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[13]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[14]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[14]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[14]~_emulated                                                                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[14]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[14]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[11]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[11]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[11]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[11]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[15]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[15]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[15]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[15]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[15]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[12]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[12]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[12]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[12]~_emulated                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 417                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                 ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[16],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                      ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                   ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                              ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                               ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID2|data_out[15]                                                                                                                                                                                   ; Stuck at GND                   ; CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|rx_data_id2_we_sig                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                  ; Lost Fanouts                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                    ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                              ; Lost Fanouts                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                   ; Lost Fanouts                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                     ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                                         ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                  ; Lost Fanouts                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                    ;
; can_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND                   ; can_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                   ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                              ; Stuck at GND                   ; can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC                   ; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                            ; Stuck at VCC                   ; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1065  ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 162   ;
; Number of registers using Asynchronous Clear ; 593   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 571   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|counter[1]                                                       ; 6       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                              ; 1       ;
; can_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                            ; 37      ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|Qcounter[0]                                                      ; 6       ;
; CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|seg1                                                             ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                           ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                           ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                              ; 2       ;
; can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; 9       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                           ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                              ; 1       ;
; can_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                    ; 4       ;
; can_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                  ; 4       ;
; can_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                                                                   ; 5       ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                ; 2       ;
; can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                           ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                            ; 3       ;
; Total number of inverted registers = 23                                                                                                                 ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|can_crc:crc_generator|crc[10]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[10]                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[6]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|E_src2[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|MonDReg[6]                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|MonDReg[3]                                                                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|sr[24] ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|MonAReg[3]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break|break_readreg[2]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|MonDReg[13]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|counter[3]                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|seg2                                                                                                                                                                                ;
; 19:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_id1_in_sig[12]                                                                                                                                                                                           ;
; 31:1               ; 4 bits    ; 80 LEs        ; 4 LEs                ; 76 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|time_reg_in_sig[0]                                                                                                                                                                                               ;
; 31:1               ; 3 bits    ; 60 LEs        ; 3 LEs                ; 57 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|time_reg_in_sig[4]                                                                                                                                                                                               ;
; 31:1               ; 5 bits    ; 100 LEs       ; 5 LEs                ; 95 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|time_reg_in_sig[12]                                                                                                                                                                                              ;
; 31:1               ; 3 bits    ; 60 LEs        ; 3 LEs                ; 57 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|time_reg_in_sig[15]                                                                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|Qcounter[1]                                                                                                                                                                         ;
; 36:1               ; 3 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|to_cpu_bus[13]                                                                                                                                                                                                   ;
; 36:1               ; 8 bits    ; 192 LEs       ; 40 LEs               ; 152 LEs                ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|to_cpu_bus[4]                                                                                                                                                                                                    ;
; 37:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|to_cpu_bus[0]                                                                                                                                                                                                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_3_4_in_sig[0]                                                                                                                                                                                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_3_4_in_sig[13]                                                                                                                                                                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_7_8_in_sig[4]                                                                                                                                                                                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_7_8_in_sig[14]                                                                                                                                                                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_1_2_in_sig[0]                                                                                                                                                                                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_1_2_in_sig[12]                                                                                                                                                                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_5_6_in_sig[4]                                                                                                                                                                                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_5_6_in_sig[10]                                                                                                                                                                                           ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |can|CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT|tx_data_conf_in_sig[1]                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |can|can_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[3]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|position[2]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|Selector24                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|SWITCH_CTRL_CPU:sw7|data_out[13]                                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|SWITCH_CTRL_CPU:sw7|data_out[2]                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|Selector76                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |can|can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |can|can_nios2_qsys_0:nios2_qsys_0|E_logic_result[19]                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[2]                                                                                                                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |can|can_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[21]                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |can|can_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[0]                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|Selector149                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[1]                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|Selector101                                                                                                                                                                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|Selector43                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|Selector119                                                                                                                                                                     ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|frame_position                                                                                                                                                                  ;
; 21:1               ; 4 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; No         ; |can|CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|Selector10                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |can|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bhg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_chg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_un81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a ;
+----------------+-------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                               ;
+----------------+-------------------------------+----------------------------------------------------------------------------------------------------+
; lpm_file       ; can_nios2_qsys_0_rf_ram_a.mif ; String                                                                                             ;
+----------------+-------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                     ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                  ;
; INIT_FILE                          ; can_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_bhg1               ; Untyped                                                                                                  ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b ;
+----------------+-------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                               ;
+----------------+-------------------------------+----------------------------------------------------------------------------------------------------+
; lpm_file       ; can_nios2_qsys_0_rf_ram_b.mif ; String                                                                                             ;
+----------------+-------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                     ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                  ;
; INIT_FILE                          ; can_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_chg1               ; Untyped                                                                                                  ;
+------------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram ;
+----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                        ; Type                                                                                                                                                                                                      ;
+----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; can_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                    ;
+----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                                                                                            ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                            ; Signed Integer                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                                          ; Signed Integer                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                            ; Signed Integer                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                         ;
; INIT_FILE                          ; can_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                            ; Signed Integer                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                                  ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_un81                              ; Untyped                                                                                                                                                                                                         ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+----------------------------------------+
; Parameter Name ; Value                    ; Type                                   ;
+----------------+--------------------------+----------------------------------------+
; INIT_FILE      ; can_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                         ;
+------------------------------------+--------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                      ;
; WIDTH_A                            ; 32                       ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                      ;
; WIDTH_B                            ; 1                        ; Untyped                                      ;
; WIDTHAD_B                          ; 1                        ; Untyped                                      ;
; NUMWORDS_B                         ; 1                        ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                      ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                      ;
; INIT_FILE                          ; can_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 1024                     ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone III              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9jc1          ; Untyped                                      ;
+------------------------------------+--------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGCONF ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD34 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD56 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGD78 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_Controller_top:can_controller_0|CAN_CONTROL:CAN_CONT|can_register:TIMEREG ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 51    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 33    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 34    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 54    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 53    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 55    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 43    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 41    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 40    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 60    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 58    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 69    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 70    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 71    ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 71    ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 71    ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router|can_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001|can_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router|can_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router_001|can_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router_002:id_router_002|can_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 51    ; Signed Integer                                                                             ;
; PKT_ADDR_H                ; 31    ; Signed Integer                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_H            ; 40    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_H           ; 43    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_L           ; 41    ; Signed Integer                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                             ;
; PKT_TRANS_WRITE           ; 34    ; Signed Integer                                                                             ;
; PKT_TRANS_READ            ; 35    ; Signed Integer                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                             ;
; PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                             ;
; PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                             ;
; ST_DATA_W                 ; 70    ; Signed Integer                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                             ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                             ;
; OUT_BYTE_CNT_H            ; 39    ; Signed Integer                                                                             ;
; OUT_BURSTWRAP_H           ; 43    ; Signed Integer                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 40    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L ; 38    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                           ;
; ST_DATA_W      ; 70    ; Signed Integer                                                                                                                                                                                           ;
; ST_CHANNEL_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                         ;
; IN_PKT_ADDR_H                 ; 31    ; Signed Integer                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 32    ; Signed Integer                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 38    ; Signed Integer                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 40    ; Signed Integer                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 41    ; Signed Integer                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 43    ; Signed Integer                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 44    ; Signed Integer                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 46    ; Signed Integer                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 65    ; Signed Integer                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 66    ; Signed Integer                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 37    ; Signed Integer                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 47    ; Signed Integer                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 48    ; Signed Integer                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 67    ; Signed Integer                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 69    ; Signed Integer                                                                         ;
; IN_ST_DATA_W                  ; 70    ; Signed Integer                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                         ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                         ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                         ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                             ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                             ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                             ;
; OUT_PKT_ADDR_H                ; 31    ; Signed Integer                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 40    ; Signed Integer                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 65    ; Signed Integer                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 66    ; Signed Integer                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 37    ; Signed Integer                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 67    ; Signed Integer                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 69    ; Signed Integer                                                                             ;
; OUT_ST_DATA_W                 ; 70    ; Signed Integer                                                                             ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
; Entity Instance                           ; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
; Entity Instance                           ; can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
; Entity Instance                           ; can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                 ;
+----------------------+-------+----------+-------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                            ;
+----------------------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                          ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router_002:id_router_002|can_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router|can_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001|can_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router|can_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                            ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                       ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                             ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                             ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_Controller_top:can_controller_0|CAN_CONTROL:CAN_CONT|can_register:TIMEREG" ;
+----------+-------+----------+-----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------+
; we_async ; Input ; Info     ; Stuck at GND                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_Controller_top:can_controller_0|can_interface:Can_int"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_data_id2_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_pib:the_can_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_fifo:the_can_nios2_qsys_0_nios2_oci_fifo|can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dtrace:the_can_nios2_qsys_0_nios2_oci_dtrace|can_nios2_qsys_0_nios2_oci_td_mode:can_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_itrace:the_can_nios2_qsys_0_nios2_oci_itrace"                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_xbrk:the_can_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci"   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_test_bench:the_can_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+----------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                          ;
+-----------------+-------+----------+----------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                     ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "can_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:18     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jan 09 12:17:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off can -c can
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "can.qsys"
Info (12250): 2017.01.09.12:17:12 Progress: Loading can/can.qsys
Info (12250): 2017.01.09.12:17:12 Progress: Reading input file
Info (12250): 2017.01.09.12:17:12 Progress: Adding clk_0 [clock_source 13.1]
Info (12250): 2017.01.09.12:17:12 Progress: Parameterizing module clk_0
Info (12250): 2017.01.09.12:17:12 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Info (12250): 2017.01.09.12:17:13 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2017.01.09.12:17:13 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Info (12250): 2017.01.09.12:17:13 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2017.01.09.12:17:13 Progress: Adding Can_controller_0 [Can_controller 1.0]
Info (12250): 2017.01.09.12:17:13 Progress: Parameterizing module Can_controller_0
Info (12250): 2017.01.09.12:17:13 Progress: Building connections
Info (12250): 2017.01.09.12:17:13 Progress: Parameterizing connections
Info (12250): 2017.01.09.12:17:13 Progress: Validating
Info (12250): 2017.01.09.12:17:13 Progress: Done reading input file
Info (12250): Can: Generating can "can" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 4 modules, 15 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info (12250): Merlin_translator_transform: After transform: 9 modules, 34 connections
Info (12250): Merlin_domain_transform: After transform: 18 modules, 92 connections
Info (12250): Merlin_router_transform: After transform: 23 modules, 112 connections
Info (12250): Merlin_burst_transform: After transform: 24 modules, 116 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 33 modules, 141 connections
Info (12250): Merlin_width_transform: After transform: 35 modules, 149 connections
Info (12250): Merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 185 connections
Info (12250): Merlin_hierarchy_transform: After transform: 5 modules, 18 connections
Info (12250): Merlin_mm_transform: After transform: 5 modules, 18 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 6 modules, 22 connections
Info (12250): Reset_adaptation_transform: After transform: 8 modules, 24 connections
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'can_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=can_nios2_qsys_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7175_2293614787694160049.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7175_2293614787694160049.dir/0001_nios2_qsys_0_gen//can_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:19 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:19 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:20 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:20 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:20 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:20 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:20 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:20 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:21 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:21 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2017.01.09 12:17:23 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'can_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "can" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'can_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=can_onchip_memory2_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7175_2293614787694160049.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7175_2293614787694160049.dir/0002_onchip_memory2_0_gen//can_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'can_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "can" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Can_controller_0: "can" instantiated Can_controller "Can_controller_0"
Info (12250): Pipeline_bridge_swap_transform: After transform: 33 modules, 105 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Mm_interconnect_0: "can" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info (12250): Irq_mapper: "can" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "can" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info (12250): Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info (12250): Burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info (12250): Reusing file C:/Users/Hamza/Desktop/CAN/can/db/ip/can/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info (12250): Rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/Hamza/Desktop/CAN/can/db/ip/can/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/Hamza/Desktop/CAN/can/db/ip/can/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file C:/Users/Hamza/Desktop/CAN/can/db/ip/can/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Hamza/Desktop/CAN/can/db/ip/can/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Can: Done "can" with 25 modules, 52 files, 975907 bytes
Info (12249): Finished elaborating Qsys system entity "can.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/can.v
    Info (12023): Found entity 1: can
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/bsp_interface.vhd
    Info (12022): Found design unit 1: BSP_INTERFACE-RTL
    Info (12023): Found entity 1: BSP_INTERFACE
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_bsp.vhd
    Info (12022): Found design unit 1: can_bsp-arch_can_bsp
    Info (12023): Found entity 1: can_bsp
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_baudrate_prescaler.vhd
    Info (12022): Found design unit 1: can_baudrate_prescaler-RTL
    Info (12023): Found entity 1: can_baudrate_prescaler
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_bit_timing_logic.vhd
    Info (12022): Found design unit 1: can_bit_timing_logic-RTL
    Info (12023): Found entity 1: can_bit_timing_logic
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_bus.vhd
    Info (12022): Found design unit 1: can_BUS-can_bus
    Info (12023): Found entity 1: can_BUS
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_crc.vhd
    Info (12022): Found design unit 1: can_crc-arch_can_crc
    Info (12023): Found entity 1: can_crc
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_control.vhd
    Info (12022): Found design unit 1: CAN_CONTROL-TIMING
    Info (12023): Found entity 1: CAN_CONTROL
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_controller_top.vhd
    Info (12022): Found design unit 1: CAN_Controller_top-RTL
    Info (12023): Found entity 1: CAN_Controller_top
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_interface.vhd
    Info (12022): Found design unit 1: can_interface-RTL
    Info (12023): Found entity 1: can_interface
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_message.vhd
    Info (12022): Found design unit 1: CAN_MESSAGE-BASIC
    Info (12023): Found entity 1: CAN_MESSAGE
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/can_register.vhd
    Info (12022): Found design unit 1: can_register-RTL
    Info (12023): Found entity 1: can_register
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/cpu_interface.vhd
    Info (12022): Found design unit 1: CPU_INTERFACE-RTL
    Info (12023): Found entity 1: CPU_INTERFACE
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can/submodules/switch_ctrl_cpu.vhd
    Info (12022): Found design unit 1: SWITCH_CTRL_CPU-SWITCH_CTRL_CPU_ARCH
    Info (12023): Found entity 1: SWITCH_CTRL_CPU
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/can/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_irq_mapper.sv
    Info (12023): Found entity 1: can_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0.v
    Info (12023): Found entity 1: can_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: can_mm_interconnect_0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: can_mm_interconnect_0_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: can_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: can_mm_interconnect_0_id_router_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: can_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/can/submodules/can_nios2_qsys_0.v
    Info (12023): Found entity 1: can_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: can_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: can_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: can_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: can_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: can_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: can_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: can_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: can_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: can_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: can_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: can_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: can_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: can_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: can_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: can_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: can_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: can_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: can_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: can_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: can_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: can_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: can_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: can_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: can_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can/submodules/can_onchip_memory2_0.v
    Info (12023): Found entity 1: can_onchip_memory2_0
Info (12127): Elaborating entity "can" for the top level hierarchy
Info (12128): Elaborating entity "can_nios2_qsys_0" for hierarchy "can_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "can_nios2_qsys_0_test_bench" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_test_bench:the_can_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "can_nios2_qsys_0_register_bank_a_module" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "can_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bhg1.tdf
    Info (12023): Found entity 1: altsyncram_bhg1
Info (12128): Elaborating entity "altsyncram_bhg1" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_a_module:can_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bhg1:auto_generated"
Info (12128): Elaborating entity "can_nios2_qsys_0_register_bank_b_module" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "can_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_chg1.tdf
    Info (12023): Found entity 1: altsyncram_chg1
Info (12128): Elaborating entity "altsyncram_chg1" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_register_bank_b_module:can_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_chg1:auto_generated"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_debug" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_debug:the_can_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_ocimem" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "can_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "can_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_un81.tdf
    Info (12023): Found entity 1: altsyncram_un81
Info (12128): Elaborating entity "altsyncram_un81" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_ocimem:the_can_nios2_qsys_0_nios2_ocimem|can_nios2_qsys_0_ociram_sp_ram_module:can_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_un81:auto_generated"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_avalon_reg" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_avalon_reg:the_can_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_break" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_break:the_can_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_xbrk:the_can_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dbrk:the_can_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_itrace" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_itrace:the_can_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dtrace:the_can_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_dtrace:the_can_nios2_qsys_0_nios2_oci_dtrace|can_nios2_qsys_0_nios2_oci_td_mode:can_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_fifo" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_fifo:the_can_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_fifo:the_can_nios2_qsys_0_nios2_oci_fifo|can_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_can_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_fifo:the_can_nios2_qsys_0_nios2_oci_fifo|can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_can_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_fifo:the_can_nios2_qsys_0_nios2_oci_fifo|can_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_can_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "can_nios2_qsys_0_oci_test_bench" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_fifo:the_can_nios2_qsys_0_nios2_oci_fifo|can_nios2_qsys_0_oci_test_bench:the_can_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_pib" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_pib:the_can_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "can_nios2_qsys_0_nios2_oci_im" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_nios2_oci_im:the_can_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "can_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "can_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_tck:the_can_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "can_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|can_nios2_qsys_0_jtag_debug_module_sysclk:the_can_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "can_nios2_qsys_0:nios2_qsys_0|can_nios2_qsys_0_nios2_oci:the_can_nios2_qsys_0_nios2_oci|can_nios2_qsys_0_jtag_debug_module_wrapper:the_can_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:can_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "can_onchip_memory2_0" for hierarchy "can_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "can_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9jc1.tdf
    Info (12023): Found entity 1: altsyncram_9jc1
Info (12128): Elaborating entity "altsyncram_9jc1" for hierarchy "can_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9jc1:auto_generated"
Info (12128): Elaborating entity "CAN_Controller_top" for hierarchy "CAN_Controller_top:can_controller_0"
Warning (10541): VHDL Signal Declaration warning at can_controller_top.vhd(91): used implicit default value for signal "rx_data_id2_in_sig_CAN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "CAN_MESSAGE" for hierarchy "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg"
Info (12128): Elaborating entity "can_register" for hierarchy "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1"
Warning (10492): VHDL Process Statement warning at can_register.vhd(30): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "can_interface" for hierarchy "CAN_Controller_top:can_controller_0|can_interface:Can_int"
Info (10041): Inferred latch for "rx_data_conf_in[0]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[1]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[2]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[3]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[4]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[5]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[6]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[7]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[8]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[9]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[10]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[11]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[12]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[13]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[14]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_conf_in[15]" at can_interface.vhd(226)
Info (10041): Inferred latch for "rx_data_7_8_in[0]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[1]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[2]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[3]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[4]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[5]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[6]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[7]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[8]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[9]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[10]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[11]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[12]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[13]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[14]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_7_8_in[15]" at can_interface.vhd(223)
Info (10041): Inferred latch for "rx_data_5_6_in[0]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[1]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[2]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[3]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[4]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[5]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[6]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[7]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[8]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[9]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[10]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[11]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[12]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[13]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[14]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_5_6_in[15]" at can_interface.vhd(220)
Info (10041): Inferred latch for "rx_data_3_4_in[0]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[1]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[2]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[3]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[4]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[5]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[6]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[7]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[8]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[9]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[10]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[11]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[12]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[13]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[14]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_3_4_in[15]" at can_interface.vhd(217)
Info (10041): Inferred latch for "rx_data_1_2_in[0]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[1]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[2]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[3]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[4]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[5]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[6]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[7]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[8]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[9]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[10]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[11]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[12]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[13]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[14]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_1_2_in[15]" at can_interface.vhd(214)
Info (10041): Inferred latch for "rx_data_id1_in[0]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[1]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[2]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[3]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[4]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[5]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[6]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[7]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[8]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[9]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[10]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[11]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[12]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[13]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[14]" at can_interface.vhd(211)
Info (10041): Inferred latch for "rx_data_id1_in[15]" at can_interface.vhd(211)
Info (10041): Inferred latch for "tx_data_id1_in[0]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[1]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[2]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[3]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[4]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[5]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[6]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[7]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[8]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[9]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[10]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[11]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[12]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[13]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[14]" at can_interface.vhd(203)
Info (10041): Inferred latch for "tx_data_id1_in[15]" at can_interface.vhd(203)
Info (12128): Elaborating entity "can_bsp" for hierarchy "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor"
Warning (10036): Verilog HDL or VHDL warning at can_bsp.vhd(67): object "rx_inner_crc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at can_bsp.vhd(74): object "stuff_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at can_bsp.vhd(76): object "err_delim_position" assigned a value but never read
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(100): signal "ns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(95): inferring latch(es) for signal or variable "ps", which holds its previous value in one or more paths through the process
Warning (10542): VHDL Variable Declaration warning at can_bsp.vhd(113): used initial value expression for variable "crc_error" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(134): signal "process_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(137): signal "ps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(141): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(142): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(143): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(145): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(148): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(149): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(152): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(161): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(162): signal "recessive_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(163): signal "recessive_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(165): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(168): signal "recessive_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(169): signal "tx_rqst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(180): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(191): signal "tx_rqst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(200): signal "field" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(203): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(204): signal "bit_err" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(209): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(213): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(217): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(221): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(223): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(224): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(226): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(229): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(231): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(240): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(240): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(241): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(243): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(245): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(247): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(249): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(251): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(254): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(254): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(255): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(256): signal "active_error_flag_first_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(258): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(261): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(263): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(264): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(268): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(270): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(278): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(287): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(289): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(290): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(298): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(299): signal "bit_err" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(304): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(308): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(312): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(316): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(317): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(319): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(322): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(324): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(335): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(337): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(338): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(344): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(346): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(347): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(347): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(350): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(350): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(353): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(358): signal "intermission_read_sof" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(360): signal "tx_rqst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(365): signal "intermission_read_sof" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(366): signal "tx_rqst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(377): signal "rx_inner_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(378): signal "rx_inner_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(379): signal "rx_inner_rtr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(380): signal "rx_inner_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(394): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(396): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(398): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(399): signal "rx_inner_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(400): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(401): signal "rx_inner_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(402): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(402): signal "rx_inner_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(403): signal "rx_inner_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(404): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(408): signal "rx_inner_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(410): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(415): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(424): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(437): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(440): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(446): signal "field" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(449): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(450): signal "bit_err" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(455): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(459): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(463): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(467): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(469): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(470): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(472): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(475): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(477): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(481): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(488): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(489): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(490): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(492): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(495): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(497): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(500): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(511): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(511): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(512): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(514): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(516): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(518): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(520): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(522): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(525): signal "six_consecutive_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(525): signal "six_consecutive_recessive" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(526): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(527): signal "active_error_flag_first_dominant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(529): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(532): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(534): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(535): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(539): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(542): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(548): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(555): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(556): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(557): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(559): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(562): signal "position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(564): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(567): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(573): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(582): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(584): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(585): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(592): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(593): signal "bit_err" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(598): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(602): signal "active_error_flag_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(606): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(610): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(611): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(613): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(616): signal "receive_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(618): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(629): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(631): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(632): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(638): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(640): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(641): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(641): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(644): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(644): signal "rcv_bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(647): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(652): signal "intermission_read_sof" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(653): signal "transmit_error_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(657): signal "tx_rqst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(663): signal "intermission_read_sof" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(664): signal "tx_rqst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(672): signal "general_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(677): signal "tx_rqst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(686): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(691): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(709): signal "tx_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(710): signal "tx_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(713): signal "tx_rtr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(714): signal "tx_rtr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(722): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(723): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(725): signal "tx_rtr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(726): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(728): signal "tx_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(729): signal "tx_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(731): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(733): signal "crc_sequence" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(733): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(734): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(737): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(740): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(743): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at can_bsp.vhd(753): signal "tx_dlc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "tx_done", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "receive_error_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "transmit_error_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "ns", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "recessive_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "active_error_flag_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "active_error_flag_first_dominant", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "intermission_read_sof", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "general_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "frame_position", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "crc_init", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "crc_enable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "receive_recessive_stuff_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "receive_dominant_stuff_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "hard_sync_en", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "position", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "field", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "bus_drive", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "six_consecutive_dominant", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "six_consecutive_recessive", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_id", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_dlc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_rtr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_data", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_valid", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_inner_id", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_inner_rtr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_inner_dlc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "rx_inner_data", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "crc_input", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "tx_dominant_stuff_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "tx_recessive_stuff_counter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at can_bsp.vhd(104): inferring latch(es) for signal or variable "next_bit", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "crc_input" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[4]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[5]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[6]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[7]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[8]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[9]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[10]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[11]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[12]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[13]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[14]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[15]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[16]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[17]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[18]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[19]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[20]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[21]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[22]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[23]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[24]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[25]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[26]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[27]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[28]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[29]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[30]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[31]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[32]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[33]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[34]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[35]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[36]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[37]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[38]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[39]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[40]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[41]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[42]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[43]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[44]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[45]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[46]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[47]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[48]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[49]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[50]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[51]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[52]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[53]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[54]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[55]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[56]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[57]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[58]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[59]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[60]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[61]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[62]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_data[63]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_dlc[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_dlc[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_dlc[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_dlc[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_rtr" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[4]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[5]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[6]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[7]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[8]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[9]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_inner_id[10]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_valid" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[4]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[5]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[6]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[7]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[8]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[9]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[10]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[11]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[12]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[13]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[14]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[15]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[16]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[17]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[18]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[19]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[20]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[21]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[22]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[23]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[24]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[25]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[26]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[27]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[28]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[29]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[30]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[31]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[32]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[33]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[34]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[35]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[36]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[37]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[38]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[39]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[40]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[41]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[42]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[43]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[44]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[45]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[46]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[47]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[48]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[49]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[50]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[51]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[52]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[53]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[54]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[55]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[56]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[57]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[58]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[59]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[60]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[61]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[62]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_data[63]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_rtr" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_dlc[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_dlc[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_dlc[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_dlc[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[4]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[5]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[6]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[7]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[8]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[9]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "rx_id[10]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_recessive[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_recessive[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_recessive[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_recessive[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_dominant[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_dominant[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_dominant[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "six_consecutive_dominant[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "bus_drive" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.SUSPEND_TRANSMISSION" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.INTERMISSION" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.OVERLOAD_DELIMITER" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.OVERLOAD_FLAG" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.ERROR_DELIMITER" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.PASSIVE_ERROR_FLAG" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.ACTIVE_ERROR_FLAG" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.EOF" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.ACK_DELIM" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.ACK_SLOT" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.CRC_DELIM" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.CRC_SEQ" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.DF" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.DLC" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.RESERV" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.RTR" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.EX_ID" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.IDE" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.SRR" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.ID" at can_bsp.vhd(104)
Info (10041): Inferred latch for "field.SOF" at can_bsp.vhd(104)
Info (10041): Inferred latch for "position[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "position[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "position[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "position[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "hard_sync_en" at can_bsp.vhd(104)
Info (10041): Inferred latch for "crc_enable" at can_bsp.vhd(104)
Info (10041): Inferred latch for "crc_init" at can_bsp.vhd(104)
Info (10041): Inferred latch for "general_counter[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "general_counter[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "general_counter[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "general_counter[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "intermission_read_sof" at can_bsp.vhd(104)
Info (10041): Inferred latch for "active_error_flag_first_dominant" at can_bsp.vhd(104)
Info (10041): Inferred latch for "active_error_flag_counter[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "active_error_flag_counter[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "active_error_flag_counter[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "active_error_flag_counter[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "recessive_counter[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "recessive_counter[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "recessive_counter[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "recessive_counter[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "ns.TRAN" at can_bsp.vhd(104)
Info (10041): Inferred latch for "ns.RCV" at can_bsp.vhd(104)
Info (10041): Inferred latch for "ns.I" at can_bsp.vhd(104)
Info (10041): Inferred latch for "ns.WFBI" at can_bsp.vhd(104)
Info (10041): Inferred latch for "ns.BOR" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[4]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[5]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[6]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "transmit_error_counter[7]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[0]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[1]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[2]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[3]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[4]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[5]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[6]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "receive_error_counter[7]" at can_bsp.vhd(104)
Info (10041): Inferred latch for "tx_done" at can_bsp.vhd(104)
Info (10041): Inferred latch for "bsp_engine:next_bit" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:tx_recessive_stuff_counter[0]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:tx_recessive_stuff_counter[1]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:tx_recessive_stuff_counter[2]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:tx_dominant_stuff_counter[0]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:tx_dominant_stuff_counter[1]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:tx_dominant_stuff_counter[2]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:receive_dominant_stuff_counter[0]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:receive_dominant_stuff_counter[1]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:receive_dominant_stuff_counter[2]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:receive_recessive_stuff_counter[0]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:receive_recessive_stuff_counter[1]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:receive_recessive_stuff_counter[2]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[0]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[1]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[2]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[3]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[4]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[5]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[6]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "bsp_engine:frame_position[7]" at can_bsp.vhd(115)
Info (10041): Inferred latch for "ps.TRAN" at can_bsp.vhd(95)
Info (10041): Inferred latch for "ps.RCV" at can_bsp.vhd(95)
Info (10041): Inferred latch for "ps.I" at can_bsp.vhd(95)
Info (10041): Inferred latch for "ps.WFBI" at can_bsp.vhd(95)
Info (10041): Inferred latch for "ps.BOR" at can_bsp.vhd(95)
Info (12128): Elaborating entity "can_crc" for hierarchy "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|can_crc:crc_generator"
Info (12128): Elaborating entity "can_baudrate_prescaler" for hierarchy "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_baudrate_prescaler:CAN_BRP"
Info (12128): Elaborating entity "can_bit_timing_logic" for hierarchy "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL"
Info (10041): Inferred latch for "TxCan_i" at can_bit_timing_logic.vhd(151)
Info (10041): Inferred latch for "busmon_i" at can_bit_timing_logic.vhd(149)
Info (12128): Elaborating entity "CPU_INTERFACE" for hierarchy "CAN_Controller_top:can_controller_0|CPU_INTERFACE:CPU_INT"
Warning (10540): VHDL Signal Declaration warning at cpu_interface.vhd(103): used explicit default value for signal "rx_data_id1_in_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at cpu_interface.vhd(104): used explicit default value for signal "rx_data_id2_in_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at cpu_interface.vhd(106): used explicit default value for signal "rx_data_conf_in_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at cpu_interface.vhd(108): used explicit default value for signal "rx_data_1_2_in_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at cpu_interface.vhd(109): used explicit default value for signal "rx_data_3_4_in_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at cpu_interface.vhd(110): used explicit default value for signal "rx_data_5_6_in_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at cpu_interface.vhd(111): used explicit default value for signal "rx_data_7_8_in_sig" because signal was never assigned a value
Info (12128): Elaborating entity "CAN_CONTROL" for hierarchy "CAN_Controller_top:can_controller_0|CAN_CONTROL:CAN_CONT"
Info (12128): Elaborating entity "SWITCH_CTRL_CPU" for hierarchy "CAN_Controller_top:can_controller_0|SWITCH_CTRL_CPU:sw0"
Info (12128): Elaborating entity "can_mm_interconnect_0" for hierarchy "can_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_controller_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "can_mm_interconnect_0_addr_router" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "can_mm_interconnect_0_addr_router_default_decode" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router:addr_router|can_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "can_mm_interconnect_0_addr_router_001" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "can_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_addr_router_001:addr_router_001|can_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "can_mm_interconnect_0_id_router" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "can_mm_interconnect_0_id_router_default_decode" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router:id_router|can_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "can_mm_interconnect_0_id_router_002" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "can_mm_interconnect_0_id_router_002_default_decode" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_id_router_002:id_router_002|can_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "can_mm_interconnect_0_cmd_xbar_demux" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "can_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "can_mm_interconnect_0_cmd_xbar_mux" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "can_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "can_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "can_mm_interconnect_0_rsp_xbar_mux" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "can_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|can_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "can_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "can_irq_mapper" for hierarchy "can_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (14025): LATCH primitive "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[0]" is permanently disabled
Warning (14025): LATCH primitive "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[1]" is permanently disabled
Warning (14025): LATCH primitive "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[2]" is permanently disabled
Warning (14025): LATCH primitive "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[2]" is permanently disabled
Warning (14025): LATCH primitive "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[0]" is permanently disabled
Warning (14025): LATCH primitive "CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[1]" is permanently disabled
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|bus_drive has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.SUSPEND_TRANSMISSION_10916 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.INTERMISSION_11083 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.I_16645
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.OVERLOAD_FLAG_11417 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.I_16645
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.ERROR_DELIMITER_11584 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.I_16645
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.PASSIVE_ERROR_FLAG_11751 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|field.ACTIVE_ERROR_FLAG_11918 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:next_bit has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:frame_position[1]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[1]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_dominant_stuff_counter[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[1]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:tx_recessive_stuff_counter[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[3]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[2]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_counter[3]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|general_counter[2]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.TRAN_15119 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|tx_rqst
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[7] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[5] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[6] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[3] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|transmit_error_counter[4] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|intermission_read_sof has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[2]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_dominant[3]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[0]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[2]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|six_consecutive_recessive[3]
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.RCV_16641
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_recessive_stuff_counter[2] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.RCV_16641
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_dominant_stuff_counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.RCV_16641
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_recessive_stuff_counter[0] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|\bsp_engine:receive_recessive_stuff_counter[1] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|tx_done has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|crc_input has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|crc_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.RCV_15191 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.I_15263 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|busmon_i
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|busmon_i
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|recessive_counter[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bit_timing_logic:CAN_BTL|busmon_i
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|active_error_flag_first_dominant has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|receive_error_counter[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ps.TRAN_16637
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal clk_clk
Warning (13012): Latch CAN_Controller_top:can_controller_0|can_interface:Can_int|can_bsp:CAN_bit_stream_processor|ns.WFBI_15335 has unsafe behavior
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal clk_clk
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[10]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[10]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[10]~1"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[8]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[8]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[8]~6"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[9]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[9]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[9]~11"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[7]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[7]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[7]~16"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[4]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[4]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[4]~21"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[6]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[6]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[6]~26"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[5]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[5]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[5]~31"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[3]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[3]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[3]~36"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[0]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[0]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[0]~41"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[2]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[2]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[2]~46"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[1]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[1]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[1]~51"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[2]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[2]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[2]~1"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[2]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[2]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[2]~1"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[2]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[2]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[2]~1"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[2]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[2]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[2]~1"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[2]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[2]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[2]~1"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[2]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[2]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[2]~1"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[10]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[10]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[10]~6"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[10]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[10]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[10]~6"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[10]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[10]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[10]~6"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[10]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[10]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[10]~6"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[10]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[10]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[10]~6"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[0]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[0]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[0]~11"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[0]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[0]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[0]~6"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[0]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[0]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[0]~11"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[0]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[0]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[0]~11"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[0]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[0]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[0]~11"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[0]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[0]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[0]~11"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[8]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[8]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[8]~16"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[8]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[8]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[8]~16"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[8]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[8]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[8]~16"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[8]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[8]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[8]~16"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[8]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[8]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[8]~16"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[1]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[1]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[1]~11"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[1]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[1]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[1]~21"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[1]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[1]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[1]~21"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[1]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[1]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[1]~21"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[1]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[1]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[1]~21"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[1]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[1]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[1]~21"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[9]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[9]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[9]~26"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[9]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[9]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[9]~26"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[9]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[9]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[9]~26"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[9]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[9]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[9]~26"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[9]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[9]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[9]~26"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[7]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[7]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[7]~31"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[7]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[7]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[7]~31"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[7]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[7]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[7]~31"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[7]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[7]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[7]~31"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[7]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[7]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[7]~31"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[4]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[4]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[4]~36"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[4]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[4]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[4]~36"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[4]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[4]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[4]~36"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[4]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[4]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[4]~36"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[4]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[4]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[4]~36"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[6]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[6]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[6]~41"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[6]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[6]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[6]~41"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[6]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[6]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[6]~41"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[6]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[6]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[6]~41"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[6]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[6]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[6]~41"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[5]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[5]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[5]~46"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[5]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[5]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[5]~46"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[5]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[5]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[5]~46"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[5]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[5]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[5]~46"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[5]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[5]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[5]~46"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[3]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[3]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[3]~51"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[3]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[3]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[3]~16"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[3]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[3]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[3]~51"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[3]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[3]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[3]~51"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[3]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[3]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[3]~51"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[3]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[3]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[3]~51"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[13]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[13]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[13]~56"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[13]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[13]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[13]~56"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[13]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[13]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[13]~56"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[13]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[13]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[13]~56"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[14]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[14]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[14]~61"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[14]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[14]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[14]~61"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[14]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[14]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGCONF|data_out[14]~21"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[14]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[14]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[14]~61"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[14]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[14]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[14]~61"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[11]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[11]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[11]~66"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[11]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[11]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[11]~66"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[11]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[11]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[11]~66"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[11]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[11]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[11]~66"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[11]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[11]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[11]~56"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[15]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[15]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[15]~71"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[15]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[15]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[15]~71"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[15]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[15]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[15]~71"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[15]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[15]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[15]~71"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[15]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[15]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGID1|data_out[15]~56"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[12]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[12]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD56|data_out[12]~76"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[12]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[12]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD34|data_out[12]~76"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[12]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[12]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD12|data_out[12]~76"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[12]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[12]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:RXMSGD78|data_out[12]~76"
    Warning (13310): Register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[12]" is converted into an equivalent circuit using register "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[12]~_emulated" and latch "CAN_Controller_top:can_controller_0|CAN_MESSAGE:CAN_Msg|can_register:TXMSGID1|data_out[12]~61"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Hamza/Desktop/CAN/can/output_files/can.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3262 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 3126 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 512 warnings
    Info: Peak virtual memory: 645 megabytes
    Info: Processing ended: Mon Jan 09 12:18:04 2017
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Hamza/Desktop/CAN/can/output_files/can.map.smsg.


