Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: FIR_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FIR_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FIR_module"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : FIR_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Hamed Etsm\Desktop\backup_fpga_2\FPGA_Project\FIR_filter\register_8bit.vhd" into library work
Parsing entity <shiftReg8>.
Parsing architecture <Behavioral> of entity <shiftreg8>.
Parsing VHDL file "C:\Users\Hamed Etsm\Desktop\backup_fpga_2\FPGA_Project\FIR_filter\FIR_module.vhd" into library work
Parsing entity <FIR_module>.
Parsing architecture <Behavioral> of entity <fir_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FIR_module> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <shiftReg8> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FIR_module>.
    Related source file is "C:\Users\Hamed Etsm\Desktop\backup_fpga_2\FPGA_Project\FIR_filter\FIR_module.vhd".
        input_bits = 8
        output_bits = 16
        coeff_bits = 8
        order = 11
    Found 16-bit adder for signal <add_reg<1>> created at line 107.
    Found 16-bit adder for signal <add_reg<2>> created at line 107.
    Found 16-bit adder for signal <add_reg<3>> created at line 107.
    Found 16-bit adder for signal <add_reg<4>> created at line 107.
    Found 16-bit adder for signal <add_reg<5>> created at line 107.
    Found 16-bit adder for signal <add_reg<6>> created at line 107.
    Found 16-bit adder for signal <add_reg<7>> created at line 107.
    Found 16-bit adder for signal <add_reg<8>> created at line 107.
    Found 16-bit adder for signal <add_reg<9>> created at line 107.
    Found 16-bit adder for signal <out_data> created at line 107.
    Found 8x5-bit multiplier for signal <n0046[12:0]> created at line 90.
    Found 8x5-bit multiplier for signal <n0036[12:0]> created at line 104.
    Found 8x4-bit multiplier for signal <n0037[11:0]> created at line 104.
    Found 8x7-bit multiplier for signal <n0038[14:0]> created at line 104.
    Found 8x8-bit multiplier for signal <multp_reg<4>> created at line 104.
    Found 8x8-bit multiplier for signal <multp_reg<5>> created at line 104.
    Found 8x8-bit multiplier for signal <multp_reg<6>> created at line 104.
    Found 8x7-bit multiplier for signal <n0042[14:0]> created at line 104.
    Found 8x4-bit multiplier for signal <n0043[11:0]> created at line 104.
    Found 8x5-bit multiplier for signal <n0044[12:0]> created at line 104.
    Found 8x5-bit multiplier for signal <n0045[12:0]> created at line 104.
    Summary:
	inferred  11 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
Unit <FIR_module> synthesized.

Synthesizing Unit <shiftReg8>.
    Related source file is "C:\Users\Hamed Etsm\Desktop\backup_fpga_2\FPGA_Project\FIR_filter\register_8bit.vhd".
        input_bits = 8
    Found 8-bit register for signal <out_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <shiftReg8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 11
 8x4-bit multiplier                                    : 2
 8x5-bit multiplier                                    : 4
 8x7-bit multiplier                                    : 2
 8x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 10
# Registers                                            : 10
 8-bit register                                        : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FIR_module>.
	The following adders/subtractors are grouped into adder tree <Madd_out_data1> :
 	<Madd_add_reg<1>> in block <FIR_module>, 	<Madd_add_reg<2>> in block <FIR_module>, 	<Madd_add_reg<3>> in block <FIR_module>, 	<Madd_add_reg<4>> in block <FIR_module>, 	<Madd_add_reg<5>> in block <FIR_module>, 	<Madd_add_reg<6>> in block <FIR_module>, 	<Madd_add_reg<7>> in block <FIR_module>, 	<Madd_add_reg<8>> in block <FIR_module>, 	<Madd_add_reg<9>> in block <FIR_module>, 	<Madd_out_data> in block <FIR_module>.
	Multiplier <Mmult_n0045[12:0]> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd9> in block <FIR_module> are combined into a MAC<Maddsub_n0045[12:0]>.
	Multiplier <Mmult_n0044[12:0]> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd8> in block <FIR_module> are combined into a MAC<Maddsub_n0044[12:0]>.
	Multiplier <Mmult_n0043[11:0]> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd7> in block <FIR_module> are combined into a MAC<Maddsub_n0043[11:0]>.
	Multiplier <Mmult_n0042[14:0]> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd6> in block <FIR_module> are combined into a MAC<Maddsub_n0042[14:0]>.
	Multiplier <Mmult_multp_reg<6>> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <FIR_module> are combined into a MAC<Maddsub_multp_reg<6>>.
	Multiplier <Mmult_multp_reg<5>> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <FIR_module> are combined into a MAC<Maddsub_multp_reg<5>>.
	Multiplier <Mmult_multp_reg<4>> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <FIR_module> are combined into a MAC<Maddsub_multp_reg<4>>.
	Multiplier <Mmult_n0038[14:0]> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <FIR_module> are combined into a MAC<Maddsub_n0038[14:0]>.
	Multiplier <Mmult_n0037[11:0]> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <FIR_module> are combined into a MAC<Maddsub_n0037[11:0]>.
	Multiplier <Mmult_n0036[12:0]> in block <FIR_module> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <FIR_module> are combined into a MAC<Maddsub_n0036[12:0]>.
Unit <FIR_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 10
 8x4-to-16-bit MAC                                     : 2
 8x5-to-16-bit MAC                                     : 3
 8x7-to-16-bit MAC                                     : 2
 8x8-to-16-bit MAC                                     : 3
# Multipliers                                          : 1
 8x5-bit multiplier                                    : 1
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FIR_module> ...

Optimizing unit <shiftReg8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FIR_module, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FIR_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 64
#      FDR                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 9
#      OBUF                        : 16
# DSPs                             : 11
#      DSP48A1                     : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  11440     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:       0  out of     64     0%  
   Number with an unused LUT:            64  out of     64   100%  
   Number of fully used LUT-FF pairs:     0  out of     64     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     11  out of     16    68%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.765ns (Maximum Frequency: 566.572MHz)
   Minimum input arrival time before clock: 3.793ns
   Maximum output required time after clock: 35.359ns
   Maximum combinational path delay: 38.148ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.765ns (frequency: 566.572MHz)
  Total number of paths / destination ports: 200 / 200
-------------------------------------------------------------------------
Delay:               1.765ns (Levels of Logic = 0)
  Source:            function_fir[0].shiftReg8_comp/out_reg_7 (FF)
  Destination:       Maddsub_n0038[14:0] (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: function_fir[0].shiftReg8_comp/out_reg_7 to Maddsub_n0038[14:0]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.068  function_fir[0].shiftReg8_comp/out_reg_7 (function_fir[0].shiftReg8_comp/out_reg_7)
     DSP48A1:B8                0.172          Maddsub_n0038[14:0]
    ----------------------------------------
    Total                      1.765ns (0.697ns logic, 1.068ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 118 / 118
-------------------------------------------------------------------------
Offset:              3.793ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       function_fir[7].shiftReg8_comp/out_reg_7 (FF)
  Destination Clock: clk rising

  Data Path: reset to function_fir[7].shiftReg8_comp/out_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   1.328   2.006  reset_IBUF (reset_IBUF)
     FDR:R                     0.459          function_fir[7].shiftReg8_comp/out_reg_0
    ----------------------------------------
    Total                      3.793ns (1.787ns logic, 2.006ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 22102148802908936 / 16
-------------------------------------------------------------------------
Offset:              35.359ns (Levels of Logic = 10)
  Source:            Maddsub_n0036[12:0] (DSP)
  Destination:       out_data<15> (PAD)
  Source Clock:      clk rising

  Data Path: Maddsub_n0036[12:0] to out_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   7.897   0.000  Maddsub_n0036[12:0] (Maddsub_n0036[12:0]_PCOUT_to_Maddsub_n0037[11:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0037[11:0] (Maddsub_n0037[11:0]_PCOUT_to_Maddsub_n0038[14:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0038[14:0] (Maddsub_n0038[14:0]_PCOUT_to_Maddsub_multp_reg<4>_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_multp_reg<4> (Maddsub_multp_reg<4>_PCOUT_to_Maddsub_multp_reg<5>_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_multp_reg<5> (Maddsub_multp_reg<5>_PCOUT_to_Maddsub_multp_reg<6>_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_multp_reg<6> (Maddsub_multp_reg<6>_PCOUT_to_Maddsub_n0042[14:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0042[14:0] (Maddsub_n0042[14:0]_PCOUT_to_Maddsub_n0043[11:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0043[11:0] (Maddsub_n0043[11:0]_PCOUT_to_Maddsub_n0044[12:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0044[12:0] (Maddsub_n0044[12:0]_PCOUT_to_Maddsub_n0045[12:0]_PCIN_47)
     DSP48A1:PCIN47->P15    1   2.645   0.681  Maddsub_n0045[12:0] (ADDER_FOR_MULTADD_Madd_159)
     OBUF:I->O                 2.912          out_data_15_OBUF (out_data<15>)
    ----------------------------------------
    Total                     35.359ns (34.678ns logic, 0.681ns route)
                                       (98.1% logic, 1.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18698417887260967000 / 16
-------------------------------------------------------------------------
Delay:               38.148ns (Levels of Logic = 13)
  Source:            in_data<7> (PAD)
  Destination:       out_data<15> (PAD)

  Data Path: in_data<7> to out_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.328   1.552  in_data_7_IBUF (in_data_7_IBUF)
     DSP48A1:B7->PCOUT47    1   5.153   0.000  Mmult_n0046[12:0] (Mmult_n0046[12:0]_PCOUT_to_Maddsub_n0036[12:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0036[12:0] (Maddsub_n0036[12:0]_PCOUT_to_Maddsub_n0037[11:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0037[11:0] (Maddsub_n0037[11:0]_PCOUT_to_Maddsub_n0038[14:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0038[14:0] (Maddsub_n0038[14:0]_PCOUT_to_Maddsub_multp_reg<4>_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_multp_reg<4> (Maddsub_multp_reg<4>_PCOUT_to_Maddsub_multp_reg<5>_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_multp_reg<5> (Maddsub_multp_reg<5>_PCOUT_to_Maddsub_multp_reg<6>_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_multp_reg<6> (Maddsub_multp_reg<6>_PCOUT_to_Maddsub_n0042[14:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0042[14:0] (Maddsub_n0042[14:0]_PCOUT_to_Maddsub_n0043[11:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0043[11:0] (Maddsub_n0043[11:0]_PCOUT_to_Maddsub_n0044[12:0]_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  Maddsub_n0044[12:0] (Maddsub_n0044[12:0]_PCOUT_to_Maddsub_n0045[12:0]_PCIN_47)
     DSP48A1:PCIN47->P15    1   2.645   0.681  Maddsub_n0045[12:0] (ADDER_FOR_MULTADD_Madd_159)
     OBUF:I->O                 2.912          out_data_15_OBUF (out_data<15>)
    ----------------------------------------
    Total                     38.148ns (35.915ns logic, 2.233ns route)
                                       (94.1% logic, 5.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.765|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.65 secs
 
--> 

Total memory usage is 231616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

