// Seed: 1396556800
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    output supply0 id_8,
    output wor id_9,
    output wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wor id_15,
    input wor id_16,
    input uwire id_17,
    output tri id_18,
    output wand id_19
);
  assign id_10 = 1;
  wire id_21;
  assign id_4 = id_14 || 1 && id_3 + 1 || 1 && id_6 && 1 || 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input supply1 id_5
    , id_11 = 1,
    output wor id_6,
    output wor id_7,
    output tri0 id_8,
    input wire id_9
);
  module_0(
      id_4,
      id_3,
      id_7,
      id_9,
      id_7,
      id_1,
      id_0,
      id_0,
      id_4,
      id_6,
      id_7,
      id_9,
      id_9,
      id_3,
      id_1,
      id_4,
      id_3,
      id_3,
      id_4,
      id_7
  );
  assign id_4 = id_0;
endmodule
