# 32-bit-Pipelined-Processor
Implemented a 32-bit RISC 5-stage Instruction Pipeline in Verilog, 

Processor Supports:
<br />1.) Basic Arithmetic operations
<br />2.) Compare instructions
<br />3.) Branch instructions
<br />4.) Load & Store instructions
<br />5.) Function calls 
<br />6.) Return Instruction.
