Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Nov 21 06:53:34 2017
| Host         : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rle_system_sdk_wrapper_timing_summary_routed.rpt -rpx rle_system_sdk_wrapper_timing_summary_routed.rpx
| Design       : rle_system_sdk_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.229        0.000                      0                27526        0.024        0.000                      0                27526        4.020        0.000                       0                 11389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.229        0.000                      0                27526        0.024        0.000                      0                27526        4.020        0.000                       0                 11389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a91_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 2.454ns (25.791%)  route 7.061ns (74.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12.812 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.691     2.985    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.439 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/DOADO[14]
                         net (fo=130, routed)         7.061    12.500    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl_RD1[14]
    SLICE_X51Y133        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a91_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.633    12.812    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X51Y133        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a91_r_reg[14]/C
                         clock pessimism              0.129    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X51Y133        FDRE (Setup_fdre_C_D)       -0.058    12.729    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a91_r_reg[14]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg100_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 1.450ns (15.345%)  route 7.999ns (84.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.737     3.031    rle_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=135, routed)         7.999    12.480    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X88Y128        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg100_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.708    12.887    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y128        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg100_reg[25]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)       -0.093    12.769    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg100_reg[25]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg88_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 1.450ns (15.299%)  route 8.028ns (84.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.737     3.031    rle_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=135, routed)         8.028    12.509    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X80Y124        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg88_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.702    12.881    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y124        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg88_reg[25]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y124        FDRE (Setup_fdre_C_D)       -0.058    12.798    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg88_reg[25]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg121_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 1.450ns (15.345%)  route 7.999ns (84.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.737     3.031    rle_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=135, routed)         7.999    12.480    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X84Y128        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg121_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.708    12.887    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y128        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg121_reg[25]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X84Y128        FDRE (Setup_fdre_C_D)       -0.067    12.795    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg121_reg[25]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg95_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.450ns (15.354%)  route 7.994ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.737     3.031    rle_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=135, routed)         7.994    12.474    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X85Y124        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg95_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.703    12.882    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y124        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg95_reg[25]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X85Y124        FDRE (Setup_fdre_C_D)       -0.067    12.790    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg95_reg[25]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a108_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 2.454ns (25.658%)  route 7.110ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.691     2.985    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     5.439 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/DOADO[30]
                         net (fo=130, routed)         7.110    12.550    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl_RD1[30]
    SLICE_X97Y105        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a108_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.782    12.961    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X97Y105        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a108_r_reg[30]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X97Y105        FDRE (Setup_fdre_C_D)       -0.067    12.869    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a108_r_reg[30]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg82_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 1.450ns (15.384%)  route 7.976ns (84.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.737     3.031    rle_system_sdk_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=135, routed)         7.976    12.456    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X81Y125        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg82_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.702    12.881    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y125        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg82_reg[25]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y125        FDRE (Setup_fdre_C_D)       -0.067    12.789    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg82_reg[25]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a84_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 2.454ns (25.748%)  route 7.077ns (74.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.691     2.985    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     5.439 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/DOADO[30]
                         net (fo=130, routed)         7.077    12.516    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl_RD1[30]
    SLICE_X99Y109        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a84_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.780    12.959    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X99Y109        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a84_r_reg[30]/C
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X99Y109        FDRE (Setup_fdre_C_D)       -0.081    12.853    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a84_r_reg[30]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a73_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 2.454ns (26.110%)  route 6.945ns (73.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.691     2.985    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.439 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/DOADO[14]
                         net (fo=130, routed)         6.945    12.384    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl_RD1[14]
    SLICE_X52Y131        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a73_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.630    12.809    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X52Y131        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a73_r_reg[14]/C
                         clock pessimism              0.129    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X52Y131        FDRE (Setup_fdre_C_D)       -0.058    12.726    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a73_r_reg[14]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a99_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 2.454ns (25.626%)  route 7.122ns (74.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.691     2.985    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     5.439 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/DOADO[30]
                         net (fo=130, routed)         7.122    12.562    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl_RD1[30]
    SLICE_X98Y105        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a99_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       1.782    12.961    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X98Y105        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a99_r_reg[30]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X98Y105        FDRE (Setup_fdre_C_D)       -0.031    12.905    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/jpeg_out_a99_r_reg[30]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.659     0.995    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.173     1.309    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y99         SRL16E                                       r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.845     1.211    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.659     0.995    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.173     1.309    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y99         SRL16E                                       r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.845     1.211    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.659     0.995    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.172     1.308    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y99         SRL16E                                       r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.845     1.211    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_previous_dc_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_previous_dc_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.171%)  route 0.238ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.552     0.888    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X53Y96         FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_previous_dc_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_previous_dc_reg[59]/Q
                         net (fo=2, routed)           0.238     1.267    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_previous_dc_reg[62]_0[28]
    SLICE_X47Y97         FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_previous_dc_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.825     1.191    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X47Y97         FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_previous_dc_reg[59]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.071     1.227    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_previous_dc_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.509%)  route 0.241ns (59.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.641     0.977    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y102        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.241     1.382    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y97         SRLC32E                                      r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.826     1.192    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg34_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_29_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.370%)  route 0.226ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.635     0.971    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y110        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg34_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg34_reg[12]/Q
                         net (fo=2, routed)           0.226     1.338    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg34_reg[31][12]
    SLICE_X50Y108        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_29_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.905     1.271    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X50Y108        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_29_reg[12]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.063     1.295    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_29_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg61_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.339%)  route 0.227ns (61.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.635     0.971    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y110        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg61_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg61_reg[12]/Q
                         net (fo=2, routed)           0.227     1.339    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg61_reg[31][12]
    SLICE_X50Y108        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.905     1.271    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X50Y108        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_2_reg[12]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.063     1.295    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg54_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.018%)  route 0.240ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.630     0.966    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y113        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg54_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg54_reg[15]/Q
                         net (fo=2, routed)           0.240     1.347    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg54_reg[31][15]
    SLICE_X47Y115        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.904     1.270    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X47Y115        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[15]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X47Y115        FDRE (Hold_fdre_C_D)         0.071     1.302    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_9_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg43_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.131%)  route 0.219ns (60.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.632     0.968    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y110        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg43_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/slv_reg43_reg[11]/Q
                         net (fo=2, routed)           0.219     1.328    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/slv_reg43_reg[31][11]
    SLICE_X47Y108        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.909     1.275    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[11]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.047     1.283    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/RG_jpeg_in_r_20_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.309%)  route 0.200ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.640     0.976    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y103        FDRE                                         r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.200     1.317    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y97         SRLC32E                                      r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_system_sdk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11389, routed)       0.826     1.192    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rle_system_sdk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/quantized_block/INST_MEMB64W64_sub_1/MEMB64W64_r_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/quantized_block/INST_MEMB64W64_sub_1/MEMB64W64_r_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/zz/INST_MEMB64W64_sub_1/MEMB64W64_r_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/jpeg0/INST_dat/zz/INST_MEMB64W64_sub_1/MEMB64W64_r_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rle_system_sdk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y82    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y73    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y74    rle_system_sdk_i/RLE_REV2_IP_0/inst/RLE_REV2_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y98    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y95    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y95    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y98    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y95    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y98    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y98    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    rle_system_sdk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



