# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Merge.srcs/sources_1/imports/sources_1/imports/new/ProgramROM.vhd" \
"../../../../Merge.srcs/sim_1/imports/new/ProgramROM_tb.vhd" \

# Do not sort compile order
nosort
