/* Zaccaria Pinball*/
/* CPU: Signetics 2650 (32K Addressable CPU Space)
   Switch strobing & reading performed via the 2650 "fake" output ports (ie D/~C line)
   Lamps, Solenoids, and Display Data is accessed via 256x4 RAM, using
   DMA (Direct Memory Access) with timers to generate the enable bits for each hardware.
*/
#include <stdlib.h>
#include "driver.h"
#include "cpu/s2650/s2650.h"
#include "sound/discrete.h"
#include "core.h"
#include "sndbrd.h"
#include "zac.h"
#include "zacsnd.h"
#include "wmssnd.h"

#define ZAC_VBLANKFREQ    60 /* VBLANK frequency */
#define ZAC_LAMPSMOOTH     2
#define ZAC_SOLSMOOTH      2
#define ZAC_DISPLAYSMOOTH  2

static void ZAC_soundInit(void) {
  if (core_gameData->hw.soundBoard == SNDBRD_TECHNO)
    sndbrd_0_init(core_gameData->hw.soundBoard, ZACSND_CPUA, memory_region(ZACSND_CPUCREGION), NULL, NULL);
  else
    sndbrd_0_init(core_gameData->hw.soundBoard, ZACSND_CPUA, memory_region(ZACSND_CPUAREGION), NULL, NULL);
}
static void ZAC_soundExit(void) {
  sndbrd_0_exit();
}

static struct {
  int swCol;
  int vblankCount;
  core_tSeg segments;
  UINT32 solenoids;
  UINT32 solsmooth[ZAC_SOLSMOOTH];
  UINT16 sols2;
  int actsnd[3], actspk;
  int refresh;
  int gen;
  void *printfile;
  mame_timer *irqtimer;
  int irqfreq;

  // serial
  UINT8 read_byte;
  UINT8 read_bitno;

  UINT8 write_bitno;
  UINT8 write_startbit;
} locals;

static INTERRUPT_GEN(ZAC_vblank_old) {
  /*-------------------------------
  /  copy local data to interface
  /--------------------------------*/
  locals.vblankCount ++;

  // lamps
  if ((locals.vblankCount % ZAC_LAMPSMOOTH) == 0) {
    memcpy((void*)coreGlobals.lampMatrix, (void*)coreGlobals.tmpLampMatrix, sizeof(coreGlobals.tmpLampMatrix));
  }

  // solenoids
  locals.solsmooth[locals.vblankCount % ZAC_SOLSMOOTH] = locals.solenoids;
#if ZAC_SOLSMOOTH != 2
#  error "Need to update smooth formula"
#endif
  coreGlobals.solenoids = locals.solsmooth[0] | locals.solsmooth[1];
  locals.solenoids = coreGlobals.pulsedSolState;

  // display
  if ((locals.vblankCount % ZAC_DISPLAYSMOOTH) == 0) {
    memcpy(coreGlobals.segments, locals.segments, sizeof(coreGlobals.segments));
  }

  core_updateSw(!core_getSol(26));
}

static INTERRUPT_GEN(ZAC_vblank) {
  /*-------------------------------
  /  copy local data to interface
  /--------------------------------*/
  locals.vblankCount ++;

  // lamps
  if ((locals.vblankCount % ZAC_LAMPSMOOTH) == 0) {
    memcpy((void*)coreGlobals.lampMatrix, (void*)coreGlobals.tmpLampMatrix, sizeof(coreGlobals.tmpLampMatrix));
  }

  // solenoids
  locals.solsmooth[locals.vblankCount % ZAC_SOLSMOOTH] = locals.solenoids;
#if ZAC_SOLSMOOTH != 2
#  error "Need to update smooth formula"
#endif
  coreGlobals.solenoids = locals.solsmooth[0] | locals.solsmooth[1];
  locals.solenoids = coreGlobals.pulsedSolState;
  coreGlobals.solenoids2 = locals.sols2;

  // display
  if ((locals.vblankCount % ZAC_DISPLAYSMOOTH) == 0) {
    memcpy(coreGlobals.segments, locals.segments, sizeof(coreGlobals.segments));
  }

  core_updateSw(coreGlobals.lampMatrix[2] & 0x08);
}

#ifdef MAME_DEBUG
static void adjust_timer(int offset) {
  static char s[4];
  locals.irqfreq += offset;
  if (locals.irqfreq < 1) locals.irqfreq = 1;
  sprintf(s, "%4d", locals.irqfreq);
  core_textOut(s, 4, 25, 5, 5);
  timer_adjust(locals.irqtimer, 1.0/(double)locals.irqfreq, 0, 1.0/(double)locals.irqfreq);
}
#endif /* MAME_DEBUG */

static SWITCH_UPDATE(ZAC1) {
#ifdef MAME_DEBUG
  if      (keyboard_pressed_memory_repeat(KEYCODE_Z, 2))
    adjust_timer(-10);
  else if (keyboard_pressed_memory_repeat(KEYCODE_X, 2))
    adjust_timer(-1);
  else if (keyboard_pressed_memory_repeat(KEYCODE_C, 2))
    adjust_timer(1);
  else if (keyboard_pressed_memory_repeat(KEYCODE_V, 2))
    adjust_timer(10);
#endif /* MAME_DEBUG */
  if (inports) {
    coreGlobals.swMatrix[0] = ((inports[ZAC_COMINPORT] & 0x3000) >> 6) | ((inports[ZAC_COMINPORT] & 0x0100) >> 8);
    sndbrd_0_diag(core_getSw(-1));
    coreGlobals.swMatrix[1] = inports[ZAC_COMINPORT] & 0xff;
    coreGlobals.swMatrix[2] = (coreGlobals.swMatrix[2] & 0x3f) | ((inports[ZAC_COMINPORT] & 0xc000) >> 8);
  }
}

static SWITCH_UPDATE(ZAC2) {
#ifdef MAME_DEBUG
  if      (keyboard_pressed_memory_repeat(KEYCODE_Z, 2))
    adjust_timer(-10);
  else if (keyboard_pressed_memory_repeat(KEYCODE_X, 2))
    adjust_timer(-1);
  else if (keyboard_pressed_memory_repeat(KEYCODE_C, 2))
    adjust_timer(1);
  else if (keyboard_pressed_memory_repeat(KEYCODE_V, 2))
    adjust_timer(10);
#endif /* MAME_DEBUG */
  if (inports) {
    coreGlobals.swMatrix[0] = ((inports[ZAC_COMINPORT] & 0x1000) >> 5) | ((inports[ZAC_COMINPORT] & 0x0100) >> 8);
    sndbrd_0_diag(core_getSw(-1));
    coreGlobals.swMatrix[1] = (coreGlobals.swMatrix[1] & 0x80) | (inports[ZAC_COMINPORT] & 0x7f);
    coreGlobals.swMatrix[2] = (coreGlobals.swMatrix[2] & 0x79) | ((inports[ZAC_COMINPORT] & 0x8600) >> 8);
  }
}

static int ZAC_sw2m(int no) {
	return no + 8;
}

static int ZAC_m2sw(int col, int row) {
	return col*8 + row - 8;
}

static int irq_callback_old(int int_level) {
  return core_getSw(-2) ? 0x10 : 0x18;
}

static void timer_callback_old(int n) {
  cpu_set_irq_line(ZAC_CPUNO, 0, PULSE_LINE);
}

static int irq_callback(int int_level) {
  return 0xbf;
}

static void timer_callback(int n) {
  cpu_set_irq_line(ZAC_CPUNO, 0, PULSE_LINE);
}

/*-----------------------------------------------
/ Load/Save static ram
/-------------------------------------------------*/
static UINT8 *ram1;
static NVRAM_HANDLER(ZAC1) {
    core_nvram(file, read_or_write, ram1, 0x400, 0x00);
}

static UINT8 *ram;
static NVRAM_HANDLER(ZAC2) {
    core_nvram(file, read_or_write, ram, 0x800, 0x00);
}

static MACHINE_INIT(ZAC1) {
  memset(&locals, 0, sizeof(locals));
  locals.gen = 1;
  locals.irqtimer = timer_alloc(timer_callback_old);
  locals.irqfreq = core_gameData->hw.gameSpecific1;
  timer_adjust(locals.irqtimer, 1.0/(double)locals.irqfreq, 0, 1.0/(double)locals.irqfreq);
  locals.read_byte = 0xff;
  locals.read_bitno = 7;
  /* Set IRQ Vector Routine */
  cpu_set_irq_callback(0, irq_callback_old);

  /* Preset RAM */
  if (ram1[0xf7] != 0x05 && ram1[0xf8] != 0x0a) { // data is invalid
    UINT8 i;
    ram1[0xc0] = 0x03; // 3 balls
    for (i=0xc1; i < 0xd6; i++) ram1[i] = 0x01; // enable match & coin slots
    ram1[0xf7] = 0x05; ram1[0xf8] = 0x0a; // validate data
  }

  coreGlobals.nLamps = 64 + core_gameData->hw.lampCol * 8;
  core_set_pwm_output_type(CORE_MODOUT_LAMP0, coreGlobals.nLamps, CORE_MODOUT_BULB_44_6_3V_AC); // More precisely, the hardware uses a 6.5V AC source through a bridge rectifier
  coreGlobals.nSolenoids = CORE_FIRSTCUSTSOL - 1 + core_gameData->hw.custSol;
  core_set_pwm_output_type(CORE_MODOUT_SOL0, coreGlobals.nSolenoids, CORE_MODOUT_SOL_2_STATE);

  ZAC_soundInit();
}

static MACHINE_INIT(ZAC2) {
  memset(&locals, 0, sizeof(locals));
  locals.gen = 2;
  locals.irqtimer = timer_alloc(timer_callback);
  locals.irqfreq = core_gameData->hw.gameSpecific1;
  timer_adjust(locals.irqtimer, 1.0/(double)locals.irqfreq, 0, 1.0/(double)locals.irqfreq);
  locals.read_byte = 0xff;
  locals.read_bitno = 7;
  /* Set IRQ Vector Routine */
  cpu_set_irq_callback(0, irq_callback);

  // The hardware uses a 6.5V AC source through a bridge rectifier without any regulation (for the SCR drivers) but does not seem to be synchronized on zerocross
  coreGlobals.nLamps = 64 + core_gameData->hw.lampCol * 8;
  core_set_pwm_output_type(CORE_MODOUT_LAMP0, coreGlobals.nLamps, CORE_MODOUT_BULB_44_6_3V_AC);
  coreGlobals.nSolenoids = CORE_FIRSTCUSTSOL - 1 + core_gameData->hw.custSol;
  core_set_pwm_output_type(CORE_MODOUT_SOL0, coreGlobals.nSolenoids, CORE_MODOUT_SOL_2_STATE);

  ZAC_soundInit();
}

static MACHINE_STOP(ZAC) {
  if (locals.printfile) {
    mame_fclose(locals.printfile);
    locals.printfile = NULL;
  }

  timer_remove(locals.irqtimer);

  ZAC_soundExit();
}

/*   CTRL PORT : READ = D0-D7 = Switch Returns 0-7 */
static READ_HANDLER(ctrl_port_r)
{
  if (locals.gen == 1)
  {
    switch(locals.swCol)
    {
      case 0x80: return ~core_getDip(2);                // 8 dip switches B
      case 0x40: return ~core_getDip(1);                // 8 dip switches A
      default  : return ~core_getSwCol(locals.swCol);   // switch columns 1-6
    }
  }
  else
  {
    return ~coreGlobals.swMatrix[locals.swCol+1];
  }
}

/*   DATA PORT : READ = D0-D3 = Dip Switch Read D0-D3 & Program Switch 1 on D3
						D4-D7 = ActSnd(D4) & ActSpk(D6) Pin 20,19,18,17 of CN8
*/
static READ_HANDLER(data_port_r)
{
	int data = core_getDip(0)&0x0f;
	data |= (locals.actsnd[0]<<4);
	data |= (locals.actsnd[1]<<5);
	data |= (locals.actspk<<6);
	data |= (locals.actsnd[2]<<7);
	//logerror("%x: Data Port Read\n",activecpu_get_previouspc());
	//logerror("%x: Dip & ActSnd/Spk Read - Dips=%x\n",activecpu_get_previouspc(),core_getDip(0)&0x0f);
	//return 0xff;
	//return 0;
	//logerror("data_port_r: %x ~%x\n",data,~data);
	return ~data; // 4Bit Dip Switch;
}

/*
   SENSE READ = Read Serial Input (hooked to printer)
*/
static READ_HANDLER(sense_r)
{
	if (++locals.read_bitno > 7) {
		locals.read_byte++;
		locals.read_bitno = 0;
//		logerror("%x: Sense Input=%02x\n",activecpu_get_previouspc(),byte);
	}
	return ((locals.read_byte >> locals.read_bitno) & 1) | core_getSw(-8);
}

/*
   ------------------
   CTRL PORT : WRITE =	D0-D2 = Switch Strobes (3-8 Demultiplexed)
						D3=REFRESH Strobe??
						D4=Pin 5 of CN? & /RUNEN = !D4
						D5=LED
						D6=Pin 15 of CN?
						D7=Pin 11 of CN?
*/
static WRITE_HANDLER(ctrl_port_w)
{
  if (locals.gen == 1)
  {
    locals.swCol = ~data & 0xff;
  }
  else
  {
    locals.refresh = (data>>3)&1;
    coreGlobals.diagnosticLed = (coreGlobals.diagnosticLed & 0x06) | ((data>>5) & 1);
    locals.swCol = data & 0x07;
  }
}

/*   DATA PORT : WRITE = Sound Data 0-7 */
static WRITE_HANDLER(data_port_w)
{
  sndbrd_0_data_w(ZACSND_CPUA, data);
  //logerror("%x: Sound Data Write=%x\n",activecpu_get_previouspc(),data);
}

/*   FLAG WRITE = Write Serial Output (hooked to printer) */
static WRITE_HANDLER(flag_w)
{
	static UINT8 printdata = 0;
	coreGlobals.diagnosticLed = (coreGlobals.diagnosticLed & 0x03) | (data << 2);
	if (locals.printfile == NULL) {
	  char filename[64];
	  sprintf(filename,"%s.prt", Machine->gamedrv->name);
	  locals.printfile = mame_fopen(Machine->gamedrv->name,filename,FILETYPE_PRINTER,2); // APPEND write mode
	}
	if (data && locals.write_startbit < 1)
		locals.write_startbit = 1;
	else if (data == 0 && locals.write_startbit == 1)
		locals.write_startbit = 2;
	else if (locals.write_bitno < 8 && locals.write_startbit > 1)
		printdata |= (data << locals.write_bitno++);
	if (locals.write_bitno == 8 && locals.write_startbit > 1)
		if (locals.printfile) mame_fwrite(locals.printfile, &printdata, 1);
	if (locals.write_bitno > 7) {
		printdata = 0;
		locals.write_bitno = 0;
		locals.write_startbit = 0;
	}
//	logerror("%x: Flag output=%x\n",activecpu_get_previouspc(),data);
}

static READ_HANDLER(ram_r) {
	return ram[offset];
}

static WRITE_HANDLER(ram_w) {
	ram[offset] = data;
	if (offset > 0x43f && offset < 0x460) {
		offset -= 0x440;
		UINT32 sol = 1 << offset;
		if (data)
		{
			locals.solenoids |= sol;
			coreGlobals.pulsedSolState |= sol;
		}
		else
			coreGlobals.pulsedSolState &= ~sol;
		core_write_pwm_output(CORE_MODOUT_SOL0 + offset, 1, data & 0x01);
	} else if (offset > 0x45f && offset < 0x470) {
		UINT16 sol2 = 1 << (offset - 0x460);
		if (data)
			locals.sols2 |= sol2;
		else
			locals.sols2 &= ~sol2;
	} else if (offset > 0x46f && offset < 0x4c0) {
		offset -= 0x470;
		if (data & 0x01)
			coreGlobals.tmpLampMatrix[offset/8] |= 1 << (offset%8);
		else
			coreGlobals.tmpLampMatrix[offset/8] &= ~(1 << (offset%8));
		core_write_pwm_output(CORE_MODOUT_LAMP0 + offset, 1, data & 0x01);
	} else if (offset > 0x4bf && offset < 0x4e8) {
		offset = 0x4e7 - offset;
		locals.segments[offset].w = core_bcd2seg7a[data & 0x0f];
		if (offset % 8 == 1 || offset % 8 == 4) locals.segments[offset].w |= 0x80;
	}
//	else if (offset < 0x500) logerror("ram_w: offset = %4x, data = %02x\n", offset, data);
}

static WRITE_HANDLER(ram1_w) {
	ram1[offset] = data;

	if (offset < 0x2e) {
		locals.segments[0x2f - offset].w = core_bcd2seg7a[data & 0x0f];
		if (offset == 0x16) {
			if (core_gameData->hw.soundBoard == SNDBRD_ZAC1125 || core_gameData->hw.soundBoard == SNDBRD_ZAC1346)
				sndbrd_data_w(0, data);
			else if (core_gameData->hw.soundBoard == SNDBRD_S67S) {
				sndbrd_data_w(0, ~data);
			}
		}
	} else if (offset > 0x3f && offset < 0x60) {
		UINT32 sol;
		offset -= 0x40;
		sol = 1 << offset;
		if (data)
		{
			locals.solenoids |= sol;
			coreGlobals.pulsedSolState |= sol;
		}
		else
			coreGlobals.pulsedSolState &= ~sol;
		core_write_pwm_output(CORE_MODOUT_SOL0 + offset, 1, data & 0x01);
		if (core_gameData->hw.soundBoard == SNDBRD_ZAC1311 && offset > 19 && offset < 24)
			discrete_sound_w(1 << (offset-20), data);
	} else if (offset > 0x7f && offset < 0xc0) {
		offset -= 0x80;
		if (data & 0x01)
			coreGlobals.tmpLampMatrix[offset/8] |= (1 << (offset%8));
		else
			coreGlobals.tmpLampMatrix[offset/8] &= ~(1 << (offset%8));
		core_write_pwm_output(CORE_MODOUT_LAMP0 + offset, 1, data & 0x01);
	}
}

static READ_HANDLER(ram1_r) {
  return ram1[offset];
}

WRITE_HANDLER(UpdateZACSoundLED)
{
  coreGlobals.diagnosticLed = (coreGlobals.diagnosticLed & ~(1 << offset)) | (data << offset);
}

void UpdateZACSoundACT(int data)
{
  int i;
  locals.actspk = data & 0x01;
  for (i=0; i < 3; i++)
    locals.actsnd[i] = (data >> (i+1)) & 0x01;
 // logerror("sound act = %x\n",data);
}

/*-----------------------------------
/  Memory map for CPU board
/------------------------------------*/
/*
Chip Select Decoding:
---------------------
A13 A12 A11 VMA
  L   L   L   L   L  H  H  H  H  H  H  H  = CS0  = (<0x800) & (0x4000 mirrored)
  L   L   H   L   H  L  H  H  H  H  H  H  = CS1  = (0x800)  & (0x4800 mirrored)
  L   H   L   L   H  H  L  H  H  H  H  H  = CS2  = (0x1000) & (0x5000 mirrored)
  L   H   H   L   H  H  H  L  H  H  H  H  = CS3  = (0x1800) & (0x5800 mirrored)
  H   L   L   L   H  H  H  H  L  H  H  H  = CS0* = (0x2000) & (0x6000 mirrored)
  H   L   H   L   H  H  H  H  H  L  H  H  = CS1* = (0x2800) & (0x6800 mirrored)
  H   H   L   L   H  H  H  H  H  H  L  H  = CS2* = (0x3000) & (0x7000 mirrored)
  H   H   H   L   H  H  H  H  H  H  H  L  = CS3* = (0x3800) & (0x7800 mirrored)

  *= Mirrored by hardware design

  CS0 = EPROM1
  CS1 = EPROM2
  CS2 = EPROM3 (OR EPROM2 IF 2764 EPROMS USED)
  CS3 = RAM

  2 Types of RAM:
  a) DMA WRITE ONLY RAM:
	 2104 (256x4)
     Read:	N/A			(because Data Outputs are not on Data Bus)
	 Write:	1800-18ff	(and mirrored addresses)
  b) BATTERY BACKED GAME RAM:
	 2114 & 6514 (1024x4) - Effective 8 bit RAM.
	 Read:	1800 - 1bff							(and mirrored addresses)
	 Write: 1800 - 18b0 WHEN DIP.SW4 NOT SET!	(and mirrored addresses)
	 Write: 1800 - 1bff WHEN DIP.SW4 SET!		(and mirrored addresses)
*/
static MEMORY_READ_START(ZAC_readmem)
{ 0x0000, 0x17ff, MRA_ROM },
{ 0x1800, 0x1bff, ram1_r },		/* RAM */
{ 0x1c00, 0x1fff, MRA_ROM },
MEMORY_END

static MEMORY_WRITE_START(ZAC_writemem)
{ 0x0000, 0x17ff, MWA_ROM },
{ 0x1800, 0x1bff, ram1_w, &ram1 },	/* RAM */
{ 0x1c00, 0x1fff, MWA_ROM },
MEMORY_END

/* bigger RAM area from 0x1800 to 0x1fff */
static MEMORY_READ_START(ZAC_readmem2)
{ 0x0000, 0x17ff, MRA_ROM },
{ 0x1800, 0x1fff, ram_r },	/* RAM */
{ 0x2000, 0x37ff, MRA_ROM },
{ 0x3800, 0x3fff, ram_r },	/* RAM Mirror */
{ 0x4000, 0x57ff, MRA_ROM },
{ 0x5800, 0x5fff, ram_r },	/* RAM Mirror  */
{ 0x6000, 0x77ff, MRA_ROM },
{ 0x7800, 0x7fff, ram_r },	/* RAM Mirror */
MEMORY_END

static MEMORY_WRITE_START(ZAC_writemem2)
{ 0x0000, 0x17ff, MWA_ROM },
{ 0x1800, 0x1fff, ram_w },	/* RAM */
{ 0x2000, 0x37ff, MWA_ROM },
{ 0x3800, 0x3fff, ram_w, &ram },/* RAM Mirror */
{ 0x4000, 0x57ff, MWA_ROM },
{ 0x5800, 0x5fff, ram_w },	/* RAM Mirror */
{ 0x6000, 0x77ff, MWA_ROM },
{ 0x7800, 0x7fff, ram_w },	/* RAM Mirror */
MEMORY_END

/* bigger RAM area from 0x1400 to 0x1bff */
static MEMORY_READ_START(ZAC_readmem0)
{ 0x0000, 0x13ff, MRA_ROM },
{ 0x1400, 0x17ff, ram_r },		/* RAM */
{ 0x1800, 0x1bff, ram1_r },		/* RAM */
{ 0x1c00, 0x1fff, MRA_ROM },
MEMORY_END

static MEMORY_WRITE_START(ZAC_writemem0)
{ 0x0000, 0x13ff, MWA_ROM },
{ 0x1400, 0x17ff, ram_w, &ram },	/* RAM */
{ 0x1800, 0x1bff, ram1_w, &ram1 },	/* RAM */
{ 0x1c00, 0x1fff, MWA_ROM },
MEMORY_END

/* PORT MAPPING
   ------------
   CTRL PORT : READ = D0-D7 = Switch Returns 0-7
   DATA PORT : READ = D0-D3 = Dip Switch Read D0-D3 & Program Switch 1 on D3
					  D4-D7 = ActSnd & ActSpk? Pin 20,19,18,17 of CN?
   SENSE READ = Read Serial Input (hooked to printer)
   ------------------
   CTRL PORT : WRITE =	D0-D3 = Switch Strobes (4-8 Demultiplexed)
						D4=Pin 5 of CN? & /RUNEN = !D4
						D5=LED
						D6=Pin 15 of CN?
						D7=Pin 11 of CN?
   DATA PORT : WRITE = Sound Data 0-7
   FLAG WRITE = Write Serial Output (hooked to printer)
*/
static PORT_WRITE_START( ZAC_writeport )
	{ S2650_CTRL_PORT,  S2650_CTRL_PORT,  ctrl_port_w },
	{ S2650_DATA_PORT,  S2650_DATA_PORT,  data_port_w },
	{ S2650_SENSE_PORT, S2650_SENSE_PORT, flag_w },
PORT_END

static PORT_READ_START( ZAC_readport )
	{ S2650_CTRL_PORT, S2650_CTRL_PORT, ctrl_port_r },
	{ S2650_DATA_PORT, S2650_DATA_PORT, data_port_r },
	{ S2650_SENSE_PORT, S2650_SENSE_PORT, sense_r },
PORT_END

MACHINE_DRIVER_START(ZAC)
  MDRV_IMPORT_FROM(PinMAME)
  MDRV_CORE_INIT_RESET_STOP(ZAC1,NULL,ZAC)
  MDRV_CPU_ADD_TAG("mcpu", S2650, 6000000./2.)
  MDRV_CPU_MEMORY(ZAC_readmem, ZAC_writemem)
  MDRV_CPU_PORTS(ZAC_readport, ZAC_writeport)
  MDRV_CPU_VBLANK_INT(ZAC_vblank_old, 1)
  MDRV_NVRAM_HANDLER(ZAC1)
  MDRV_DIPS(4+2*8)
  MDRV_SWITCH_UPDATE(ZAC1)
  MDRV_DIAGNOSTIC_LEDH(3)
  MDRV_SWITCH_CONV(ZAC_sw2m,ZAC_m2sw)
MACHINE_DRIVER_END

MACHINE_DRIVER_START(ZAC0)
  MDRV_IMPORT_FROM(ZAC)
  MDRV_CPU_MODIFY("mcpu")
  MDRV_CPU_MEMORY(ZAC_readmem0, ZAC_writemem0)
MACHINE_DRIVER_END

MACHINE_DRIVER_START(ZAC1311)
  MDRV_IMPORT_FROM(ZAC0)
  MDRV_IMPORT_FROM(zac1311)
MACHINE_DRIVER_END

MACHINE_DRIVER_START(ZAC1125)
  MDRV_IMPORT_FROM(ZAC0)
  MDRV_IMPORT_FROM(zac1125)
MACHINE_DRIVER_END

MACHINE_DRIVER_START(ZAC1144)
  MDRV_IMPORT_FROM(ZAC0)
  MDRV_IMPORT_FROM(wmssnd_s67s)
MACHINE_DRIVER_END

MACHINE_DRIVER_START(ZAC1346)
  MDRV_IMPORT_FROM(ZAC0)
  MDRV_IMPORT_FROM(zac1346)
MACHINE_DRIVER_END

MACHINE_DRIVER_START(ZAC1146)
  MDRV_IMPORT_FROM(ZAC)
  MDRV_IMPORT_FROM(zac1146)
MACHINE_DRIVER_END

MACHINE_DRIVER_START(ZAC2)
  MDRV_IMPORT_FROM(PinMAME)
  MDRV_CORE_INIT_RESET_STOP(ZAC2,NULL,ZAC)
  MDRV_CPU_ADD_TAG("mcpu", S2650, 6000000./4.)
  MDRV_CPU_MEMORY(ZAC_readmem2, ZAC_writemem2)
  MDRV_CPU_PORTS(ZAC_readport, ZAC_writeport)
  MDRV_CPU_VBLANK_INT(ZAC_vblank, 1)
  MDRV_NVRAM_HANDLER(ZAC2)
  MDRV_DIPS(4)
  MDRV_SWITCH_UPDATE(ZAC2)
  MDRV_DIAGNOSTIC_LEDH(3)
  MDRV_SWITCH_CONV(ZAC_sw2m,ZAC_m2sw)
MACHINE_DRIVER_END

//Sound board 1370
MACHINE_DRIVER_START(ZAC2A)
  MDRV_IMPORT_FROM(ZAC2)
  MDRV_IMPORT_FROM(zac1370)
MACHINE_DRIVER_END

//Sound board 13136
MACHINE_DRIVER_START(ZAC2X)
  MDRV_IMPORT_FROM(ZAC2)
  MDRV_DIAGNOSTIC_LEDH(3)
  MDRV_IMPORT_FROM(zac13136)
MACHINE_DRIVER_END

//Sound board 11178
MACHINE_DRIVER_START(ZAC2XS)
  MDRV_IMPORT_FROM(ZAC2)
  MDRV_IMPORT_FROM(zac11178)
MACHINE_DRIVER_END

//Sound boards 11178 + 13181
MACHINE_DRIVER_START(ZAC2XS2)
  MDRV_IMPORT_FROM(ZAC2)
  MDRV_IMPORT_FROM(zac11178_13181)
MACHINE_DRIVER_END

//Sound boards 11178 + 11181
MACHINE_DRIVER_START(ZAC2XS2A)
  MDRV_IMPORT_FROM(ZAC2)
  MDRV_IMPORT_FROM(zac11178_11181)
MACHINE_DRIVER_END

//Sound board 11183
MACHINE_DRIVER_START(ZAC2XS3)
  MDRV_IMPORT_FROM(ZAC2)
  MDRV_IMPORT_FROM(zac11183)
MACHINE_DRIVER_END

//Technoplay sound board
MACHINE_DRIVER_START(TECHNO)
  MDRV_IMPORT_FROM(ZAC2)
  MDRV_IMPORT_FROM(techno)
MACHINE_DRIVER_END
