// Seed: 541601086
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_1 = 32'd46
) (
    input supply0 _id_0,
    input wor _id_1
);
  logic id_3 = id_3 - 1;
  logic [7:0][-1 'b0 : -1  <  id_1] id_4, id_5;
  localparam id_6 = 1;
  module_0 modCall_1 ();
  wire id_7, id_8;
  assign id_5[id_0] = id_8;
  localparam id_9 = id_6 / id_6;
  logic id_10;
  ;
endmodule
module module_2 #(
    parameter id_2 = 32'd54,
    parameter id_4 = 32'd99
) (
    input tri id_0,
    inout tri id_1,
    input wire _id_2,
    output tri0 id_3,
    output tri0 _id_4,
    output tri1 id_5,
    input uwire id_6[id_4  &&  id_2 : 1],
    output tri1 id_7,
    input supply1 id_8[-1 : 1],
    output tri0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12
    , id_22,
    input wire id_13,
    input wand id_14,
    input tri id_15,
    output tri void id_16
    , id_23,
    output wire id_17,
    input uwire id_18,
    output wor id_19,
    input wor id_20
);
  assign id_5 = $clog2(58);
  ;
  module_0 modCall_1 ();
endmodule
