<profile>

<section name = "Vitis HLS Report for 'duplicate_720_1280_s'" level="0">
<item name = "Date">Tue Jan 24 22:05:19 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">edge_canny_detector</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.802 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">921602, 921602, 9.216 ms, 9.216 ms, 921602, 921602, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_116_1_VITIS_LOOP_118_2">921600, 921600, 2, 1, 1, 921600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 111, -</column>
<column name="Register">-, -, 28, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln116_fu_99_p2">+, 0, 0, 20, 20, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln116_fu_105_p2">icmp, 0, 0, 8, 20, 18</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">13, 3, 1, 3</column>
<column name="gradx1_mat_4211_blk_n">9, 2, 1, 2</column>
<column name="gradx2_mat_4212_blk_n">9, 2, 1, 2</column>
<column name="gradx_mat_4210_blk_n">9, 2, 1, 2</column>
<column name="grady1_mat_4214_blk_n">9, 2, 1, 2</column>
<column name="grady2_mat_4215_blk_n">9, 2, 1, 2</column>
<column name="grady_mat_4213_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_88">9, 2, 20, 40</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln116_reg_116">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_88">20, 0, 20, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, duplicate&lt;720, 1280&gt;, return value</column>
<column name="gradx_mat_4210_dout">in, 16, ap_fifo, gradx_mat_4210, pointer</column>
<column name="gradx_mat_4210_empty_n">in, 1, ap_fifo, gradx_mat_4210, pointer</column>
<column name="gradx_mat_4210_read">out, 1, ap_fifo, gradx_mat_4210, pointer</column>
<column name="grady_mat_4213_dout">in, 16, ap_fifo, grady_mat_4213, pointer</column>
<column name="grady_mat_4213_empty_n">in, 1, ap_fifo, grady_mat_4213, pointer</column>
<column name="grady_mat_4213_read">out, 1, ap_fifo, grady_mat_4213, pointer</column>
<column name="gradx1_mat_4211_din">out, 16, ap_fifo, gradx1_mat_4211, pointer</column>
<column name="gradx1_mat_4211_full_n">in, 1, ap_fifo, gradx1_mat_4211, pointer</column>
<column name="gradx1_mat_4211_write">out, 1, ap_fifo, gradx1_mat_4211, pointer</column>
<column name="gradx2_mat_4212_din">out, 16, ap_fifo, gradx2_mat_4212, pointer</column>
<column name="gradx2_mat_4212_full_n">in, 1, ap_fifo, gradx2_mat_4212, pointer</column>
<column name="gradx2_mat_4212_write">out, 1, ap_fifo, gradx2_mat_4212, pointer</column>
<column name="grady1_mat_4214_din">out, 16, ap_fifo, grady1_mat_4214, pointer</column>
<column name="grady1_mat_4214_full_n">in, 1, ap_fifo, grady1_mat_4214, pointer</column>
<column name="grady1_mat_4214_write">out, 1, ap_fifo, grady1_mat_4214, pointer</column>
<column name="grady2_mat_4215_din">out, 16, ap_fifo, grady2_mat_4215, pointer</column>
<column name="grady2_mat_4215_full_n">in, 1, ap_fifo, grady2_mat_4215, pointer</column>
<column name="grady2_mat_4215_write">out, 1, ap_fifo, grady2_mat_4215, pointer</column>
</table>
</item>
</section>
</profile>
