
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000485                       # Number of seconds simulated (Second)
simTicks                                    484637000                       # Number of ticks simulated (Tick)
finalTick                                   484637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.53                       # Real time elapsed on the host (Second)
hostTickRate                                 64369620                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769392                       # Number of bytes of host memory used (Byte)
simInsts                                       430216                       # Number of instructions simulated (Count)
simOps                                         833780                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    57140                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     110740                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           484638                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.126499                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.887706                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          993974                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      255                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         967161                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3508                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               160416                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            173068                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 111                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              474770                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.037115                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.550650                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    125798     26.50%     26.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     62613     13.19%     39.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     76833     16.18%     55.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     87222     18.37%     74.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    122304     25.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                474770                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       1    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha3                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSm4e                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCrc                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDotProd                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Add                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cmp                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Mult                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::System                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass          1928      0.80%      0.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu            180657     74.76%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult              759      0.31%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv              1486      0.61%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd             630      0.26%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     76.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd              401      0.17%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu             1353      0.56%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp                0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt              940      0.39%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc             973      0.40%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     78.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            293      0.12%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha3               0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSm4e               0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCrc                0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDotProd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead            35091     14.52%     92.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite           14722      6.09%     99.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead         1213      0.50%     99.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite         1193      0.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Add            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::System                 0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total             241639                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::No_OpClass          1884      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::IntAlu            180368     74.91%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::IntMult              754      0.31%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::IntDiv              1490      0.62%     76.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatAdd             623      0.26%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatCmp               0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatCvt               0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatMult              0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatMultAcc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatDiv               0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatMisc              0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatSqrt              0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdAdd              398      0.17%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdAddAcc             0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdAlu             1236      0.51%     77.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdCmp                2      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdCvt              925      0.38%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdMisc             969      0.40%     78.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdMult               0      0.00%     78.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdMultAcc            0      0.00%     78.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdMatMultAcc            0      0.00%     78.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdShift            284      0.12%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdShiftAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdDiv                0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdSqrt               0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatCvt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatMisc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatMult            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatMatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdReduceAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdAes                0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdAesMix             0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdSha1Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdSha1Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdSha256Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdSha256Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdShaSigma2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdShaSigma3            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdSha3               0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdSm4e               0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdCrc                0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdPredAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdDotProd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::Matrix                 0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::MatrixMov              0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::MatrixOP               0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::MemRead            34900     14.49%     92.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::MemWrite           14581      6.06%     99.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatMemRead         1153      0.48%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::FloatMemWrite         1210      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdBf16Add            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdBf16Cmp            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdBf16Mult            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::System                 0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_1::total             240777                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::No_OpClass          1897      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::IntAlu            180829     74.91%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::IntMult              755      0.31%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::IntDiv              1470      0.61%     76.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatAdd             637      0.26%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatCmp               0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatCvt               0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatMult              0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatMultAcc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatDiv               0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatMisc              0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatSqrt              0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdAdd              409      0.17%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdAddAcc             0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdAlu             1298      0.54%     77.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdCmp                2      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdCvt              943      0.39%     77.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdMisc             967      0.40%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdMult               0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdMultAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdMatMultAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdShift            295      0.12%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdShiftAcc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdDiv                0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdSqrt               0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatCvt            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatDiv            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatMisc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatMult            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatMultAcc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatMatMultAcc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatSqrt            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdReduceAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdReduceAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdReduceCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatReduceAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatReduceCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdAes                0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdAesMix             0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdSha1Hash            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdSha1Hash2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdSha256Hash            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdSha256Hash2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdShaSigma2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdShaSigma3            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdSha3               0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdSm4e               0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdCrc                0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdPredAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdDotProd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::Matrix                 0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::MatrixMov              0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::MatrixOP               0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::MemRead            34922     14.47%     92.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::MemWrite           14595      6.05%     99.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatMemRead         1180      0.49%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::FloatMemWrite         1211      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdBf16Add            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdBf16Cmp            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdBf16Mult            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::System                 0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_2::total             241410                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::No_OpClass          1919      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::IntAlu            182400     74.96%     75.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::IntMult              758      0.31%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::IntDiv              1507      0.62%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatAdd             636      0.26%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatCmp               0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatCvt               0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatMult              0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatMultAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatDiv               0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatMisc              0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatSqrt              0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdAdd              402      0.17%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdAddAcc             0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdAlu             1350      0.55%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdCmp                2      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdCvt              929      0.38%     78.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdMisc             973      0.40%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdMult               0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdShift            286      0.12%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdShiftAcc            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdDiv                0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdSqrt               0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatAdd            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatAlu            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatCmp            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatCvt            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatDiv            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatMisc            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatMult            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatMultAcc            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatMatMultAcc            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatSqrt            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdReduceAdd            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdReduceAlu            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdReduceCmp            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatReduceAdd            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatReduceCmp            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdAes                0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdAesMix             0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdSha1Hash            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdSha1Hash2            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdSha256Hash            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdSha256Hash2            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdShaSigma2            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdShaSigma3            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdSha3               0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdSm4e               0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdCrc                0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdPredAlu            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdDotProd            0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::Matrix                 0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::MatrixMov              0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::MatrixOP               0      0.00%     78.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::MemRead            35062     14.41%     92.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::MemWrite           14696      6.04%     99.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatMemRead         1203      0.49%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::FloatMemWrite         1212      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdBf16Add            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdBf16Cmp            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdBf16Mult            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::System                 0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_3::total             243335                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType::total               967161      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.995636                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy::0                                0                       # FU busy when requested (Count)
system.cpu.fuBusy::1                                1                       # FU busy when requested (Count)
system.cpu.fuBusy::2                                0                       # FU busy when requested (Count)
system.cpu.fuBusy::3                                0                       # FU busy when requested (Count)
system.cpu.fuBusy::total                            1                       # FU busy when requested (Count)
system.cpu.fuBusyRate::0                            0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.fuBusyRate::1                     0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.fuBusyRate::2                            0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.fuBusyRate::3                            0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.fuBusyRate::total                 0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2353822                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1119589                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          906053                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     58779                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    35100                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            27206                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      930248                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        29286                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                         194652                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   1188417                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.45                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       6.11                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.40                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     22851                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp::0                                0                       # Number of swp insts executed (Count)
system.cpu.numSwp::1                                0                       # Number of swp insts executed (Count)
system.cpu.numSwp::2                                0                       # Number of swp insts executed (Count)
system.cpu.numSwp::3                                0                       # Number of swp insts executed (Count)
system.cpu.numSwp::total                            0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             743                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            9868                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          36783                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         17012                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1921                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          858                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads          36538                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores         16823                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads         1983                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores          877                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads          36590                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores         16870                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads         1968                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores          873                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads          36697                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores         17024                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads         1949                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores          872                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                        121680                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches                18886                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict                40195                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               1860                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode                9710                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit               30485                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch          329      1.08%      1.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1107      3.63%      4.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1464      4.80%      9.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          167      0.55%     10.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        24851     81.45%     91.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         2147      7.04%     98.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          444      1.46%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          30509                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::NoBranch          333      1.10%      1.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::Return          1065      3.51%      4.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::CallDirect         1486      4.90%      9.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::CallIndirect          170      0.56%     10.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::DirectCond        24686     81.44%     91.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::DirectUncond         2173      7.17%     98.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::IndirectCond            0      0.00%     98.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::IndirectUncond          400      1.32%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_1::total          30313                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::NoBranch          365      1.20%      1.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::Return          1070      3.53%      4.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::CallDirect         1457      4.81%      9.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::CallIndirect          165      0.54%     10.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::DirectCond        24688     81.49%     91.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::DirectUncond         2136      7.05%     98.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::IndirectCond            0      0.00%     98.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::IndirectUncond          415      1.37%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_2::total          30296                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::NoBranch          361      1.18%      1.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::Return          1118      3.66%      4.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::CallDirect         1684      5.51%     10.35% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::CallIndirect          171      0.56%     10.91% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::DirectCond        24705     80.84%     91.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::DirectUncond         2123      6.95%     98.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::IndirectCond            0      0.00%     98.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::IndirectUncond          400      1.31%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_3::total          30562                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups::total           121680      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          289      3.50%      3.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          268      3.25%      6.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          720      8.72%     15.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           67      0.81%     16.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         5742     69.54%     85.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          945     11.44%     97.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          226      2.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          8257                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::NoBranch          293      3.63%      3.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::Return          226      2.80%      6.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::CallDirect          742      9.20%     15.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::CallIndirect           70      0.87%     16.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::DirectCond         5577     69.18%     85.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::DirectUncond          971     12.05%     97.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::IndirectCond            0      0.00%     97.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::IndirectUncond          182      2.26%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_1::total          8061                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::NoBranch          325      4.05%      4.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::Return          231      2.88%      6.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::CallDirect          713      8.87%     15.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::CallIndirect           65      0.81%     16.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::DirectCond         5570     69.33%     85.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::DirectUncond          933     11.61%     97.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::IndirectCond            0      0.00%     97.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::IndirectUncond          197      2.45%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_2::total          8034                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::NoBranch          321      3.86%      3.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::Return          279      3.36%      7.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::CallDirect          940     11.31%     18.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::CallIndirect           71      0.85%     19.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::DirectCond         5596     67.34%     86.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::DirectUncond          921     11.08%     97.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::IndirectCond            0      0.00%     97.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::IndirectUncond          182      2.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_3::total          8310                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes::total           32662      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           43      0.42%      0.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.02%      0.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          857      8.39%      8.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           75      0.73%      9.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         7582     74.25%     83.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1556     15.24%     99.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           97      0.95%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        10212                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::NoBranch           41      0.42%      0.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::Return            0      0.00%      0.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::CallDirect          882      8.93%      9.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::CallIndirect            4      0.04%      9.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::DirectCond         7379     74.70%     84.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::DirectUncond         1556     15.75%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::IndirectCond            0      0.00%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::IndirectUncond           16      0.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_1::total         9878                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::NoBranch           45      0.45%      0.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::Return            0      0.00%      0.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::CallDirect          888      8.94%      9.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::CallIndirect            2      0.02%      9.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::DirectCond         7437     74.86%     84.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::DirectUncond         1552     15.62%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::IndirectCond            0      0.00%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::IndirectUncond           11      0.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_2::total         9935                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::NoBranch           42      0.41%      0.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::Return            0      0.00%      0.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::CallDirect          864      8.50%      8.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::CallIndirect           34      0.33%      9.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::DirectCond         7586     74.59%     83.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::DirectUncond         1553     15.27%     99.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::IndirectCond            0      0.00%     99.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::IndirectUncond           91      0.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_3::total        10170                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected::total          40195      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          857     35.52%     35.52% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     35.52% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0      0.00%     35.52% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond         1556     64.48%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total         2413                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::CallDirect          882     36.18%     36.18% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::CallIndirect            0      0.00%     36.18% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::DirectCond            0      0.00%     36.18% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::DirectUncond         1556     63.82%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_1::total         2438                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::CallDirect          888     36.39%     36.39% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::CallIndirect            0      0.00%     36.39% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::DirectCond            0      0.00%     36.39% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::DirectUncond         1552     63.61%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_2::total         2440                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::CallDirect          864     35.72%     35.72% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::CallIndirect            0      0.00%     35.72% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::DirectCond            2      0.08%     35.80% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::DirectUncond         1553     64.20%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_3::total         2419                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers::total         9710      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           40      0.18%      0.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          839      3.77%      3.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          744      3.34%      7.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          100      0.45%      7.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        19109     85.88%     93.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         1202      5.40%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          218      0.98%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        22252                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::NoBranch           40      0.18%      0.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::Return          839      3.77%      3.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::CallDirect          744      3.34%      7.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::CallIndirect          100      0.45%      7.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::DirectCond        19109     85.88%     93.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::DirectUncond         1202      5.40%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::IndirectCond            0      0.00%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::IndirectUncond          218      0.98%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_1::total        22252                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::NoBranch           40      0.18%      0.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::Return          839      3.77%      3.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::CallDirect          744      3.34%      7.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::CallIndirect          100      0.45%      7.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::DirectCond        19109     85.88%     93.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::DirectUncond         1202      5.40%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::IndirectCond            0      0.00%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::IndirectUncond          218      0.98%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_2::total        22252                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::NoBranch           40      0.18%      0.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::Return          839      3.77%      3.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::CallDirect          744      3.34%      7.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::CallIndirect          100      0.45%      7.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::DirectCond        19109     85.88%     93.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::DirectUncond         1202      5.40%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::IndirectCond            0      0.00%     99.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::IndirectUncond          218      0.98%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_3::total        22252                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed::total          89008      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           40      0.43%      0.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          655      7.00%      7.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           72      0.77%      8.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         7377     78.82%     87.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1137     12.15%     99.17% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.17% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           78      0.83%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         9359                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::NoBranch           40      0.44%      0.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::Return            0      0.00%      0.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::CallDirect          668      7.43%      7.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::CallIndirect            3      0.03%      7.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::DirectCond         7157     79.58%     87.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::DirectUncond         1119     12.44%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::IndirectUncond            7      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_1::total         8994                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::NoBranch           40      0.44%      0.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::Return            0      0.00%      0.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::CallDirect          667      7.38%      7.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::CallIndirect            2      0.02%      7.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::DirectCond         7205     79.73%     87.57% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::DirectUncond         1118     12.37%     99.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::IndirectCond            0      0.00%     99.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::IndirectUncond            5      0.06%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_2::total         9037                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::NoBranch           40      0.43%      0.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::Return            0      0.00%      0.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::CallDirect          657      7.05%      7.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::CallIndirect           31      0.33%      7.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::DirectCond         7376     79.12%     86.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::DirectUncond         1142     12.25%     99.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::IndirectCond            0      0.00%     99.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::IndirectUncond           76      0.82%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_3::total         9322                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted::total        36712      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           39      8.76%      8.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      8.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      8.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      8.76% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond          406     91.24%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total          445                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::NoBranch           40     11.70%     11.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::Return            0      0.00%     11.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::CallDirect            0      0.00%     11.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::CallIndirect            0      0.00%     11.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::DirectCond          302     88.30%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_1::total          342                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::NoBranch           40     11.49%     11.49% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::Return            0      0.00%     11.49% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::CallDirect            0      0.00%     11.49% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::CallIndirect            0      0.00%     11.49% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::DirectCond          308     88.51%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_2::total          348                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::NoBranch           38      8.70%      8.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::Return            0      0.00%      8.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::CallDirect            0      0.00%      8.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::CallIndirect            0      0.00%      8.70% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::DirectCond          399     91.30%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_3::total          437                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor::total         1572      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            1      0.01%      0.01% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.01% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          655      7.35%      7.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           72      0.81%      8.17% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond         6971     78.20%     86.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond         1137     12.76%     99.12% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.12% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           78      0.88%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         8914                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::CallDirect          668      7.72%      7.72% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::CallIndirect            3      0.03%      7.76% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::DirectCond         6855     79.23%     86.99% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::DirectUncond         1119     12.93%     99.92% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::IndirectUncond            7      0.08%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_1::total         8652                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::CallDirect          667      7.68%      7.68% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::CallIndirect            2      0.02%      7.70% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::DirectCond         6897     79.38%     87.08% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::DirectUncond         1118     12.87%     99.94% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::IndirectCond            0      0.00%     99.94% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::IndirectUncond            5      0.06%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_2::total         8689                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::NoBranch            2      0.02%      0.02% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::Return            0      0.00%      0.02% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::CallDirect          657      7.39%      7.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::CallIndirect           31      0.35%      7.77% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::DirectCond         6977     78.53%     86.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::DirectUncond         1142     12.85%     99.14% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::IndirectCond            0      0.00%     99.14% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::IndirectUncond           76      0.86%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_3::total         8885                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss::total        35140      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        25558     83.77%     83.77% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         3631     11.90%     95.67% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1106      3.63%     99.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          214      0.70%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        30509                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_1::NoTarget        25518     84.18%     84.18% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_1::BTB         3343     11.03%     95.21% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_1::RAS         1065      3.51%     98.72% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_1::Indirect          387      1.28%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_1::total        30313                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_2::NoTarget        25632     84.61%     84.61% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_2::BTB         3209     10.59%     95.20% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_2::RAS         1070      3.53%     98.73% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_2::Indirect          385      1.27%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_2::total        30296                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_3::NoTarget        26086     85.35%     85.35% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_3::BTB         3094     10.12%     95.48% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_3::RAS         1118      3.66%     99.14% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_3::Indirect          264      0.86%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_3::total        30562                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider::total       121680      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         9686     98.03%     98.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          176      1.78%     99.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.01%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           18      0.18%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         9881                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::NoBranch         9410     98.60%     98.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::Return          121      1.27%     99.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::CallDirect            0      0.00%     99.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::CallIndirect           13      0.14%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_1::total         9544                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::NoBranch         9475     98.58%     98.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::Return          127      1.32%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::CallDirect            0      0.00%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::CallIndirect            9      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_2::total         9611                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::NoBranch         9679     98.48%     98.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::Return          134      1.36%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::CallDirect            0      0.00%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::CallIndirect           15      0.15%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_3::total         9828                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong::total        38864      0.00%      0.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             98930                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        41944                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             36712                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          35137                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               121680                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                39186                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   18927                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.155547                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           38213                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2332                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1250                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1082                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1388      1.14%      1.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         4360      3.58%      4.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         6091      5.01%      9.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          673      0.55%     10.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        98930     81.30%     91.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         8579      7.05%     98.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1659      1.36%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       121680                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          805      0.78%      0.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         4360      4.24%      5.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         5304      5.16%     10.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          673      0.65%     10.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        82277     80.07%     90.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         7675      7.47%     98.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1659      1.61%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        102753                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          171      0.44%      0.44% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.44% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         3491      8.91%      9.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        29307     74.79%     84.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         6217     15.87%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        39186                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          171      0.44%      0.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         3491      8.91%      9.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        29307     74.79%     84.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         6217     15.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        39186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2332                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         1250                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1082                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          330                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2662                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows           16                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 7768                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   7748                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               4392                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   3356                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                3356                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.status::running             1886675     99.57%     99.57% # Number of cycles commit is running (Cycle)
system.cpu.commit.status::idle                      4      0.00%     99.57% # Number of cycles commit is idle (Cycle)
system.cpu.commit.status::trapPending            8106      0.43%    100.00% # Number of cycles commit is processing a trap (Cycle)
system.cpu.commit.commitSquashedInsts          159261                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             144                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             31720                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       474769                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.756180                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.625915                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          166793     35.13%     35.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75951     16.00%     51.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           61455     12.94%     64.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           47361      9.98%     74.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          123209     25.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       474769                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed (Count)
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed (Count)
system.cpu.commit.amos::2                           0                       # Number of atomic instructions committed (Count)
system.cpu.commit.amos::3                           0                       # Number of atomic instructions committed (Count)
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars::0                       24                       # Number of memory barriers committed (Count)
system.cpu.commit.membars::1                       24                       # Number of memory barriers committed (Count)
system.cpu.commit.membars::2                       24                       # Number of memory barriers committed (Count)
system.cpu.commit.membars::3                       24                       # Number of memory barriers committed (Count)
system.cpu.commit.membars::total                   96                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1294      0.62%      0.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       157143     75.39%     76.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          689      0.33%     76.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1407      0.67%     77.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          396      0.19%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          394      0.19%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          873      0.42%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          902      0.43%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          956      0.46%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          223      0.11%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSm4e            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCrc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDotProd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        28466     13.66%     92.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        13586      6.52%     98.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::System            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       208445                       # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::No_OpClass         1294      0.62%      0.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::IntAlu       157143     75.39%     76.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::IntMult          689      0.33%     76.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::IntDiv         1407      0.67%     77.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatAdd          396      0.19%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdAdd          394      0.19%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdAlu          873      0.42%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdCvt          902      0.43%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdMisc          956      0.46%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdShift          223      0.11%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdSha3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdSm4e            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdCrc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdDotProd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::Matrix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::MatrixMov            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::MatrixOP            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::MemRead        28466     13.66%     92.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::MemWrite        13586      6.52%     98.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::System            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_1::total       208445                       # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::No_OpClass         1294      0.62%      0.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::IntAlu       157143     75.39%     76.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::IntMult          689      0.33%     76.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::IntDiv         1407      0.67%     77.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatAdd          396      0.19%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatMult            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatDiv            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatMisc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatSqrt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdAdd          394      0.19%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdAlu          873      0.42%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdCmp            0      0.00%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdCvt          902      0.43%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdMisc          956      0.46%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdMult            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdShift          223      0.11%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdAes            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdAesMix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdSha3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdSm4e            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdCrc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdDotProd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::Matrix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::MatrixMov            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::MatrixOP            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::MemRead        28466     13.66%     92.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::MemWrite        13586      6.52%     98.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::System            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_2::total       208445                       # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::No_OpClass         1294      0.62%      0.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::IntAlu       157143     75.39%     76.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::IntMult          689      0.33%     76.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::IntDiv         1407      0.67%     77.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatAdd          396      0.19%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatMult            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatDiv            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatMisc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatSqrt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdAdd          394      0.19%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdAlu          873      0.42%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdCmp            0      0.00%     77.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdCvt          902      0.43%     78.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdMisc          956      0.46%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdMult            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdShift          223      0.11%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdAes            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdAesMix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdSha3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdSm4e            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdCrc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdDotProd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::Matrix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::MatrixMov            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::MatrixOP            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::MemRead        28466     13.66%     92.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::MemWrite        13586      6.52%     98.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::System            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_3::total       208445                       # Class of committed instruction (Count)
system.cpu.commit.committedInstType::total       833780      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        123209                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               107554                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 208445                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         107554                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           208445                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts           107554                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps             208445                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  4.505997                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.221926                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              44168                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               6211                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            202764                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            29467                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           14701                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1294      0.62%      0.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       157143     75.39%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          689      0.33%     76.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1407      0.67%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          396      0.19%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          394      0.19%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          873      0.42%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          902      0.43%     78.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          956      0.46%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          223      0.11%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSm4e            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCrc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDotProd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        28466     13.66%     92.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        13586      6.52%     98.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       208445                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        22252                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        21055                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1157                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        19109                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3103                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          844                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          839                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls             844                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns          1683                       # Number of function calls and returns committed (Count)
system.cpu.commitStats1.numInsts               107554                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats1.numOps                 208445                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats1.numInstsNotNOP         107554                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats1.numOpsNotNOP           208445                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats1.numUserInsts           107554                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats1.numUserOps             208445                       # Number of ops committed in user mode (Count)
system.cpu.commitStats1.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats1.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats1.cpi                  4.505997                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats1.ipc                  0.221926                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats1.numMemRefs              44168                       # Number of memory references committed (Count)
system.cpu.commitStats1.numFpInsts               6211                       # Number of float instructions (Count)
system.cpu.commitStats1.numIntInsts            202764                       # Number of integer instructions (Count)
system.cpu.commitStats1.numLoadInsts            29467                       # Number of load instructions (Count)
system.cpu.commitStats1.numStoreInsts           14701                       # Number of store instructions (Count)
system.cpu.commitStats1.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats1.committedInstType::No_OpClass         1294      0.62%      0.62% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::IntAlu       157143     75.39%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::IntMult          689      0.33%     76.34% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::IntDiv         1407      0.67%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatAdd          396      0.19%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdAdd          394      0.19%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdAlu          873      0.42%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdCmp            0      0.00%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdCvt          902      0.43%     78.25% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdMisc          956      0.46%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdMult            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdShift          223      0.11%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdAes            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdAesMix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdSha3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdSm4e            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdCrc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdDotProd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::Matrix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::MatrixMov            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::MatrixOP            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::MemRead        28466     13.66%     92.47% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::MemWrite        13586      6.52%     98.98% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats1.committedInstType::total       208445                       # Class of committed instruction. (Count)
system.cpu.commitStats1.committedControl::IsControl        22252                       # Class of control type instructions committed (Count)
system.cpu.commitStats1.committedControl::IsDirectControl        21055                       # Class of control type instructions committed (Count)
system.cpu.commitStats1.committedControl::IsIndirectControl         1157                       # Class of control type instructions committed (Count)
system.cpu.commitStats1.committedControl::IsCondControl        19109                       # Class of control type instructions committed (Count)
system.cpu.commitStats1.committedControl::IsUncondControl         3103                       # Class of control type instructions committed (Count)
system.cpu.commitStats1.committedControl::IsCall          844                       # Class of control type instructions committed (Count)
system.cpu.commitStats1.committedControl::IsReturn          839                       # Class of control type instructions committed (Count)
system.cpu.commitStats1.functionCalls             844                       # Number of function calls committed (Count)
system.cpu.commitStats1.numCallsReturns          1683                       # Number of function calls and returns committed (Count)
system.cpu.commitStats2.numInsts               107554                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats2.numOps                 208445                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats2.numInstsNotNOP         107554                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats2.numOpsNotNOP           208445                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats2.numUserInsts           107554                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats2.numUserOps             208445                       # Number of ops committed in user mode (Count)
system.cpu.commitStats2.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats2.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats2.cpi                  4.505997                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats2.ipc                  0.221926                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats2.numMemRefs              44168                       # Number of memory references committed (Count)
system.cpu.commitStats2.numFpInsts               6211                       # Number of float instructions (Count)
system.cpu.commitStats2.numIntInsts            202764                       # Number of integer instructions (Count)
system.cpu.commitStats2.numLoadInsts            29467                       # Number of load instructions (Count)
system.cpu.commitStats2.numStoreInsts           14701                       # Number of store instructions (Count)
system.cpu.commitStats2.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats2.committedInstType::No_OpClass         1294      0.62%      0.62% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::IntAlu       157143     75.39%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::IntMult          689      0.33%     76.34% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::IntDiv         1407      0.67%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatAdd          396      0.19%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdAdd          394      0.19%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdAlu          873      0.42%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdCmp            0      0.00%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdCvt          902      0.43%     78.25% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdMisc          956      0.46%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdMult            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdShift          223      0.11%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdAes            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdAesMix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdSha3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdSm4e            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdCrc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdDotProd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::Matrix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::MatrixMov            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::MatrixOP            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::MemRead        28466     13.66%     92.47% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::MemWrite        13586      6.52%     98.98% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats2.committedInstType::total       208445                       # Class of committed instruction. (Count)
system.cpu.commitStats2.committedControl::IsControl        22252                       # Class of control type instructions committed (Count)
system.cpu.commitStats2.committedControl::IsDirectControl        21055                       # Class of control type instructions committed (Count)
system.cpu.commitStats2.committedControl::IsIndirectControl         1157                       # Class of control type instructions committed (Count)
system.cpu.commitStats2.committedControl::IsCondControl        19109                       # Class of control type instructions committed (Count)
system.cpu.commitStats2.committedControl::IsUncondControl         3103                       # Class of control type instructions committed (Count)
system.cpu.commitStats2.committedControl::IsCall          844                       # Class of control type instructions committed (Count)
system.cpu.commitStats2.committedControl::IsReturn          839                       # Class of control type instructions committed (Count)
system.cpu.commitStats2.functionCalls             844                       # Number of function calls committed (Count)
system.cpu.commitStats2.numCallsReturns          1683                       # Number of function calls and returns committed (Count)
system.cpu.commitStats3.numInsts               107554                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats3.numOps                 208445                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats3.numInstsNotNOP         107554                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats3.numOpsNotNOP           208445                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats3.numUserInsts           107554                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats3.numUserOps             208445                       # Number of ops committed in user mode (Count)
system.cpu.commitStats3.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats3.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats3.cpi                  4.505997                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats3.ipc                  0.221926                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats3.numMemRefs              44168                       # Number of memory references committed (Count)
system.cpu.commitStats3.numFpInsts               6211                       # Number of float instructions (Count)
system.cpu.commitStats3.numIntInsts            202764                       # Number of integer instructions (Count)
system.cpu.commitStats3.numLoadInsts            29467                       # Number of load instructions (Count)
system.cpu.commitStats3.numStoreInsts           14701                       # Number of store instructions (Count)
system.cpu.commitStats3.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats3.committedInstType::No_OpClass         1294      0.62%      0.62% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::IntAlu       157143     75.39%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::IntMult          689      0.33%     76.34% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::IntDiv         1407      0.67%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatAdd          396      0.19%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdAdd          394      0.19%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdAlu          873      0.42%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdCmp            0      0.00%     77.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdCvt          902      0.43%     78.25% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdMisc          956      0.46%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdMult            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdMatMultAcc            0      0.00%     78.70% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdShift          223      0.11%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatCvt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatDiv            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdAes            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdAesMix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdSha3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdSm4e            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdCrc            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdDotProd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::Matrix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::MatrixMov            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::MatrixOP            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::MemRead        28466     13.66%     92.47% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::MemWrite        13586      6.52%     98.98% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatMemRead         1001      0.48%     99.47% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::FloatMemWrite         1115      0.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats3.committedInstType::total       208445                       # Class of committed instruction. (Count)
system.cpu.commitStats3.committedControl::IsControl        22252                       # Class of control type instructions committed (Count)
system.cpu.commitStats3.committedControl::IsDirectControl        21055                       # Class of control type instructions committed (Count)
system.cpu.commitStats3.committedControl::IsIndirectControl         1157                       # Class of control type instructions committed (Count)
system.cpu.commitStats3.committedControl::IsCondControl        19109                       # Class of control type instructions committed (Count)
system.cpu.commitStats3.committedControl::IsUncondControl         3103                       # Class of control type instructions committed (Count)
system.cpu.commitStats3.committedControl::IsCall          844                       # Class of control type instructions committed (Count)
system.cpu.commitStats3.committedControl::IsReturn          839                       # Class of control type instructions committed (Count)
system.cpu.commitStats3.functionCalls             844                       # Number of function calls committed (Count)
system.cpu.commitStats3.numCallsReturns          1683                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data         180405                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            180405                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        180405                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           180405                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        14151                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           14151                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        14151                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          14151                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1078388000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1078388000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1078388000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1078388000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       194556                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        194556                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       194556                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       194556                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.072735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.072735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.072735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.072735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 76205.780510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 76205.780510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 76205.780510                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 76205.780510                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          863                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          119                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           56                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.410714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          119                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3134                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3134                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4419                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4419                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4419                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4419                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         9732                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         9732                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         9732                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         9732                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    759534000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    759534000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    759534000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    759534000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.050022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.050022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.050022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.050022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 78045.006165                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 78045.006165                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 78045.006165                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 78045.006165                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   9230                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           37                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           37                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data           11                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1200000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1200000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           48                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           48                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.229167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.229167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 109090.909091                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 109090.909091                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2720000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2720000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.229167                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.229167                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 247272.727273                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 247272.727273                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           48                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           48                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           48                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           48                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       123555                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          123555                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        12241                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         12241                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    924447000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    924447000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       135796                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       135796                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.090143                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.090143                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 75520.545707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 75520.545707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         4412                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         4412                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         7829                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         7829                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    610074000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    610074000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.057653                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.057653                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77924.894623                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77924.894623                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        56850                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          56850                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1910                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1910                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    153941000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    153941000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        58760                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        58760                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.032505                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.032505                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 80597.382199                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 80597.382199                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1903                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1903                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    149460000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    149460000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.032386                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.032386                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78539.148713                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78539.148713                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           491.794636                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               190233                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               9742                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              19.527099                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              182000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   491.794636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.960536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.960536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          135                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          353                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             399046                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            399046                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running              315054     16.63%     16.63% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                1182740     62.42%     79.05% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing             32345      1.71%     80.76% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked              316938     16.73%     97.48% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking            47708      2.52%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved                21189                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 10061                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1075625                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  4581                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              236167                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            23715                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           35414                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          15741                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.487306                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         120903                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         87780                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses         6953                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads           9900                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          5213                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses       229266                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads        272194                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       172868                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             51155                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        98961                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.executeStats1.numInsts              235631                       # Number of executed instructions (Count)
system.cpu.executeStats1.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats1.numBranches            23797                       # Number of branches executed (Count)
system.cpu.executeStats1.numLoadInsts           35210                       # Number of load instructions executed (Count)
system.cpu.executeStats1.numStoreInsts          15638                       # Number of stores executed (Count)
system.cpu.executeStats1.instRate            0.486200                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats1.numCCRegReads         121332                       # Number of times the CC registers were read (Count)
system.cpu.executeStats1.numCCRegWrites         87784                       # Number of times the CC registers were written (Count)
system.cpu.executeStats1.numFpAluAccesses         6827                       # Number of float alu accesses (Count)
system.cpu.executeStats1.numFpRegReads           9741                       # Number of times the floating registers were read (Count)
system.cpu.executeStats1.numFpRegWrites          5091                       # Number of times the floating registers were written (Count)
system.cpu.executeStats1.numIntAluAccesses       228848                       # Number of integer alu accesses (Count)
system.cpu.executeStats1.numIntRegReads        271773                       # Number of times the integer registers were read (Count)
system.cpu.executeStats1.numIntRegWrites       172571                       # Number of times the integer registers were written (Count)
system.cpu.executeStats1.numMemRefs             50848                       # Number of memory refs (Count)
system.cpu.executeStats1.numMiscRegReads        98798                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats1.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats1.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.executeStats2.numInsts              235519                       # Number of executed instructions (Count)
system.cpu.executeStats2.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats2.numBranches            23702                       # Number of branches executed (Count)
system.cpu.executeStats2.numLoadInsts           35238                       # Number of load instructions executed (Count)
system.cpu.executeStats2.numStoreInsts          15634                       # Number of stores executed (Count)
system.cpu.executeStats2.instRate            0.485969                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats2.numCCRegReads         120840                       # Number of times the CC registers were read (Count)
system.cpu.executeStats2.numCCRegWrites         87764                       # Number of times the CC registers were written (Count)
system.cpu.executeStats2.numFpAluAccesses         6897                       # Number of float alu accesses (Count)
system.cpu.executeStats2.numFpRegReads           9853                       # Number of times the floating registers were read (Count)
system.cpu.executeStats2.numFpRegWrites          5153                       # Number of times the floating registers were written (Count)
system.cpu.executeStats2.numIntAluAccesses       228636                       # Number of integer alu accesses (Count)
system.cpu.executeStats2.numIntRegReads        271503                       # Number of times the integer registers were read (Count)
system.cpu.executeStats2.numIntRegWrites       172435                       # Number of times the integer registers were written (Count)
system.cpu.executeStats2.numMemRefs             50872                       # Number of memory refs (Count)
system.cpu.executeStats2.numMiscRegReads        98583                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats2.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats2.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.executeStats3.numInsts              236993                       # Number of executed instructions (Count)
system.cpu.executeStats3.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats3.numBranches            23711                       # Number of branches executed (Count)
system.cpu.executeStats3.numLoadInsts           35378                       # Number of load instructions executed (Count)
system.cpu.executeStats3.numStoreInsts          15742                       # Number of stores executed (Count)
system.cpu.executeStats3.instRate            0.489010                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats3.numCCRegReads         120971                       # Number of times the CC registers were read (Count)
system.cpu.executeStats3.numCCRegWrites         87941                       # Number of times the CC registers were written (Count)
system.cpu.executeStats3.numFpAluAccesses         6943                       # Number of float alu accesses (Count)
system.cpu.executeStats3.numFpRegReads           9885                       # Number of times the floating registers were read (Count)
system.cpu.executeStats3.numFpRegWrites          5171                       # Number of times the floating registers were written (Count)
system.cpu.executeStats3.numIntAluAccesses       230081                       # Number of integer alu accesses (Count)
system.cpu.executeStats3.numIntRegReads        272810                       # Number of times the integer registers were read (Count)
system.cpu.executeStats3.numIntRegWrites       174004                       # Number of times the integer registers were written (Count)
system.cpu.executeStats3.numMemRefs             51120                       # Number of memory refs (Count)
system.cpu.executeStats3.numMiscRegReads        98874                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats3.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats3.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.status::running               389940     84.67%     84.67% # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.status::squashing              42055      9.13%     93.80% # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.status::icacheWaitResponse        28567      6.20%    100.00% # Number of cycles fetch is waiting for the Icache to respond (Cycle)
system.cpu.fetch.predictedBranches              21007                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.miscStallCycles                16210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.cacheLines                     85033                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4401                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             474770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.553064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.831118                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   148317     31.24%     31.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    15277      3.22%     34.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    13730      2.89%     37.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    20403      4.30%     41.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   277043     58.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               474770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples             389940                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                   389940    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total               389940                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                162899                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.336125                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              30509                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.062952                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles         7232                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.fetchStats1.numInsts                160996                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats1.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats1.fetchRate             0.332198                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats1.numBranches              30313                       # Number of branches fetched (Count)
system.cpu.fetchStats1.branchRate            0.062548                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats1.icacheStallCycles         7075                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats1.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.fetchStats2.numInsts                160651                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats2.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats2.fetchRate             0.331487                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats2.numBranches              30296                       # Number of branches fetched (Count)
system.cpu.fetchStats2.branchRate            0.062513                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats2.icacheStallCycles         7068                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats2.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.fetchStats3.numInsts                162295                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats3.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats3.fetchRate             0.334879                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats3.numBranches              30562                       # Number of branches fetched (Count)
system.cpu.fetchStats3.branchRate            0.063062                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats3.icacheStallCycles         7192                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats3.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst          76940                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             76940                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         76940                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            76940                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         7827                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            7827                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         7827                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           7827                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    657008464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    657008464                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    657008464                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    657008464                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        84767                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         84767                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        84767                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        84767                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.092335                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.092335                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.092335                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.092335                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 83941.288361                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 83941.288361                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 83941.288361                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 83941.288361                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        62039                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2632                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      23.571049                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          705                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           705                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          705                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          705                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         7122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         7122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         7122                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         7122                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    602196561                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    602196561                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    602196561                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    602196561                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.084019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.084019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.084019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.084019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 84554.417439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 84554.417439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 84554.417439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 84554.417439                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   6609                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        76940                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           76940                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         7827                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          7827                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    657008464                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    657008464                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        84767                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        84767                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.092335                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.092335                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 83941.288361                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 83941.288361                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          705                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          705                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         7122                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         7122                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    602196561                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    602196561                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.084019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.084019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 84554.417439                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 84554.417439                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           498.663740                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                84062                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               7122                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              11.803145                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   498.663740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.973953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.973953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          249                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          259                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             176656                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            176656                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.dispatchStatus::running        1776589     93.76%     93.76% # Number of cycles dispatch is running (Cycle)
system.cpu.iew.dispatchStatus::blocked          79682      4.21%     97.97% # Number of cycles dispatch is blocked (Cycle)
system.cpu.iew.dispatchStatus::squashing        32345      1.71%     99.67% # Number of cycles dispatch is squashing (Cycle)
system.cpu.iew.dispatchStatus::unblocking         6169      0.33%    100.00% # Number of cycles dispatch is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 994229                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                23592                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   146608                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   67729                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    88                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       254                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     5715                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            908                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        31279                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                32187                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit::0                233835                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.instsToCommit::1                233417                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.instsToCommit::2                233195                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.instsToCommit::3                234904                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.instsToCommit::total            935351                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount::0               233390                       # Cumulative count of insts written-back (Count)
system.cpu.iew.writebackCount::1               232846                       # Cumulative count of insts written-back (Count)
system.cpu.iew.writebackCount::2               232622                       # Cumulative count of insts written-back (Count)
system.cpu.iew.writebackCount::3               234401                       # Cumulative count of insts written-back (Count)
system.cpu.iew.writebackCount::total           933259                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst::0                 118277                       # Number of instructions producing a value (Count)
system.cpu.iew.producerInst::1                 118549                       # Number of instructions producing a value (Count)
system.cpu.iew.producerInst::2                 118871                       # Number of instructions producing a value (Count)
system.cpu.iew.producerInst::3                 118934                       # Number of instructions producing a value (Count)
system.cpu.iew.producerInst::total             474631                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst::0                 158300                       # Number of instructions consuming a value (Count)
system.cpu.iew.consumerInst::1                 158626                       # Number of instructions consuming a value (Count)
system.cpu.iew.consumerInst::2                 158977                       # Number of instructions consuming a value (Count)
system.cpu.iew.consumerInst::3                 159018                       # Number of instructions consuming a value (Count)
system.cpu.iew.consumerInst::total             634921                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate::0                     0.481576                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbRate::1                     0.480453                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbRate::2                     0.479991                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbRate::3                     0.483662                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbRate::total                 1.925683                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout::0                   0.747170                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.wbFanout::1                   0.747349                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.wbFanout::2                   0.747725                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.wbFanout::3                   0.747928                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.wbFanout::total               0.747543                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts0.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu.interrupts1.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu.interrupts2.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu.interrupts3.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1214                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    7316                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  28                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2311                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     11                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              9.482811                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            24.064324                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                  26982     91.57%     91.57% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                   25      0.08%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                   93      0.32%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                   71      0.24%     92.21% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                   51      0.17%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                  572      1.94%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                  232      0.79%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                  237      0.80%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                  745      2.53%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                  124      0.42%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                 79      0.27%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                 71      0.24%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 54      0.18%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 28      0.10%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 22      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 13      0.04%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 10      0.03%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                  9      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                  3      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                  6      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  2      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                  3      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                  2      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                  3      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows               25      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value              443                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total                29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores             53795                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.lsq0.lqAvgOccupancy                   0.19                       # Average LQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq0.sqAvgOccupancy                   0.14                       # Average SQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq1.forwLoads                        1227                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq1.squashedLoads                    7071                       # Number of loads squashed (Count)
system.cpu.lsq1.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq1.memOrderViolation                   3                       # Number of memory ordering violations (Count)
system.cpu.lsq1.squashedStores                   2122                       # Number of stores squashed (Count)
system.cpu.lsq1.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq1.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq1.loadToUse::samples              29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::mean              9.733159                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::stdev            24.167165                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::0-9                  26846     91.11%     91.11% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::10-19                   24      0.08%     91.19% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::20-29                  172      0.58%     91.77% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::30-39                   63      0.21%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::40-49                   55      0.19%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::50-59                  497      1.69%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::60-69                  245      0.83%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::70-79                  194      0.66%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::80-89                  929      3.15%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::90-99                  117      0.40%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::100-109                 95      0.32%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::110-119                 71      0.24%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::120-129                 38      0.13%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::130-139                 14      0.05%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::140-149                 14      0.05%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::150-159                 18      0.06%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::160-169                 11      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::170-179                 11      0.04%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::180-189                  6      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::190-199                  7      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::200-209                  2      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::220-229                  2      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::230-239                  4      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::240-249                  2      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::250-259                  2      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::290-299                  6      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::overflows               22      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::max_value              397                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.loadToUse::total                29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq1.addedLoadsAndStores             53361                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.lsq1.lqAvgOccupancy                   0.20                       # Average LQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq1.sqAvgOccupancy                   0.14                       # Average SQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq2.forwLoads                        1226                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq2.squashedLoads                    7123                       # Number of loads squashed (Count)
system.cpu.lsq2.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq2.memOrderViolation                   2                       # Number of memory ordering violations (Count)
system.cpu.lsq2.squashedStores                   2169                       # Number of stores squashed (Count)
system.cpu.lsq2.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq2.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq2.loadToUse::samples              29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::mean             10.137747                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::stdev            25.387279                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::0-9                  26745     90.76%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::10-19                   24      0.08%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::20-29                  131      0.44%     91.29% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::30-39                   56      0.19%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::40-49                   66      0.22%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::50-59                  573      1.94%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::60-69                  229      0.78%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::70-79                  219      0.74%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::80-89                  975      3.31%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::90-99                  117      0.40%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::100-109                 74      0.25%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::110-119                 44      0.15%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::120-129                 54      0.18%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::130-139                 31      0.11%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::140-149                 25      0.08%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::150-159                 13      0.04%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::160-169                  9      0.03%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::170-179                 11      0.04%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::180-189                  6      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::190-199                 10      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::200-209                  6      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::210-219                  2      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::220-229                  1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::230-239                  2      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::240-249                  3      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::260-269                  4      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::270-279                  2      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::280-289                  4      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::290-299                  3      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::overflows               28      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::max_value              408                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.loadToUse::total                29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq2.addedLoadsAndStores             53460                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.lsq2.lqAvgOccupancy                   0.20                       # Average LQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq2.sqAvgOccupancy                   0.14                       # Average SQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq3.forwLoads                        1183                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq3.squashedLoads                    7230                       # Number of loads squashed (Count)
system.cpu.lsq3.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq3.memOrderViolation                  18                       # Number of memory ordering violations (Count)
system.cpu.lsq3.squashedStores                   2323                       # Number of stores squashed (Count)
system.cpu.lsq3.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq3.blockedByCache                      7                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq3.loadToUse::samples              29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::mean              9.272610                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::stdev            23.037698                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::0-9                  26995     91.61%     91.61% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::10-19                   27      0.09%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::20-29                   86      0.29%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::30-39                   58      0.20%     92.19% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::40-49                   72      0.24%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::50-59                  591      2.01%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::60-69                  291      0.99%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::70-79                  208      0.71%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::80-89                  746      2.53%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::90-99                  130      0.44%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::100-109                 65      0.22%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::110-119                 44      0.15%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::120-129                 42      0.14%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::130-139                 29      0.10%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::140-149                 16      0.05%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::150-159                  5      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::160-169                 11      0.04%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::170-179                  5      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::180-189                  7      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::200-209                  2      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::230-239                  2      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::240-249                  2      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::250-259                  6      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::260-269                  1      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::270-279                  2      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::280-289                  2      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::290-299                  6      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::overflows               16      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::max_value              438                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.loadToUse::total                29467                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq3.addedLoadsAndStores             53721                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.lsq3.lqAvgOccupancy                   0.19                       # Average LQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.lsq3.sqAvgOccupancy                   0.13                       # Average SQ Occupancy (UsedSlots/TotalSlots) (Ratio)
system.cpu.mmu.dtb.rdAccesses                  141169                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   62759                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                      3798                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       269                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                   86393                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                      2200                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running              334608     17.66%     17.66% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                1224477     64.62%     82.28% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing             32345      1.71%     83.99% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked              173752      9.17%     93.16% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking           125894      6.64%     99.80% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         3709      0.20%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts                1056179                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8141                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  13820                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  30836                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  50226                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            6093                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             1902925                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     3581102                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1213495                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     45984                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1498832                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   404044                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     183                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 138                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     47960                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                  610728                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                    18472                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          5325931                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2018469                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   107554                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     208445                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                  44168                       # Number of Memory References (Count)
system.cpu.thread_1.numInsts                   107554                       # Number of Instructions committed (Count)
system.cpu.thread_1.numOps                     208445                       # Number of Ops committed (Count)
system.cpu.thread_1.numMemRefs                  44168                       # Number of Memory References (Count)
system.cpu.thread_2.numInsts                   107554                       # Number of Instructions committed (Count)
system.cpu.thread_2.numOps                     208445                       # Number of Ops committed (Count)
system.cpu.thread_2.numMemRefs                  44168                       # Number of Memory References (Count)
system.cpu.thread_3.numInsts                   107554                       # Number of Instructions committed (Count)
system.cpu.thread_3.numOps                     208445                       # Number of Ops committed (Count)
system.cpu.thread_3.numMemRefs                  44168                       # Number of Memory References (Count)
system.cpu.workload0.numSyscalls                   34                       # Number of system calls (Count)
system.cpu.workload1.numSyscalls                   34                       # Number of system calls (Count)
system.cpu.workload2.numSyscalls                   34                       # Number of system calls (Count)
system.cpu.workload3.numSyscalls                   34                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      2881.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      7121.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      9194.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000227206000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           176                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           176                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                30345                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2680                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        16863                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3134                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      16863                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3134                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     548                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    253                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.73                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  16863                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3134                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3587                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     4027                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     3446                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2514                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1490                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      765                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      296                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      125                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       45                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      96                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     146                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     169                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     185                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     186                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     183                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     186                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     190                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     185                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       91.994318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      63.682125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      90.419372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31              42     23.86%     23.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             49     27.84%     51.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             31     17.61%     69.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127            13      7.39%     76.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           13      7.39%     84.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191            8      4.55%     88.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            3      1.70%     90.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            5      2.84%     93.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            3      1.70%     94.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            4      2.27%     97.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            1      0.57%     97.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-415            2      1.14%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::416-447            1      0.57%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-607            1      0.57%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            176                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.227273                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.211043                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.766845                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               159     90.34%     90.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      2.27%     92.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      2.84%     95.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 7      3.98%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    35072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1079232                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                200576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2226887340.42180014                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               413868524.27693301                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      484580000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       24232.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       455744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       588416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       182784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 940382182.953426957130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1214137591.640753746033                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 377156510.955622434616                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         7121                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         9742                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         3134                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    370137000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    448884500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  11991078750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     51978.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     46077.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   3826125.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       455744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       623488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1079232                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       455744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       455744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       200576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       200576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          7121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          9742                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            16863                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         3134                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3134                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       940382183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data      1286505157                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         2226887340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    940382183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      940382183                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    413868524                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         413868524                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    413868524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      940382183                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data     1286505157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2640755865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16315                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2856                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           966                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           885                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          915                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            82                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                513115250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               81575000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           819021500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 31450.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            50200.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8471                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2209                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             51.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            77.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         8483                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   144.439467                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   104.295450                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   166.671076                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         4957     58.43%     58.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2277     26.84%     85.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          588      6.93%     92.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          255      3.01%     95.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          122      1.44%     96.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           73      0.86%     97.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           69      0.81%     98.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           33      0.39%     98.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          109      1.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         8483                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1044160                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          182784                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2154.519775                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               377.156511                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    19.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                16.83                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.95                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         31801560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         16883955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        61061280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7610760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 38107680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    203001510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     15152160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      373618905                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    770.925260                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     37422750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     16120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    431094250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         28824180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         15309030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        55427820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        7297560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 38107680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    204881370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     13569120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      363416760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    749.874153                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     33562750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     16120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    434954250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               14950                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3134                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             12705                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1914                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1914                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          14950                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port        20852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total        20852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port        28715                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        28715                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   49567                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port       455744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       455744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port       824064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total       824064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1279808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              16865                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000593                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.024344                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    16855     99.94%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       10      0.06%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                16865                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    484637000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy            45240000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           38123247                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           52223498                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          32704                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        15839                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
