/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Wed Mar 25 12:47:42 EDT 2015
 * 
 */
#include "bluesim_primitives.h"
#include "mkBsimTop.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_4("**** \n\n mkMemMethodMux.readReq len=%d \n\n ****", 45u);
static std::string const __str_literal_3("**** \n\n mkMemMethodMux.writeReq len=%d \n\n ****", 46u);
static std::string const __str_literal_2("Enqueing v=%d duration=%d", 25u);
static std::string const __str_literal_1("ledsValue <= %b", 15u);


/* Constructor */
MOD_mkBsimTop::MOD_mkBsimTop(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    __clk_handle_1(BAD_CLOCK_HANDLE),
    INST_divider(simHdl, "divider", this, 1u, 0u, 1u, 0u),
    INST_host_crw_cycles(simHdl, "host_crw_cycles", this, 32u, 0u, (tUInt8)0u),
    INST_host_crw_init_fsm_onceReady(simHdl,
				     "host_crw_init_fsm_onceReady",
				     this,
				     1u,
				     (tUInt8)1u,
				     (tUInt8)0u),
    INST_host_crw_wf_rv(simHdl, "host_crw_wf_rv", this, 33u, 2863311530llu, (tUInt8)0u),
    INST_single_reset(simHdl, "single_reset", this, 2u, (tUInt8)0u, (tUInt8)1u),
    INST_top_ctrl_mux_rv_doneFifo(simHdl, "top_ctrl_mux_rv_doneFifo", this, 6u, 1u, 1u, 0u),
    INST_top_ctrl_mux_rv_readDataPipes_0_fifo(simHdl,
					      "top_ctrl_mux_rv_readDataPipes_0_fifo",
					      this,
					      39u,
					      2u,
					      1u,
					      0u),
    INST_top_ctrl_mux_rv_req_ars(simHdl, "top_ctrl_mux_rv_req_ars", this, 26u, 1u, 1u, 0u),
    INST_top_ctrl_mux_rv_req_aws(simHdl, "top_ctrl_mux_rv_req_aws", this, 26u, 1u, 1u, 0u),
    INST_top_ctrl_mux_rv_rs(simHdl, "top_ctrl_mux_rv_rs", this, 0u, 1u, 1u, 0u),
    INST_top_ctrl_mux_rv_writeDataPipes_0_fifo(simHdl,
					       "top_ctrl_mux_rv_writeDataPipes_0_fifo",
					       this,
					       39u,
					       2u,
					       1u,
					       0u),
    INST_top_ctrl_mux_rv_write_data(simHdl, "top_ctrl_mux_rv_write_data", this, 39u, 2u, 1u, 0u),
    INST_top_ctrl_mux_rv_ws(simHdl, "top_ctrl_mux_rv_ws", this, 0u, 1u, 1u, 0u),
    INST_top_lLedControllerRequestInputPipes(simHdl, "top_lLedControllerRequestInputPipes", this),
    INST_top_lLedController_ledsCmdFifo(simHdl,
					"top_lLedController_ledsCmdFifo",
					this,
					40u,
					32u,
					1u,
					0u),
    INST_top_lLedController_ledsValue(simHdl,
				      "top_lLedController_ledsValue",
				      this,
				      8u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_top_lLedController_remainingDuration(simHdl,
					      "top_lLedController_remainingDuration",
					      this,
					      32u,
					      0u,
					      (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_cycle_count(simHdl,
					      "top_portalEnt_0_ctrlPort_cycle_count",
					      this,
					      64u,
					      0llu,
					      (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo(simHdl,
								     "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo",
								     this,
								     20u,
								     2u,
								     1u,
								     0u),
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg(simHdl,
								"top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg",
								this,
								5u,
								(tUInt8)0u,
								(tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg(simHdl,
								      "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg",
								      this,
								      8u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg(simHdl,
								   "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg",
								   this,
								   1u,
								   (tUInt8)1u,
								   (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg(simHdl,
								  "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg",
								  this,
								  1u,
								  (tUInt8)0u,
								  (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo(simHdl,
								    "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo",
								    this,
								    19u,
								    1u,
								    1u,
								    0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
								      "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo",
								      this,
								      20u,
								      2u,
								      1u,
								      0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg(simHdl,
								 "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg",
								 this,
								 5u,
								 (tUInt8)0u,
								 (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg(simHdl,
								       "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg(simHdl,
								    "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg",
								    this,
								    1u,
								    (tUInt8)1u,
								    (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg(simHdl,
								   "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg",
								   this,
								   1u,
								   (tUInt8)0u,
								   (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo(simHdl,
								     "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo",
								     this,
								     19u,
								     1u,
								     1u,
								     0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo(simHdl,
						    "top_portalEnt_0_ctrlPort_fifoWriteDataFifo",
						    this,
						    39u,
						    2u,
						    1u,
						    0u),
    INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo(simHdl,
						    "top_portalEnt_0_ctrlPort_fifoWriteDoneFifo",
						    this,
						    6u,
						    2u,
						    1u,
						    0u),
    INST_top_portalEnt_0_ctrlPort_interruptEnableReg(simHdl,
						     "top_portalEnt_0_ctrlPort_interruptEnableReg",
						     this,
						     1u,
						     (tUInt8)0u,
						     (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_num_portals_reg(simHdl,
						  "top_portalEnt_0_ctrlPort_num_portals_reg",
						  this,
						  32u,
						  0u,
						  (tUInt8)0u),
    INST_top_portalEnt_0_ctrlPort_snapshot(simHdl,
					   "top_portalEnt_0_ctrlPort_snapshot",
					   this,
					   32u,
					   0u,
					   (tUInt8)0u),
    INST_top_portalEnt_0_memslave_doneFifo(simHdl,
					   "top_portalEnt_0_memslave_doneFifo",
					   this,
					   6u,
					   1u,
					   1u,
					   0u),
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo(simHdl,
								     "top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo",
								     this,
								     20u,
								     2u,
								     1u,
								     0u),
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg(simHdl,
								"top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg",
								this,
								5u,
								(tUInt8)0u,
								(tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg(simHdl,
								      "top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg",
								      this,
								      8u,
								      (tUInt8)0u,
								      (tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg(simHdl,
								   "top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg",
								   this,
								   1u,
								   (tUInt8)1u,
								   (tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg(simHdl,
								  "top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg",
								  this,
								  1u,
								  (tUInt8)0u,
								  (tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo(simHdl,
								    "top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo",
								    this,
								    19u,
								    1u,
								    1u,
								    0u),
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
								      "top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo",
								      this,
								      20u,
								      2u,
								      1u,
								      0u),
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg(simHdl,
								 "top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg",
								 this,
								 5u,
								 (tUInt8)0u,
								 (tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg(simHdl,
								       "top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg(simHdl,
								    "top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg",
								    this,
								    1u,
								    (tUInt8)1u,
								    (tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg(simHdl,
								   "top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg",
								   this,
								   1u,
								   (tUInt8)0u,
								   (tUInt8)0u),
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo(simHdl,
								     "top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo",
								     this,
								     19u,
								     1u,
								     1u,
								     0u),
    INST_top_portalEnt_0_memslave_fifoWriteDoneFifo(simHdl,
						    "top_portalEnt_0_memslave_fifoWriteDoneFifo",
						    this,
						    6u,
						    2u,
						    1u,
						    0u),
    INST_top_portalEnt_0_memslave_req_ars(simHdl,
					  "top_portalEnt_0_memslave_req_ars",
					  this,
					  19u,
					  1u,
					  1u,
					  0u),
    INST_top_portalEnt_0_memslave_req_aws(simHdl,
					  "top_portalEnt_0_memslave_req_aws",
					  this,
					  19u,
					  1u,
					  1u,
					  0u),
    INST_top_portalEnt_0_memslave_rs(simHdl, "top_portalEnt_0_memslave_rs", this, 0u, 1u, 1u, 0u),
    INST_top_portalEnt_0_memslave_rsCtrl(simHdl,
					 "top_portalEnt_0_memslave_rsCtrl",
					 this,
					 1u,
					 1u,
					 1u,
					 0u),
    INST_top_portalEnt_0_memslave_ws(simHdl, "top_portalEnt_0_memslave_ws", this, 0u, 1u, 1u, 0u),
    INST_top_portalEnt_0_memslave_wsCtrl(simHdl,
					 "top_portalEnt_0_memslave_wsCtrl",
					 this,
					 1u,
					 1u,
					 1u,
					 0u),
    PORT_single_reset$OUT_RST((tUInt8)1u),
    PORT_RST_N((tUInt8)1u),
    DEF_TASK_getRequest32___d282(12297829382473034410llu),
    DEF_TASK_getRequest32___d262(12297829382473034410llu)
{
  INST_single_reset.set_reset_fn_new_rst(&static_reset_single_reset$OUT_RST);
  symbol_count = 82u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkBsimTop::init_symbols_0()
{
  init_symbol(&symbols[0u], "divider", SYM_MODULE, &INST_divider);
  init_symbol(&symbols[1u], "duration__h997", SYM_DEF, &DEF_duration__h997, 32u);
  init_symbol(&symbols[2u], "host_crw_cycles", SYM_MODULE, &INST_host_crw_cycles);
  init_symbol(&symbols[3u],
	      "host_crw_init_fsm_onceReady",
	      SYM_MODULE,
	      &INST_host_crw_init_fsm_onceReady);
  init_symbol(&symbols[4u], "host_crw_wf_rv", SYM_MODULE, &INST_host_crw_wf_rv);
  init_symbol(&symbols[5u], "RL_host_crw_count", SYM_RULE);
  init_symbol(&symbols[6u], "RL_host_crw_init_rule", SYM_RULE);
  init_symbol(&symbols[7u], "RL_int_rule", SYM_RULE);
  init_symbol(&symbols[8u], "RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[9u], "RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[10u], "RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[11u], "RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[12u], "RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[13u], "RL_top_ctrl_mux_rv_0_connect", SYM_RULE);
  init_symbol(&symbols[14u], "RL_top_ctrl_mux_rv_readDataPipes_0_connect", SYM_RULE);
  init_symbol(&symbols[15u], "RL_top_ctrl_mux_rv_req_ar", SYM_RULE);
  init_symbol(&symbols[16u], "RL_top_ctrl_mux_rv_req_aw", SYM_RULE);
  init_symbol(&symbols[17u], "RL_top_ctrl_mux_rv_write_done_rule", SYM_RULE);
  init_symbol(&symbols[18u], "RL_top_ctrl_mux_rv_writeDataPipes_0_connect", SYM_RULE);
  init_symbol(&symbols[19u], "RL_top_ctrl_mux_writeTop", SYM_RULE);
  init_symbol(&symbols[20u], "RL_top_handle_setLeds_request", SYM_RULE);
  init_symbol(&symbols[21u], "RL_top_lLedController_updateLeds", SYM_RULE);
  init_symbol(&symbols[22u], "RL_top_portalEnt_0_ctrlPort_count", SYM_RULE);
  init_symbol(&symbols[23u],
	      "RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[24u],
	      "RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[25u], "RL_top_portalEnt_0_ctrlPort_writeDataRule", SYM_RULE);
  init_symbol(&symbols[26u],
	      "RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[27u],
	      "RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[28u], "RL_top_portalEnt_0_memslave_req_ar", SYM_RULE);
  init_symbol(&symbols[29u], "RL_top_portalEnt_0_memslave_req_aw", SYM_RULE);
  init_symbol(&symbols[30u], "RL_top_portalEnt_0_memslave_write_done", SYM_RULE);
  init_symbol(&symbols[31u], "single_reset", SYM_MODULE, &INST_single_reset);
  init_symbol(&symbols[32u], "top_ctrl_mux_rv_doneFifo", SYM_MODULE, &INST_top_ctrl_mux_rv_doneFifo);
  init_symbol(&symbols[33u],
	      "top_ctrl_mux_rv_readDataPipes_0_fifo",
	      SYM_MODULE,
	      &INST_top_ctrl_mux_rv_readDataPipes_0_fifo);
  init_symbol(&symbols[34u], "top_ctrl_mux_rv_req_ars", SYM_MODULE, &INST_top_ctrl_mux_rv_req_ars);
  init_symbol(&symbols[35u], "top_ctrl_mux_rv_req_aws", SYM_MODULE, &INST_top_ctrl_mux_rv_req_aws);
  init_symbol(&symbols[36u], "top_ctrl_mux_rv_rs", SYM_MODULE, &INST_top_ctrl_mux_rv_rs);
  init_symbol(&symbols[37u],
	      "top_ctrl_mux_rv_write_data",
	      SYM_MODULE,
	      &INST_top_ctrl_mux_rv_write_data);
  init_symbol(&symbols[38u],
	      "top_ctrl_mux_rv_writeDataPipes_0_fifo",
	      SYM_MODULE,
	      &INST_top_ctrl_mux_rv_writeDataPipes_0_fifo);
  init_symbol(&symbols[39u], "top_ctrl_mux_rv_ws", SYM_MODULE, &INST_top_ctrl_mux_rv_ws);
  init_symbol(&symbols[40u],
	      "top_lLedController_ledsCmdFifo",
	      SYM_MODULE,
	      &INST_top_lLedController_ledsCmdFifo);
  init_symbol(&symbols[41u],
	      "top_lLedController_ledsValue",
	      SYM_MODULE,
	      &INST_top_lLedController_ledsValue);
  init_symbol(&symbols[42u],
	      "top_lLedController_remainingDuration",
	      SYM_MODULE,
	      &INST_top_lLedController_remainingDuration);
  init_symbol(&symbols[43u],
	      "top_lLedControllerRequestInputPipes",
	      SYM_MODULE,
	      &INST_top_lLedControllerRequestInputPipes);
  init_symbol(&symbols[44u],
	      "top_portalEnt_0_ctrlPort_cycle_count",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_cycle_count);
  init_symbol(&symbols[45u],
	      "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[46u],
	      "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[47u],
	      "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[48u],
	      "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[49u],
	      "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[50u],
	      "top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[51u],
	      "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[52u],
	      "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[53u],
	      "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[54u],
	      "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[55u],
	      "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[56u],
	      "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[57u],
	      "top_portalEnt_0_ctrlPort_fifoWriteDataFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo);
  init_symbol(&symbols[58u],
	      "top_portalEnt_0_ctrlPort_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo);
  init_symbol(&symbols[59u],
	      "top_portalEnt_0_ctrlPort_interruptEnableReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_interruptEnableReg);
  init_symbol(&symbols[60u],
	      "top_portalEnt_0_ctrlPort_num_portals_reg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_num_portals_reg);
  init_symbol(&symbols[61u],
	      "top_portalEnt_0_ctrlPort_snapshot",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_ctrlPort_snapshot);
  init_symbol(&symbols[62u],
	      "top_portalEnt_0_memslave_doneFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_doneFifo);
  init_symbol(&symbols[63u],
	      "top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[64u],
	      "top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[65u],
	      "top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[66u],
	      "top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[67u],
	      "top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[68u],
	      "top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[69u],
	      "top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[70u],
	      "top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[71u],
	      "top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[72u],
	      "top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[73u],
	      "top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[74u],
	      "top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[75u],
	      "top_portalEnt_0_memslave_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_fifoWriteDoneFifo);
  init_symbol(&symbols[76u],
	      "top_portalEnt_0_memslave_req_ars",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_req_ars);
  init_symbol(&symbols[77u],
	      "top_portalEnt_0_memslave_req_aws",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_req_aws);
  init_symbol(&symbols[78u],
	      "top_portalEnt_0_memslave_rs",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_rs);
  init_symbol(&symbols[79u],
	      "top_portalEnt_0_memslave_rsCtrl",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_rsCtrl);
  init_symbol(&symbols[80u],
	      "top_portalEnt_0_memslave_ws",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_ws);
  init_symbol(&symbols[81u],
	      "top_portalEnt_0_memslave_wsCtrl",
	      SYM_MODULE,
	      &INST_top_portalEnt_0_memslave_wsCtrl);
}


/* Rule actions */

void MOD_mkBsimTop::RL_int_rule()
{
  interruptLevel((tUInt8)0u);
}

void MOD_mkBsimTop::RL_host_crw_count()
{
  tUInt32 DEF_x__h520;
  tUInt32 DEF_x__h526;
  DEF_x__h526 = INST_host_crw_cycles.METH_read();
  DEF_x__h520 = DEF_x__h526 + 1u;
  INST_host_crw_cycles.METH_write(DEF_x__h520);
}

void MOD_mkBsimTop::RL_host_crw_init_rule()
{
  INST_host_crw_init_fsm_onceReady.METH_write((tUInt8)0u);
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    initPortal();
}

void MOD_mkBsimTop::RL_top_lLedController_updateLeds()
{
  tUInt32 DEF_duration__h1130;
  tUInt32 DEF_v__h1002;
  tUInt8 DEF_top_lLedController_ledsCmdFifo_first_BITS_39_T_ETC___d10;
  tUInt32 DEF_v__h1012;
  tUInt64 DEF_top_lLedController_ledsCmdFifo_first____d9;
  DEF_top_lLedController_ledsCmdFifo_first____d9 = INST_top_lLedController_ledsCmdFifo.METH_first();
  DEF_duration__h997 = INST_top_lLedController_remainingDuration.METH_read();
  DEF_v__h1012 = (tUInt32)(DEF_top_lLedController_ledsCmdFifo_first____d9);
  DEF_top_lLedController_ledsCmdFifo_first_BITS_39_T_ETC___d10 = (tUInt8)(DEF_top_lLedController_ledsCmdFifo_first____d9 >> 32u);
  DEF_top_lLedController_remainingDuration_EQ_0___d5 = DEF_duration__h997 == 0u;
  DEF_duration__h1130 = DEF_duration__h997 - 1u;
  DEF_v__h1002 = DEF_top_lLedController_remainingDuration_EQ_0___d5 ? DEF_v__h1012 : DEF_duration__h1130;
  if (DEF_top_lLedController_remainingDuration_EQ_0___d5)
    INST_top_lLedController_ledsCmdFifo.METH_deq();
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    if (DEF_top_lLedController_remainingDuration_EQ_0___d5)
      dollar_display(sim_hdl,
		     this,
		     "s,8",
		     &__str_literal_1,
		     DEF_top_lLedController_ledsCmdFifo_first_BITS_39_T_ETC___d10);
  if (DEF_top_lLedController_remainingDuration_EQ_0___d5)
    INST_top_lLedController_ledsValue.METH_write(DEF_top_lLedController_ledsCmdFifo_first_BITS_39_T_ETC___d10);
  INST_top_lLedController_remainingDuration.METH_write(DEF_v__h1002);
}

void MOD_mkBsimTop::RL_top_handle_setLeds_request()
{
  tUInt8 DEF_v__h1235;
  tUInt32 DEF_duration__h1236;
  tUInt64 DEF_top_lLedControllerRequestInputPipes_setLeds_Pi_ETC___d19;
  DEF_top_lLedControllerRequestInputPipes_setLeds_Pi_ETC___d19 = INST_top_lLedControllerRequestInputPipes.METH_setLeds_PipeOut_first();
  DEF_duration__h1236 = (tUInt32)(DEF_top_lLedControllerRequestInputPipes_setLeds_Pi_ETC___d19);
  DEF_v__h1235 = (tUInt8)(DEF_top_lLedControllerRequestInputPipes_setLeds_Pi_ETC___d19 >> 32u);
  INST_top_lLedControllerRequestInputPipes.METH_setLeds_PipeOut_deq();
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,8,32", &__str_literal_2, DEF_v__h1235, DEF_duration__h1236);
  INST_top_lLedController_ledsCmdFifo.METH_enq(DEF_top_lLedControllerRequestInputPipes_setLeds_Pi_ETC___d19);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d43;
  tUInt8 DEF_x__h1733;
  tUInt8 DEF_nextBurstCount__h1719;
  tUInt8 DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d36;
  tUInt8 DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d40;
  tUInt8 DEF_addr__h1714;
  tUInt8 DEF_burstCount___1__h1752;
  tUInt8 DEF_burstCount__h1717;
  tUInt8 DEF_addr___1__h1751;
  tUInt8 DEF_x_tag__h1942;
  tUInt8 DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg__h1744;
  tUInt8 DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg__h1852;
  tUInt8 DEF_addr__h1710;
  tUInt8 DEF_burstCount__h1711;
  tUInt32 DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d26;
  DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d26 = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1711 = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1710 = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg__h1852 = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_x_tag__h1942 = (tUInt8)((tUInt8)63u & DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d26);
  DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg__h1744 = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_addr___1__h1751 = (tUInt8)(DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d26 >> 14u);
  DEF_burstCount___1__h1752 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d26 >> 8u)));
  DEF_burstCount__h1717 = DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg__h1744 ? DEF_burstCount___1__h1752 : DEF_burstCount__h1711;
  DEF_addr__h1714 = DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg__h1744 ? DEF_addr___1__h1751 : DEF_addr__h1710;
  DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d40 = DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg__h1744 ? ((tUInt8)((tUInt8)255u & (DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d26 >> 6u))) == (tUInt8)4u : DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg__h1852;
  DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d36 = DEF_burstCount__h1717 == (tUInt8)2u;
  DEF_nextBurstCount__h1719 = (tUInt8)255u & (DEF_burstCount__h1717 - (tUInt8)1u);
  DEF_x__h1733 = (tUInt8)31u & (DEF_addr__h1714 + (tUInt8)1u);
  DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d43 = 1048575u & ((((((tUInt32)(DEF_addr__h1714)) << 15u) | (((tUInt32)(DEF_burstCount__h1717)) << 7u)) | (((tUInt32)(DEF_x_tag__h1942)) << 1u)) | (tUInt32)(DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d40));
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h1733);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1719);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d36);
  if (DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d40)
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d40);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d43);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d65;
  tUInt8 DEF_x__h2376;
  tUInt8 DEF_nextBurstCount__h2362;
  tUInt8 DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d58;
  tUInt8 DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d62;
  tUInt8 DEF_addr__h2357;
  tUInt8 DEF_burstCount___1__h2395;
  tUInt8 DEF_burstCount__h2360;
  tUInt8 DEF_addr___1__h2394;
  tUInt8 DEF_x_tag__h2585;
  tUInt8 DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg__h2387;
  tUInt8 DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg__h2495;
  tUInt8 DEF_addr__h2353;
  tUInt8 DEF_burstCount__h2354;
  tUInt32 DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d48;
  DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d48 = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h2354 = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h2353 = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg__h2495 = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_x_tag__h2585 = (tUInt8)((tUInt8)63u & DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d48);
  DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg__h2387 = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_addr___1__h2394 = (tUInt8)(DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d48 >> 14u);
  DEF_burstCount___1__h2395 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d48 >> 8u)));
  DEF_burstCount__h2360 = DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg__h2387 ? DEF_burstCount___1__h2395 : DEF_burstCount__h2354;
  DEF_addr__h2357 = DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg__h2387 ? DEF_addr___1__h2394 : DEF_addr__h2353;
  DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d62 = DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg__h2387 ? ((tUInt8)((tUInt8)255u & (DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d48 >> 6u))) == (tUInt8)4u : DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg__h2495;
  DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d58 = DEF_burstCount__h2360 == (tUInt8)2u;
  DEF_nextBurstCount__h2362 = (tUInt8)255u & (DEF_burstCount__h2360 - (tUInt8)1u);
  DEF_x__h2376 = (tUInt8)31u & (DEF_addr__h2357 + (tUInt8)1u);
  DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d65 = 1048575u & ((((((tUInt32)(DEF_addr__h2357)) << 15u) | (((tUInt32)(DEF_burstCount__h2360)) << 7u)) | (((tUInt32)(DEF_x_tag__h2585)) << 1u)) | (tUInt32)(DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d62));
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h2376);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h2362);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d58);
  if (DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d62)
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d62);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d65);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_ctrlPort_count()
{
  tUInt64 DEF_x__h2992;
  DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481 = INST_top_portalEnt_0_ctrlPort_cycle_count.METH_read();
  DEF_x__h2992 = DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481 + 1llu;
  INST_top_portalEnt_0_ctrlPort_cycle_count.METH_write(DEF_x__h2992);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_ctrlPort_writeDataRule()
{
  tUInt8 DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d78;
  tUInt8 DEF_top_portalEnt_0_ctrlPort_fifoWriteDataFifo_fir_ETC___d80;
  tUInt8 DEF_addr__h3135;
  tUInt8 DEF_x__h3312;
  DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70 = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h3312 = (tUInt8)((tUInt8)63u & (DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70 >> 1u));
  DEF_addr__h3135 = (tUInt8)(DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70 >> 15u);
  DEF_top_portalEnt_0_ctrlPort_fifoWriteDataFifo_fir_ETC___d80 = (tUInt8)((tUInt8)1u & (INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.METH_first() >> 7u));
  DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71 = (tUInt8)((tUInt8)1u & DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70);
  DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d78 = DEF_addr__h3135 == (tUInt8)4u;
  INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.METH_deq();
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d78)
    INST_top_portalEnt_0_ctrlPort_interruptEnableReg.METH_write(DEF_top_portalEnt_0_ctrlPort_fifoWriteDataFifo_fir_ETC___d80);
  if (DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71)
    INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.METH_enq(DEF_x__h3312);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d103;
  tUInt8 DEF_x__h3772;
  tUInt8 DEF_nextBurstCount__h3758;
  tUInt8 DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d96;
  tUInt8 DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d100;
  tUInt8 DEF_addr__h3753;
  tUInt8 DEF_burstCount___1__h3791;
  tUInt8 DEF_burstCount__h3756;
  tUInt8 DEF_addr___1__h3790;
  tUInt8 DEF_x_tag__h3981;
  tUInt8 DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg__h3783;
  tUInt8 DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg__h3891;
  tUInt8 DEF_addr__h3749;
  tUInt8 DEF_burstCount__h3750;
  tUInt32 DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d86;
  DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d86 = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h3750 = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h3749 = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg__h3891 = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_x_tag__h3981 = (tUInt8)((tUInt8)63u & DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d86);
  DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg__h3783 = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_addr___1__h3790 = (tUInt8)(DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d86 >> 14u);
  DEF_burstCount___1__h3791 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d86 >> 8u)));
  DEF_burstCount__h3756 = DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg__h3783 ? DEF_burstCount___1__h3791 : DEF_burstCount__h3750;
  DEF_addr__h3753 = DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg__h3783 ? DEF_addr___1__h3790 : DEF_addr__h3749;
  DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d100 = DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg__h3783 ? ((tUInt8)((tUInt8)255u & (DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d86 >> 6u))) == (tUInt8)4u : DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg__h3891;
  DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d96 = DEF_burstCount__h3756 == (tUInt8)2u;
  DEF_nextBurstCount__h3758 = (tUInt8)255u & (DEF_burstCount__h3756 - (tUInt8)1u);
  DEF_x__h3772 = (tUInt8)31u & (DEF_addr__h3753 + (tUInt8)1u);
  DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d103 = 1048575u & ((((((tUInt32)(DEF_addr__h3753)) << 15u) | (((tUInt32)(DEF_burstCount__h3756)) << 7u)) | (((tUInt32)(DEF_x_tag__h3981)) << 1u)) | (tUInt32)(DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d100));
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h3772);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h3758);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d96);
  if (DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d100)
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d100);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d103);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d125;
  tUInt8 DEF_x__h4415;
  tUInt8 DEF_nextBurstCount__h4401;
  tUInt8 DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d118;
  tUInt8 DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d122;
  tUInt8 DEF_addr__h4396;
  tUInt8 DEF_burstCount___1__h4434;
  tUInt8 DEF_burstCount__h4399;
  tUInt8 DEF_addr___1__h4433;
  tUInt8 DEF_x_tag__h4624;
  tUInt8 DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg__h4426;
  tUInt8 DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg__h4534;
  tUInt8 DEF_addr__h4392;
  tUInt8 DEF_burstCount__h4393;
  tUInt32 DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d108;
  DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d108 = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h4393 = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h4392 = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg__h4534 = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_x_tag__h4624 = (tUInt8)((tUInt8)63u & DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d108);
  DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg__h4426 = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_addr___1__h4433 = (tUInt8)(DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d108 >> 14u);
  DEF_burstCount___1__h4434 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d108 >> 8u)));
  DEF_burstCount__h4399 = DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg__h4426 ? DEF_burstCount___1__h4434 : DEF_burstCount__h4393;
  DEF_addr__h4396 = DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg__h4426 ? DEF_addr___1__h4433 : DEF_addr__h4392;
  DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d122 = DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg__h4426 ? ((tUInt8)((tUInt8)255u & (DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d108 >> 6u))) == (tUInt8)4u : DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg__h4534;
  DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d118 = DEF_burstCount__h4399 == (tUInt8)2u;
  DEF_nextBurstCount__h4401 = (tUInt8)255u & (DEF_burstCount__h4399 - (tUInt8)1u);
  DEF_x__h4415 = (tUInt8)31u & (DEF_addr__h4396 + (tUInt8)1u);
  DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d125 = 1048575u & ((((((tUInt32)(DEF_addr__h4396)) << 15u) | (((tUInt32)(DEF_burstCount__h4399)) << 7u)) | (((tUInt32)(DEF_x_tag__h4624)) << 1u)) | (tUInt32)(DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d122));
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h4415);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h4401);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d118);
  if (DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d122)
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d122);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d125);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_memslave_write_done()
{
  tUInt8 DEF_v__h5314;
  tUInt8 DEF_v__h5329;
  tUInt8 DEF_v__h5377;
  DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 = INST_top_portalEnt_0_memslave_wsCtrl.METH_first();
  DEF_v__h5377 = INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.METH_first();
  DEF_v__h5329 = INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.METH_first();
  DEF_v__h5314 = DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 ? DEF_v__h5329 : DEF_v__h5377;
  DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136 = !DEF_top_portalEnt_0_memslave_wsCtrl_first____d129;
  if (DEF_top_portalEnt_0_memslave_wsCtrl_first____d129)
    INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.METH_deq();
  if (DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136)
    INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.METH_deq();
  INST_top_portalEnt_0_memslave_ws.METH_deq();
  INST_top_portalEnt_0_memslave_wsCtrl.METH_deq();
  INST_top_portalEnt_0_memslave_doneFifo.METH_enq(DEF_v__h5314);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_memslave_req_aw()
{
  tUInt32 DEF_top_portalEnt_0_memslave_req_aws_first____d146;
  DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 = INST_top_portalEnt_0_memslave_wsCtrl.METH_first();
  DEF_top_portalEnt_0_memslave_req_aws_first____d146 = INST_top_portalEnt_0_memslave_req_aws.METH_first();
  DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136 = !DEF_top_portalEnt_0_memslave_wsCtrl_first____d129;
  INST_top_portalEnt_0_memslave_req_aws.METH_deq();
  if (DEF_top_portalEnt_0_memslave_wsCtrl_first____d129)
    INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_top_portalEnt_0_memslave_req_aws_first____d146);
  if (DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136)
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_top_portalEnt_0_memslave_req_aws_first____d146);
}

void MOD_mkBsimTop::RL_top_portalEnt_0_memslave_req_ar()
{
  tUInt32 DEF_top_portalEnt_0_memslave_req_ars_first____d155;
  DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 = INST_top_portalEnt_0_memslave_rsCtrl.METH_first();
  DEF_top_portalEnt_0_memslave_req_ars_first____d155 = INST_top_portalEnt_0_memslave_req_ars.METH_first();
  DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156 = !DEF_top_portalEnt_0_memslave_rsCtrl_first____d149;
  INST_top_portalEnt_0_memslave_req_ars.METH_deq();
  if (DEF_top_portalEnt_0_memslave_rsCtrl_first____d149)
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_top_portalEnt_0_memslave_req_ars_first____d155);
  if (DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156)
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_top_portalEnt_0_memslave_req_ars_first____d155);
}

void MOD_mkBsimTop::RL_top_ctrl_mux_writeTop()
{
  INST_top_portalEnt_0_ctrlPort_num_portals_reg.METH_write(1u);
}

void MOD_mkBsimTop::RL_top_ctrl_mux_rv_readDataPipes_0_connect()
{
  tUInt8 DEF_top_portalEnt_0_memslave_rsCtrl_first__49_AND__ETC___d168;
  tUInt32 DEF__theResult_____2__h6527;
  tUInt32 DEF_y_avValue_data__h6614;
  tUInt64 DEF_IF_top_portalEnt_0_memslave_rsCtrl_first__49_T_ETC___d200;
  tUInt8 DEF_addr__h6417;
  tUInt32 DEF_x__h6448;
  tUInt32 DEF_v__h6433;
  tUInt8 DEF_x__h6718;
  tUInt8 DEF_top_portalEnt_0_ctrlPort_interruptEnableReg__h6513;
  tUInt32 DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d165;
  tUInt32 DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d192;
  tUInt32 DEF_v___1__h6490;
  tUInt32 DEF_v___1__h6710;
  DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 = INST_top_portalEnt_0_memslave_rsCtrl.METH_first();
  DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481 = INST_top_portalEnt_0_ctrlPort_cycle_count.METH_read();
  DEF_v___1__h6710 = INST_top_portalEnt_0_ctrlPort_snapshot.METH_read();
  DEF_v___1__h6490 = INST_top_portalEnt_0_ctrlPort_num_portals_reg.METH_read();
  DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d165 = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d192 = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_top_portalEnt_0_ctrlPort_interruptEnableReg__h6513 = INST_top_portalEnt_0_ctrlPort_interruptEnableReg.METH_read();
  DEF_x__h6718 = INST_top_lLedControllerRequestInputPipes.METH_portalIfc_requests_0_notFull();
  DEF_v__h6433 = (tUInt32)(DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481 >> 32u);
  DEF_x__h6448 = (tUInt32)(DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481);
  DEF_addr__h6417 = (tUInt8)(DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d165 >> 15u);
  DEF_y_avValue_data__h6614 = ((tUInt8)(DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d192 >> 15u)) == (tUInt8)4u ? (tUInt32)(DEF_x__h6718) : 0u;
  switch (DEF_addr__h6417) {
  case (tUInt8)28u:
    DEF__theResult_____2__h6527 = DEF_v___1__h6710;
    break;
  case (tUInt8)24u:
    DEF__theResult_____2__h6527 = DEF_v__h6433;
    break;
  case (tUInt8)20u:
    DEF__theResult_____2__h6527 = DEF_v___1__h6490;
    break;
  case (tUInt8)0u:
  case (tUInt8)12u:
  case (tUInt8)16u:
    DEF__theResult_____2__h6527 = 0u;
    break;
  case (tUInt8)8u:
    DEF__theResult_____2__h6527 = 1u;
    break;
  case (tUInt8)4u:
    DEF__theResult_____2__h6527 = DEF_top_portalEnt_0_ctrlPort_interruptEnableReg__h6513 ? 1u : 0u;
    break;
  default:
    DEF__theResult_____2__h6527 = 5899680u;
  }
  DEF_IF_top_portalEnt_0_memslave_rsCtrl_first__49_T_ETC___d200 = DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 ? 549755813887llu & ((((tUInt64)(DEF__theResult_____2__h6527)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_ETC___d165))) : 549755813887llu & ((((tUInt64)(DEF_y_avValue_data__h6614)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_top_portalEnt_0_memslave_fifoReadAddrGenerator_ETC___d192)));
  DEF_top_portalEnt_0_memslave_rsCtrl_first__49_AND__ETC___d168 = DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 && DEF_addr__h6417 == (tUInt8)24u;
  if (DEF_top_portalEnt_0_memslave_rsCtrl_first____d149)
    INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156 = !DEF_top_portalEnt_0_memslave_rsCtrl_first____d149;
  if (DEF_top_portalEnt_0_memslave_rsCtrl_first__49_AND__ETC___d168)
    INST_top_portalEnt_0_ctrlPort_snapshot.METH_write(DEF_x__h6448);
  if (DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156)
    INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  INST_top_portalEnt_0_memslave_rs.METH_deq();
  INST_top_portalEnt_0_memslave_rsCtrl.METH_deq();
  INST_top_ctrl_mux_rv_readDataPipes_0_fifo.METH_enq(DEF_IF_top_portalEnt_0_memslave_rsCtrl_first__49_T_ETC___d200);
}

void MOD_mkBsimTop::RL_top_ctrl_mux_rv_writeDataPipes_0_connect()
{
  tUInt8 DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29__ETC___d216;
  tUInt8 DEF_x__h7488;
  tUInt32 DEF_v__h7550;
  tUInt64 DEF_top_ctrl_mux_rv_writeDataPipes_0_fifo_first____d215;
  DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 = INST_top_portalEnt_0_memslave_wsCtrl.METH_first();
  DEF_top_ctrl_mux_rv_writeDataPipes_0_fifo_first____d215 = INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.METH_first();
  DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205 = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_v__h7550 = (tUInt32)(DEF_top_ctrl_mux_rv_writeDataPipes_0_fifo_first____d215 >> 7u);
  DEF_x__h7488 = (tUInt8)((tUInt8)63u & (DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205 >> 1u));
  DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206 = (tUInt8)((tUInt8)1u & DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205);
  DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136 = !DEF_top_portalEnt_0_memslave_wsCtrl_first____d129;
  DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29__ETC___d216 = DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136 && DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206;
  INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.METH_deq();
  if (DEF_top_portalEnt_0_memslave_wsCtrl_first____d129)
    INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.METH_enq(DEF_top_ctrl_mux_rv_writeDataPipes_0_fifo_first____d215);
  if (DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136)
    INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29__ETC___d216)
    INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.METH_enq(DEF_x__h7488);
  if (DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136)
    INST_top_lLedControllerRequestInputPipes.METH_portalIfc_requests_0_enq(DEF_v__h7550);
}

void MOD_mkBsimTop::RL_top_ctrl_mux_rv_0_connect()
{
  tUInt64 DEF_top_ctrl_mux_rv_write_data_first____d222;
  DEF_top_ctrl_mux_rv_write_data_first____d222 = INST_top_ctrl_mux_rv_write_data.METH_first();
  INST_top_ctrl_mux_rv_write_data.METH_deq();
  INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.METH_enq(DEF_top_ctrl_mux_rv_write_data_first____d222);
}

void MOD_mkBsimTop::RL_top_ctrl_mux_rv_req_aw()
{
  tUInt8 DEF_NOT_top_ctrl_mux_rv_req_aws_first__30_BITS_13__ETC___d234;
  tUInt8 DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_25_TO_1_ETC___d236;
  tUInt8 DEF_v__h8143;
  tUInt8 DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_13_TO_6___d232;
  tUInt32 DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_18_TO_0___d231;
  tUInt32 DEF_top_ctrl_mux_rv_req_aws_first____d230;
  DEF_top_ctrl_mux_rv_req_aws_first____d230 = INST_top_ctrl_mux_rv_req_aws.METH_first();
  DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_18_TO_0___d231 = (tUInt32)(524287u & DEF_top_ctrl_mux_rv_req_aws_first____d230);
  DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_13_TO_6___d232 = (tUInt8)((tUInt8)255u & (DEF_top_ctrl_mux_rv_req_aws_first____d230 >> 6u));
  DEF_v__h8143 = (tUInt8)(DEF_top_ctrl_mux_rv_req_aws_first____d230 >> 19u);
  DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_25_TO_1_ETC___d236 = DEF_v__h8143 == (tUInt8)0u;
  DEF_NOT_top_ctrl_mux_rv_req_aws_first__30_BITS_13__ETC___d234 = !(DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_13_TO_6___d232 <= (tUInt8)4u);
  INST_top_ctrl_mux_rv_req_aws.METH_deq();
  INST_top_portalEnt_0_memslave_req_aws.METH_enq(DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_18_TO_0___d231);
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    if (DEF_NOT_top_ctrl_mux_rv_req_aws_first__30_BITS_13__ETC___d234)
      dollar_display(sim_hdl,
		     this,
		     "s,8",
		     &__str_literal_3,
		     DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_13_TO_6___d232);
  INST_top_portalEnt_0_memslave_ws.METH_enq();
  INST_top_portalEnt_0_memslave_wsCtrl.METH_enq(DEF_top_ctrl_mux_rv_req_aws_first__30_BITS_25_TO_1_ETC___d236);
}

void MOD_mkBsimTop::RL_top_ctrl_mux_rv_req_ar()
{
  tUInt8 DEF_NOT_top_ctrl_mux_rv_req_ars_first__44_BITS_13__ETC___d248;
  tUInt8 DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_25_TO_1_ETC___d250;
  tUInt8 DEF_v__h8420;
  tUInt8 DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_13_TO_6___d246;
  tUInt32 DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_18_TO_0___d245;
  tUInt32 DEF_top_ctrl_mux_rv_req_ars_first____d244;
  DEF_top_ctrl_mux_rv_req_ars_first____d244 = INST_top_ctrl_mux_rv_req_ars.METH_first();
  DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_18_TO_0___d245 = (tUInt32)(524287u & DEF_top_ctrl_mux_rv_req_ars_first____d244);
  DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_13_TO_6___d246 = (tUInt8)((tUInt8)255u & (DEF_top_ctrl_mux_rv_req_ars_first____d244 >> 6u));
  DEF_v__h8420 = (tUInt8)(DEF_top_ctrl_mux_rv_req_ars_first____d244 >> 19u);
  DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_25_TO_1_ETC___d250 = DEF_v__h8420 == (tUInt8)0u;
  DEF_NOT_top_ctrl_mux_rv_req_ars_first__44_BITS_13__ETC___d248 = !(DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_13_TO_6___d246 <= (tUInt8)4u);
  INST_top_ctrl_mux_rv_req_ars.METH_deq();
  INST_top_portalEnt_0_memslave_req_ars.METH_enq(DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_18_TO_0___d245);
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    if (DEF_NOT_top_ctrl_mux_rv_req_ars_first__44_BITS_13__ETC___d248)
      dollar_display(sim_hdl,
		     this,
		     "s,8",
		     &__str_literal_4,
		     DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_13_TO_6___d246);
  INST_top_portalEnt_0_memslave_rs.METH_enq();
  INST_top_portalEnt_0_memslave_rsCtrl.METH_enq(DEF_top_ctrl_mux_rv_req_ars_first__44_BITS_25_TO_1_ETC___d250);
}

void MOD_mkBsimTop::RL_top_ctrl_mux_rv_write_done_rule()
{
  tUInt8 DEF_v__h8457;
  DEF_v__h8457 = INST_top_portalEnt_0_memslave_doneFifo.METH_first();
  INST_top_portalEnt_0_memslave_doneFifo.METH_deq();
  INST_top_ctrl_mux_rv_ws.METH_deq();
  INST_top_ctrl_mux_rv_doneFifo.METH_enq(DEF_v__h8457);
}

void MOD_mkBsimTop::RL_Prelude_inst_changeSpecialWires_mkConnectionGetPut()
{
  tUInt32 DEF_TASK_getRequest32_62_BITS_11_TO_0_63_CONCAT_4__ETC___d265;
  tUInt8 DEF_x_tag__h8825;
  tUInt32 DEF_x_addr__h8823;
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    DEF_TASK_getRequest32___d262 = getRequest32(0u);
  DEF_x_addr__h8823 = (tUInt32)(4095u & DEF_TASK_getRequest32___d262);
  DEF_x_tag__h8825 = (tUInt8)((tUInt8)63u & (DEF_TASK_getRequest32___d262 >> 32u));
  DEF_TASK_getRequest32_62_BITS_11_TO_0_63_CONCAT_4__ETC___d265 = 67108863u & (((DEF_x_addr__h8823 << 14u) | (((tUInt32)((tUInt8)4u)) << 6u)) | (tUInt32)(DEF_x_tag__h8825));
  INST_top_ctrl_mux_rv_req_ars.METH_enq(DEF_TASK_getRequest32_62_BITS_11_TO_0_63_CONCAT_4__ETC___d265);
  INST_top_ctrl_mux_rv_rs.METH_enq();
}

void MOD_mkBsimTop::RL_Prelude_inst_changeSpecialWires_1_mkConnectionGetPut()
{
  tUInt32 DEF__0_CONCAT_top_ctrl_mux_rv_readDataPipes_0_fifo__ETC___d272;
  tUInt8 DEF_x__h9272;
  tUInt32 DEF_top_ctrl_mux_rv_readDataPipes_0_fifo_first__69_ETC___d270;
  tUInt64 DEF_top_ctrl_mux_rv_readDataPipes_0_fifo_first____d269;
  DEF_top_ctrl_mux_rv_readDataPipes_0_fifo_first____d269 = INST_top_ctrl_mux_rv_readDataPipes_0_fifo.METH_first();
  DEF_top_ctrl_mux_rv_readDataPipes_0_fifo_first__69_ETC___d270 = (tUInt32)(DEF_top_ctrl_mux_rv_readDataPipes_0_fifo_first____d269 >> 7u);
  DEF_x__h9272 = (tUInt8)((tUInt8)63u & (DEF_top_ctrl_mux_rv_readDataPipes_0_fifo_first____d269 >> 1u));
  DEF__0_CONCAT_top_ctrl_mux_rv_readDataPipes_0_fifo__ETC___d272 = (tUInt32)(DEF_x__h9272);
  INST_top_ctrl_mux_rv_readDataPipes_0_fifo.METH_deq();
  INST_top_ctrl_mux_rv_rs.METH_deq();
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    readResponse32(DEF_top_ctrl_mux_rv_readDataPipes_0_fifo_first__69_ETC___d270,
		   DEF__0_CONCAT_top_ctrl_mux_rv_readDataPipes_0_fifo__ETC___d272);
}

void MOD_mkBsimTop::RL_Prelude_inst_changeSpecialWires_2_mkConnectionGetPut()
{
  tUInt32 DEF_TASK_getRequest32_82_BITS_11_TO_0_85_CONCAT_256___d286;
  tUInt64 DEF__1_CONCAT_TASK_getRequest32_82_BITS_63_TO_32_83___d284;
  tUInt32 DEF_x_addr__h9565;
  if (!(PORT_single_reset$OUT_RST == (tUInt8)0u))
    DEF_TASK_getRequest32___d282 = getRequest32(1u);
  DEF_x_addr__h9565 = (tUInt32)(4095u & DEF_TASK_getRequest32___d282);
  DEF__1_CONCAT_TASK_getRequest32_82_BITS_63_TO_32_83___d284 = 8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)((tUInt32)(DEF_TASK_getRequest32___d282 >> 32u)));
  DEF_TASK_getRequest32_82_BITS_11_TO_0_85_CONCAT_256___d286 = 67108863u & ((DEF_x_addr__h9565 << 14u) | 256u);
  INST_host_crw_wf_rv.METH_port1__write(DEF__1_CONCAT_TASK_getRequest32_82_BITS_63_TO_32_83___d284);
  INST_top_ctrl_mux_rv_req_aws.METH_enq(DEF_TASK_getRequest32_82_BITS_11_TO_0_85_CONCAT_256___d286);
  INST_top_ctrl_mux_rv_ws.METH_enq();
}

void MOD_mkBsimTop::RL_Prelude_inst_changeSpecialWires_3_mkConnectionGetPut()
{
  tUInt64 DEF__0_CONCAT_DONTCARE___d292;
  tUInt64 DEF_host_crw_wf_rv_port0__read__87_BITS_31_TO_0_93_ETC___d294;
  tUInt32 DEF_x_data__h9881;
  DEF_host_crw_wf_rv_port0__read____d287 = INST_host_crw_wf_rv.METH_port0__read();
  DEF_x_data__h9881 = (tUInt32)(DEF_host_crw_wf_rv_port0__read____d287);
  DEF_host_crw_wf_rv_port0__read__87_BITS_31_TO_0_93_ETC___d294 = 549755813887llu & ((((tUInt64)(DEF_x_data__h9881)) << 7u) | (tUInt64)((tUInt8)1u));
  DEF__0_CONCAT_DONTCARE___d292 = 2863311530llu;
  INST_host_crw_wf_rv.METH_port0__write(DEF__0_CONCAT_DONTCARE___d292);
  INST_top_ctrl_mux_rv_write_data.METH_enq(DEF_host_crw_wf_rv_port0__read__87_BITS_31_TO_0_93_ETC___d294);
}

void MOD_mkBsimTop::RL_Prelude_inst_changeSpecialWires_4_mkConnectionGetPut()
{
  INST_top_ctrl_mux_rv_doneFifo.METH_deq();
}


/* Methods */


/* Reset routines */

void MOD_mkBsimTop::reset_single_reset$OUT_RST(tUInt8 ARG_rst_in)
{
  PORT_single_reset$OUT_RST = ARG_rst_in;
  INST_top_portalEnt_0_memslave_wsCtrl.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_ws.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_rsCtrl.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_rs.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_req_aws.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_req_ars.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_memslave_doneFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_snapshot.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_num_portals_reg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_interruptEnableReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_top_portalEnt_0_ctrlPort_cycle_count.reset_RST(ARG_rst_in);
  INST_top_lLedController_remainingDuration.reset_RST(ARG_rst_in);
  INST_top_lLedController_ledsValue.reset_RST(ARG_rst_in);
  INST_top_lLedController_ledsCmdFifo.reset_RST(ARG_rst_in);
  INST_top_lLedControllerRequestInputPipes.reset_RST_N(ARG_rst_in);
  INST_top_ctrl_mux_rv_ws.reset_RST(ARG_rst_in);
  INST_top_ctrl_mux_rv_write_data.reset_RST(ARG_rst_in);
  INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.reset_RST(ARG_rst_in);
  INST_top_ctrl_mux_rv_rs.reset_RST(ARG_rst_in);
  INST_top_ctrl_mux_rv_req_aws.reset_RST(ARG_rst_in);
  INST_top_ctrl_mux_rv_req_ars.reset_RST(ARG_rst_in);
  INST_top_ctrl_mux_rv_readDataPipes_0_fifo.reset_RST(ARG_rst_in);
  INST_top_ctrl_mux_rv_doneFifo.reset_RST(ARG_rst_in);
  INST_host_crw_wf_rv.reset_RST(ARG_rst_in);
  INST_host_crw_init_fsm_onceReady.reset_RST(ARG_rst_in);
  INST_host_crw_cycles.reset_RST(ARG_rst_in);
}

void MOD_mkBsimTop::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_single_reset.reset_RST(ARG_rst_in);
  INST_divider.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */

void MOD_mkBsimTop::static_reset_single_reset$OUT_RST(void *my_this, tUInt8 ARG_rst_in)
{
  (((MOD_mkBsimTop *)(my_this))->reset_single_reset$OUT_RST)(ARG_rst_in);
}


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkBsimTop::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}

void MOD_mkBsimTop::set_clk_1(char const *s)
{
  __clk_handle_1 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkBsimTop::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_divider.dump_state(indent + 2u);
  INST_host_crw_cycles.dump_state(indent + 2u);
  INST_host_crw_init_fsm_onceReady.dump_state(indent + 2u);
  INST_host_crw_wf_rv.dump_state(indent + 2u);
  INST_single_reset.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_doneFifo.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_readDataPipes_0_fifo.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_req_ars.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_req_aws.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_rs.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_write_data.dump_state(indent + 2u);
  INST_top_ctrl_mux_rv_ws.dump_state(indent + 2u);
  INST_top_lLedControllerRequestInputPipes.dump_state(indent + 2u);
  INST_top_lLedController_ledsCmdFifo.dump_state(indent + 2u);
  INST_top_lLedController_ledsValue.dump_state(indent + 2u);
  INST_top_lLedController_remainingDuration.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_cycle_count.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_interruptEnableReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_num_portals_reg.dump_state(indent + 2u);
  INST_top_portalEnt_0_ctrlPort_snapshot.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_doneFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_req_ars.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_req_aws.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_rs.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_rsCtrl.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_ws.dump_state(indent + 2u);
  INST_top_portalEnt_0_memslave_wsCtrl.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkBsimTop::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 70u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "TASK_getRequest32___d262", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "TASK_getRequest32___d282", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "duration__h997", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "host_crw_wf_rv_port0__read____d287", 33u);
  vcd_write_def(sim_hdl, num++, "single_reset$OUT_RST", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_lLedController_remainingDuration_EQ_0___d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_portalEnt_0_ctrlPort_cycle_count__h6481", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70", 20u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205", 20u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_portalEnt_0_memslave_rsCtrl_first____d149", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_1);
  vcd_write_def(sim_hdl, num++, "top_portalEnt_0_memslave_wsCtrl_first____d129", 1u);
  num = INST_divider.dump_VCD_defs(num);
  num = INST_host_crw_cycles.dump_VCD_defs(num);
  num = INST_host_crw_init_fsm_onceReady.dump_VCD_defs(num);
  num = INST_host_crw_wf_rv.dump_VCD_defs(num);
  num = INST_single_reset.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_doneFifo.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_readDataPipes_0_fifo.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_req_ars.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_req_aws.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_rs.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_write_data.dump_VCD_defs(num);
  num = INST_top_ctrl_mux_rv_ws.dump_VCD_defs(num);
  num = INST_top_lLedController_ledsCmdFifo.dump_VCD_defs(num);
  num = INST_top_lLedController_ledsValue.dump_VCD_defs(num);
  num = INST_top_lLedController_remainingDuration.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_cycle_count.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_interruptEnableReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_num_portals_reg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_ctrlPort_snapshot.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_doneFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_req_ars.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_req_aws.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_rs.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_rsCtrl.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_ws.dump_VCD_defs(num);
  num = INST_top_portalEnt_0_memslave_wsCtrl.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_top_lLedControllerRequestInputPipes.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkBsimTop::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBsimTop &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkBsimTop::vcd_defs(tVCDDumpType dt, MOD_mkBsimTop &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 20u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 20u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156) != DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156, 1u);
	backing.DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156 = DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156;
      }
      ++num;
      if ((backing.DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136) != DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136, 1u);
	backing.DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136 = DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_getRequest32___d262) != DEF_TASK_getRequest32___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_getRequest32___d262, 64u);
	backing.DEF_TASK_getRequest32___d262 = DEF_TASK_getRequest32___d262;
      }
      ++num;
      if ((backing.DEF_TASK_getRequest32___d282) != DEF_TASK_getRequest32___d282)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_getRequest32___d282, 64u);
	backing.DEF_TASK_getRequest32___d282 = DEF_TASK_getRequest32___d282;
      }
      ++num;
      if ((backing.DEF_duration__h997) != DEF_duration__h997)
      {
	vcd_write_val(sim_hdl, num, DEF_duration__h997, 32u);
	backing.DEF_duration__h997 = DEF_duration__h997;
      }
      ++num;
      if ((backing.DEF_host_crw_wf_rv_port0__read____d287) != DEF_host_crw_wf_rv_port0__read____d287)
      {
	vcd_write_val(sim_hdl, num, DEF_host_crw_wf_rv_port0__read____d287, 33u);
	backing.DEF_host_crw_wf_rv_port0__read____d287 = DEF_host_crw_wf_rv_port0__read____d287;
      }
      ++num;
      if ((backing.PORT_single_reset$OUT_RST) != PORT_single_reset$OUT_RST)
      {
	vcd_write_val(sim_hdl, num, PORT_single_reset$OUT_RST, 1u);
	backing.PORT_single_reset$OUT_RST = PORT_single_reset$OUT_RST;
      }
      ++num;
      if ((backing.DEF_top_lLedController_remainingDuration_EQ_0___d5) != DEF_top_lLedController_remainingDuration_EQ_0___d5)
      {
	vcd_write_val(sim_hdl, num, DEF_top_lLedController_remainingDuration_EQ_0___d5, 1u);
	backing.DEF_top_lLedController_remainingDuration_EQ_0___d5 = DEF_top_lLedController_remainingDuration_EQ_0___d5;
      }
      ++num;
      if ((backing.DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481) != DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481)
      {
	vcd_write_val(sim_hdl, num, DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481, 64u);
	backing.DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481 = DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481;
      }
      ++num;
      if ((backing.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70) != DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70)
      {
	vcd_write_val(sim_hdl, num, DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70, 20u);
	backing.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70 = DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70;
      }
      ++num;
      if ((backing.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71) != DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71)
      {
	vcd_write_val(sim_hdl, num, DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71, 1u);
	backing.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71 = DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71;
      }
      ++num;
      if ((backing.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205) != DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205)
      {
	vcd_write_val(sim_hdl, num, DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205, 20u);
	backing.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205 = DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205;
      }
      ++num;
      if ((backing.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206) != DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206)
      {
	vcd_write_val(sim_hdl, num, DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206, 1u);
	backing.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206 = DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206;
      }
      ++num;
      if ((backing.DEF_top_portalEnt_0_memslave_rsCtrl_first____d149) != DEF_top_portalEnt_0_memslave_rsCtrl_first____d149)
      {
	vcd_write_val(sim_hdl, num, DEF_top_portalEnt_0_memslave_rsCtrl_first____d149, 1u);
	backing.DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 = DEF_top_portalEnt_0_memslave_rsCtrl_first____d149;
      }
      ++num;
      if ((backing.DEF_top_portalEnt_0_memslave_wsCtrl_first____d129) != DEF_top_portalEnt_0_memslave_wsCtrl_first____d129)
      {
	vcd_write_val(sim_hdl, num, DEF_top_portalEnt_0_memslave_wsCtrl_first____d129, 1u);
	backing.DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 = DEF_top_portalEnt_0_memslave_wsCtrl_first____d129;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156, 1u);
      backing.DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156 = DEF_NOT_top_portalEnt_0_memslave_rsCtrl_first__49___d156;
      vcd_write_val(sim_hdl, num++, DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136, 1u);
      backing.DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136 = DEF_NOT_top_portalEnt_0_memslave_wsCtrl_first__29___d136;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_getRequest32___d262, 64u);
      backing.DEF_TASK_getRequest32___d262 = DEF_TASK_getRequest32___d262;
      vcd_write_val(sim_hdl, num++, DEF_TASK_getRequest32___d282, 64u);
      backing.DEF_TASK_getRequest32___d282 = DEF_TASK_getRequest32___d282;
      vcd_write_val(sim_hdl, num++, DEF_duration__h997, 32u);
      backing.DEF_duration__h997 = DEF_duration__h997;
      vcd_write_val(sim_hdl, num++, DEF_host_crw_wf_rv_port0__read____d287, 33u);
      backing.DEF_host_crw_wf_rv_port0__read____d287 = DEF_host_crw_wf_rv_port0__read____d287;
      vcd_write_val(sim_hdl, num++, PORT_single_reset$OUT_RST, 1u);
      backing.PORT_single_reset$OUT_RST = PORT_single_reset$OUT_RST;
      vcd_write_val(sim_hdl, num++, DEF_top_lLedController_remainingDuration_EQ_0___d5, 1u);
      backing.DEF_top_lLedController_remainingDuration_EQ_0___d5 = DEF_top_lLedController_remainingDuration_EQ_0___d5;
      vcd_write_val(sim_hdl, num++, DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481, 64u);
      backing.DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481 = DEF_top_portalEnt_0_ctrlPort_cycle_count__h6481;
      vcd_write_val(sim_hdl, num++, DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70, 20u);
      backing.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70 = DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d70;
      vcd_write_val(sim_hdl, num++, DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71, 1u);
      backing.DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71 = DEF_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerato_ETC___d71;
      vcd_write_val(sim_hdl, num++, DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205, 20u);
      backing.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205 = DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d205;
      vcd_write_val(sim_hdl, num++, DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206, 1u);
      backing.DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206 = DEF_top_portalEnt_0_memslave_fifoWriteAddrGenerato_ETC___d206;
      vcd_write_val(sim_hdl, num++, DEF_top_portalEnt_0_memslave_rsCtrl_first____d149, 1u);
      backing.DEF_top_portalEnt_0_memslave_rsCtrl_first____d149 = DEF_top_portalEnt_0_memslave_rsCtrl_first____d149;
      vcd_write_val(sim_hdl, num++, DEF_top_portalEnt_0_memslave_wsCtrl_first____d129, 1u);
      backing.DEF_top_portalEnt_0_memslave_wsCtrl_first____d129 = DEF_top_portalEnt_0_memslave_wsCtrl_first____d129;
    }
}

void MOD_mkBsimTop::vcd_prims(tVCDDumpType dt, MOD_mkBsimTop &backing)
{
  INST_divider.dump_VCD(dt, backing.INST_divider);
  INST_host_crw_cycles.dump_VCD(dt, backing.INST_host_crw_cycles);
  INST_host_crw_init_fsm_onceReady.dump_VCD(dt, backing.INST_host_crw_init_fsm_onceReady);
  INST_host_crw_wf_rv.dump_VCD(dt, backing.INST_host_crw_wf_rv);
  INST_single_reset.dump_VCD(dt, backing.INST_single_reset);
  INST_top_ctrl_mux_rv_doneFifo.dump_VCD(dt, backing.INST_top_ctrl_mux_rv_doneFifo);
  INST_top_ctrl_mux_rv_readDataPipes_0_fifo.dump_VCD(dt,
						     backing.INST_top_ctrl_mux_rv_readDataPipes_0_fifo);
  INST_top_ctrl_mux_rv_req_ars.dump_VCD(dt, backing.INST_top_ctrl_mux_rv_req_ars);
  INST_top_ctrl_mux_rv_req_aws.dump_VCD(dt, backing.INST_top_ctrl_mux_rv_req_aws);
  INST_top_ctrl_mux_rv_rs.dump_VCD(dt, backing.INST_top_ctrl_mux_rv_rs);
  INST_top_ctrl_mux_rv_writeDataPipes_0_fifo.dump_VCD(dt,
						      backing.INST_top_ctrl_mux_rv_writeDataPipes_0_fifo);
  INST_top_ctrl_mux_rv_write_data.dump_VCD(dt, backing.INST_top_ctrl_mux_rv_write_data);
  INST_top_ctrl_mux_rv_ws.dump_VCD(dt, backing.INST_top_ctrl_mux_rv_ws);
  INST_top_lLedController_ledsCmdFifo.dump_VCD(dt, backing.INST_top_lLedController_ledsCmdFifo);
  INST_top_lLedController_ledsValue.dump_VCD(dt, backing.INST_top_lLedController_ledsValue);
  INST_top_lLedController_remainingDuration.dump_VCD(dt,
						     backing.INST_top_lLedController_remainingDuration);
  INST_top_portalEnt_0_ctrlPort_cycle_count.dump_VCD(dt,
						     backing.INST_top_portalEnt_0_ctrlPort_cycle_count);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
									    backing.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
								       backing.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
									     backing.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									  backing.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									 backing.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg);
  INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									   backing.INST_top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
									     backing.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									backing.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
									      backing.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									   backing.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									  backing.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg);
  INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
									    backing.INST_top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo);
  INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo.dump_VCD(dt,
							   backing.INST_top_portalEnt_0_ctrlPort_fifoWriteDataFifo);
  INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo.dump_VCD(dt,
							   backing.INST_top_portalEnt_0_ctrlPort_fifoWriteDoneFifo);
  INST_top_portalEnt_0_ctrlPort_interruptEnableReg.dump_VCD(dt,
							    backing.INST_top_portalEnt_0_ctrlPort_interruptEnableReg);
  INST_top_portalEnt_0_ctrlPort_num_portals_reg.dump_VCD(dt,
							 backing.INST_top_portalEnt_0_ctrlPort_num_portals_reg);
  INST_top_portalEnt_0_ctrlPort_snapshot.dump_VCD(dt, backing.INST_top_portalEnt_0_ctrlPort_snapshot);
  INST_top_portalEnt_0_memslave_doneFifo.dump_VCD(dt, backing.INST_top_portalEnt_0_memslave_doneFifo);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
									    backing.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
								       backing.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
									     backing.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
									  backing.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
									 backing.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg);
  INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
									   backing.INST_top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
									     backing.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									backing.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
									      backing.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
									   backing.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
									  backing.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg);
  INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
									    backing.INST_top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo);
  INST_top_portalEnt_0_memslave_fifoWriteDoneFifo.dump_VCD(dt,
							   backing.INST_top_portalEnt_0_memslave_fifoWriteDoneFifo);
  INST_top_portalEnt_0_memslave_req_ars.dump_VCD(dt, backing.INST_top_portalEnt_0_memslave_req_ars);
  INST_top_portalEnt_0_memslave_req_aws.dump_VCD(dt, backing.INST_top_portalEnt_0_memslave_req_aws);
  INST_top_portalEnt_0_memslave_rs.dump_VCD(dt, backing.INST_top_portalEnt_0_memslave_rs);
  INST_top_portalEnt_0_memslave_rsCtrl.dump_VCD(dt, backing.INST_top_portalEnt_0_memslave_rsCtrl);
  INST_top_portalEnt_0_memslave_ws.dump_VCD(dt, backing.INST_top_portalEnt_0_memslave_ws);
  INST_top_portalEnt_0_memslave_wsCtrl.dump_VCD(dt, backing.INST_top_portalEnt_0_memslave_wsCtrl);
}

void MOD_mkBsimTop::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBsimTop &backing)
{
  INST_top_lLedControllerRequestInputPipes.dump_VCD(dt,
						    levels,
						    backing.INST_top_lLedControllerRequestInputPipes);
}
