// Seed: 1893068330
module module_0 ();
endmodule
module module_1 (
    input uwire id_0
    , id_22,
    output supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri id_7,
    output wor id_8,
    input wire id_9,
    output supply0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input uwire id_14,
    output uwire id_15,
    input tri0 id_16
    , id_23,
    input tri1 id_17,
    output tri1 id_18,
    input supply1 id_19,
    input tri0 id_20
);
  logic [-1 : 1] id_24;
  ;
  module_0 modCall_1 ();
  wire [1 : -1] id_25;
  assign id_1 = -1;
endmodule
