
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rwegter/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rwegter/project_packaged_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rwegter/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rwegter/project_packaged_ip'.
Command: synth_design -top design_1_wrapper -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 203446 
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/rwegter/icebreaker-examples/dvi-12bit/vga_core.v:151]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/rwegter/icebreaker-examples/dvi-12bit/vga_core.v:152]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clk_out1' when default_nettype is none [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:72]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'reset' when default_nettype is none [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:74]
ERROR: [Synth 8-2442] non-net port reset cannot be of mode input [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:74]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'locked' when default_nettype is none [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:75]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clk_in1' when default_nettype is none [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:76]
ERROR: [Synth 8-2442] non-net port clk_in1 cannot be of mode input [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:76]
ERROR: [Synth 8-1852] concurrent assignment to a non-net locked is not permitted [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:187]
INFO: [Synth 8-2350] module design_1_clk_wiz_1_clk_wiz ignored due to previous errors [/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:68]
Failed to read verilog '/home/rwegter/vivado_projects/display_test/display_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v'
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 11:25:49 2021...
