library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

entity control is
	port (
		opcode : in std_logic_vector(5 downto 0);
		reg_dst,
		ler_mem,
		branch,
		mem2reg,
		op_ula,
		mem_wr,
		org_ula,
		breg_wr:	out std_logic
		);
end control;

architecture rtl of control is
begin

with opcode select
	reg_dst <= '1' when 
	
		