// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1568[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<256>;
	.reg .b16 	%rs<112>;
	.reg .b32 	%r<1270>;
	.reg .f32 	%f<927>;
	.reg .b64 	%rd<170>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r152, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd38, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r153, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r153, 69887;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:                                 // %L10
	ld.param.u64 	%rd55, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd39, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 9;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r154, %r4, %r5;
	or.b32  	%r155, %r154, %r2;
	mul.wide.u32 	%rd61, %r155, 4;
	add.s64 	%rd4, %rd55, %rd61;
	mov.u32 	%r156, 1;
	st.global.u32 	[%rd4], %r156;
	ld.global.u32 	%r6, [%rd39];
	setp.lt.s32 	%p2, %r6, 0;
	@%p2 bra 	LBB0_7;
// %bb.3:                               // %L205
	ld.param.u64 	%rd43, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r7, [%rd43];
	setp.lt.s32 	%p3, %r7, %r6;
	setp.gt.s32 	%p4, %r7, 262144;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	LBB0_7;
// %bb.4:                               // %L215
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r8, [%rd47];
	sub.s32 	%r157, %r7, %r6;
	and.b32  	%r158, %r157, 255;
	setp.ne.s32 	%p6, %r158, 0;
	setp.lt.s32 	%p7, %r8, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	LBB0_7;
// %bb.5:                               // %L221
	ld.param.u64 	%rd51, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r9, [%rd51];
	setp.lt.s32 	%p9, %r9, %r8;
	setp.gt.s32 	%p10, %r9, 16384;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	LBB0_7;
// %bb.6:                               // %L231
	sub.s32 	%r159, %r9, %r8;
	add.s32 	%r160, %r159, 3;
	and.b32  	%r161, %r160, 15;
	setp.eq.s32 	%p12, %r161, 0;
	@%p12 bra 	LBB0_8;
	bra.uni 	LBB0_7;
LBB0_8:                                 // %L341
	bfe.u32 	%r16, %r5, 1, 1;
	and.b32  	%r17, %r5, 1;
	shl.b32 	%r168, %r17, 1;
	shl.b32 	%r169, %r16, 2;
	or.b32  	%r170, %r168, %r169;
	bfe.u32 	%r19, %r5, 2, 1;
	or.b32  	%r20, %r19, %r170;
	or.b32  	%r21, %r20, 8;
	mov.f32 	%f184, 0f40000000;
	mov.f32 	%f185, 0f427C0000;
	div.approx.f32 	%f1, %f185, %f184;
	cvt.rn.f32.s32 	%f186, %r20;
	sub.f32 	%f187, %f186, %f1;
	mov.f32 	%f216, 0f41800000;
	div.approx.f32 	%f3, %f187, %f216;
	setp.eq.f32 	%p18, %f3, 0f00000000;
	mov.f32 	%f894, 0f3F800000;
	mov.f32 	%f887, %f894;
	@%p18 bra 	LBB0_10;
// %bb.9:                               // %L528
	sin.approx.f32 	%f217, %f3;
	div.approx.f32 	%f887, %f217, %f3;
LBB0_10:                                // %L531
	cvt.rn.f32.s32 	%f220, %r21;
	sub.f32 	%f221, %f220, %f1;
	div.approx.f32 	%f8, %f221, %f216;
	setp.eq.f32 	%p24, %f8, 0f00000000;
	mov.f32 	%f888, %f894;
	@%p24 bra 	LBB0_12;
// %bb.11:                              // %L548
	sin.approx.f32 	%f251, %f8;
	div.approx.f32 	%f888, %f251, %f8;
LBB0_12:                                // %L551
	or.b32  	%r188, %r20, 16;
	or.b32  	%r23, %r20, 24;
	cvt.rn.f32.s32 	%f255, %r188;
	sub.f32 	%f256, %f255, %f1;
	div.approx.f32 	%f12, %f256, %f216;
	setp.eq.f32 	%p30, %f12, 0f00000000;
	mov.f32 	%f889, %f894;
	@%p30 bra 	LBB0_14;
// %bb.13:                              // %L630
	sin.approx.f32 	%f286, %f12;
	div.approx.f32 	%f889, %f286, %f12;
LBB0_14:                                // %L633
	cvt.rn.f32.s32 	%f289, %r23;
	sub.f32 	%f290, %f289, %f1;
	div.approx.f32 	%f17, %f290, %f216;
	setp.eq.f32 	%p36, %f17, 0f00000000;
	mov.f32 	%f890, %f894;
	@%p36 bra 	LBB0_16;
// %bb.15:                              // %L650
	sin.approx.f32 	%f320, %f17;
	div.approx.f32 	%f890, %f320, %f17;
LBB0_16:                                // %L653
	or.b32  	%r206, %r20, 32;
	or.b32  	%r25, %r20, 40;
	cvt.rn.f32.s32 	%f324, %r206;
	sub.f32 	%f325, %f324, %f1;
	div.approx.f32 	%f21, %f325, %f216;
	setp.eq.f32 	%p42, %f21, 0f00000000;
	mov.f32 	%f891, %f894;
	@%p42 bra 	LBB0_18;
// %bb.17:                              // %L732
	sin.approx.f32 	%f355, %f21;
	div.approx.f32 	%f891, %f355, %f21;
LBB0_18:                                // %L735
	cvt.rn.f32.s32 	%f358, %r25;
	sub.f32 	%f359, %f358, %f1;
	div.approx.f32 	%f26, %f359, %f216;
	setp.eq.f32 	%p48, %f26, 0f00000000;
	mov.f32 	%f892, %f894;
	@%p48 bra 	LBB0_20;
// %bb.19:                              // %L752
	sin.approx.f32 	%f389, %f26;
	div.approx.f32 	%f892, %f389, %f26;
LBB0_20:                                // %L755
	or.b32  	%r224, %r20, 48;
	or.b32  	%r27, %r20, 56;
	cvt.rn.f32.s32 	%f393, %r224;
	sub.f32 	%f394, %f393, %f1;
	div.approx.f32 	%f30, %f394, %f216;
	setp.eq.f32 	%p54, %f30, 0f00000000;
	mov.f32 	%f893, %f894;
	@%p54 bra 	LBB0_22;
// %bb.21:                              // %L834
	sin.approx.f32 	%f424, %f30;
	div.approx.f32 	%f893, %f424, %f30;
LBB0_22:                                // %L837
	cvt.rn.f32.s32 	%f427, %r27;
	sub.f32 	%f428, %f427, %f1;
	div.approx.f32 	%f35, %f428, %f216;
	setp.eq.f32 	%p60, %f35, 0f00000000;
	@%p60 bra 	LBB0_24;
// %bb.23:                              // %L854
	sin.approx.f32 	%f458, %f35;
	div.approx.f32 	%f894, %f458, %f35;
LBB0_24:                                // %L857
	mul.lo.s32 	%r29, %r20, 15;
	cvt.rn.f32.s32 	%f461, %r29;
	div.approx.f32 	%f38, %f461, %f216;
	abs.f32 	%f897, %f38;
	setp.lt.f32 	%p61, %f897, 0f40000000;
	@%p61 bra 	LBB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f897, 0f4B800000;
	@%p62 bra 	LBB0_32;
	bra.uni 	LBB0_26;
LBB0_32:
	mov.b32 	%r31, %f897;
	and.b32  	%r242, %r31, 8388607;
	or.b32  	%r1245, %r242, 1065353216;
	mov.b32 	%f896, %r1245;
	add.s32 	%r243, %r31, -1073741824;
	and.b32  	%r1246, %r243, -8388608;
	setp.eq.s32 	%p68, %r1246, 0;
	@%p68 bra 	LBB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f472, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f471,%f472;
	// end inline asm
LBB0_34:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r244, %r1246, 192937984;
	add.s32 	%r245, %r244, %r1245;
	mov.b32 	%f473, %r245;
	mul.f32 	%f474, %f471, %f473;
	sub.f32 	%f475, %f473, %f474;
	fma.rn.f32 	%f476, %f475, %f471, %f474;
	sub.f32 	%f477, %f473, %f476;
	fma.rz.f32 	%f478, %f477, %f471, %f476;
	cvt.rzi.f32.f32 	%f479, %f478;
	sub.f32 	%f896, %f473, %f479;
	sub.s32 	%r1246, %r1246, %r244;
	mov.b32 	%r1245, %f896;
	setp.ne.s32 	%p69, %r1246, 0;
	setp.ne.s32 	%p70, %r1245, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	LBB0_34;
LBB0_35:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r31, 2139095039;
	selp.f32 	%f480, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f481, %f896, 0f34000000;
	mul.f32 	%f897, %f480, %f481;
	bra.uni 	LBB0_36;
LBB0_26:                                // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f464, %f897, %f184;
	cvt.rzi.f32.f32 	%f895, %f464;
	fma.rn.f32 	%f41, %f895, 0fC0000000, %f897;
	mov.b32 	%r30, %f41;
	setp.lt.u32 	%p63, %r30, 1073741824;
	@%p63 bra 	LBB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r30, -2147483647;
	@%p64 bra 	LBB0_29;
// %bb.28:
	add.f32 	%f469, %f895, 0fBF800000;
	setp.lt.f32 	%p67, %f41, 0fC0000000;
	add.f32 	%f470, %f469, 0fBF800000;
	selp.f32 	%f895, %f470, %f469, %p67;
	bra.uni 	LBB0_31;
LBB0_29:
	add.f32 	%f895, %f895, 0f3F800000;
	setp.ltu.f32 	%p65, %f41, 0f40800000;
	@%p65 bra 	LBB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f465, %f895, 0f3F800000;
	fma.rn.f32 	%f467, %f184, 0fC0400000, %f41;
	setp.ge.f32 	%p66, %f467, 0f00000000;
	add.f32 	%f468, %f465, 0f3F800000;
	selp.f32 	%f895, %f468, %f465, %p66;
LBB0_31:                                // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f897, %f895, 0fC0000000, %f897;
LBB0_36:                                // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f482, %f897;
	setp.gtu.f32 	%p73, %f482, 0f7F800000;
	@%p73 bra 	LBB0_38;
// %bb.37:
	mov.b32 	%r246, %f38;
	and.b32  	%r247, %r246, -2147483648;
	mov.b32 	%r248, %f897;
	or.b32  	%r249, %r247, %r248;
	mov.b32 	%f897, %r249;
LBB0_38:                                // %__nv_fmodf.exit
	add.s32 	%r258, %r29, 120;
	cvt.rn.f32.s32 	%f513, %r258;
	div.approx.f32 	%f57, %f513, %f216;
	abs.f32 	%f901, %f57;
	setp.lt.f32 	%p81, %f901, 0f40000000;
	@%p81 bra 	LBB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f901, 0f4B800000;
	@%p82 bra 	LBB0_46;
	bra.uni 	LBB0_40;
LBB0_46:
	mov.b32 	%r39, %f901;
	and.b32  	%r259, %r39, 8388607;
	or.b32  	%r1247, %r259, 1065353216;
	mov.b32 	%f900, %r1247;
	add.s32 	%r260, %r39, -1073741824;
	and.b32  	%r1248, %r260, -8388608;
	setp.eq.s32 	%p88, %r1248, 0;
	@%p88 bra 	LBB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i877.preheader
	mov.f32 	%f524, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f523,%f524;
	// end inline asm
LBB0_48:                                // %__nv_fmaf_rn.exit4.i.i.i877
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r261, %r1248, 192937984;
	add.s32 	%r262, %r261, %r1247;
	mov.b32 	%f525, %r262;
	mul.f32 	%f526, %f523, %f525;
	sub.f32 	%f527, %f525, %f526;
	fma.rn.f32 	%f528, %f527, %f523, %f526;
	sub.f32 	%f529, %f525, %f528;
	fma.rz.f32 	%f530, %f529, %f523, %f528;
	cvt.rzi.f32.f32 	%f531, %f530;
	sub.f32 	%f900, %f525, %f531;
	sub.s32 	%r1248, %r1248, %r261;
	mov.b32 	%r1247, %f900;
	setp.ne.s32 	%p89, %r1248, 0;
	setp.ne.s32 	%p90, %r1247, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	LBB0_48;
LBB0_49:                                // %__internal_fmodf_slowpath_mod.exit.i.i879
	setp.gt.u32 	%p92, %r39, 2139095039;
	selp.f32 	%f532, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f533, %f900, 0f34000000;
	mul.f32 	%f901, %f532, %f533;
	bra.uni 	LBB0_50;
LBB0_40:                                // %__nv_fast_fdividef.exit.i.i.i849
	div.approx.f32 	%f516, %f901, %f184;
	cvt.rzi.f32.f32 	%f899, %f516;
	fma.rn.f32 	%f60, %f899, 0fC0000000, %f901;
	mov.b32 	%r38, %f60;
	setp.lt.u32 	%p83, %r38, 1073741824;
	@%p83 bra 	LBB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r38, -2147483647;
	@%p84 bra 	LBB0_43;
// %bb.42:
	add.f32 	%f521, %f899, 0fBF800000;
	setp.lt.f32 	%p87, %f60, 0fC0000000;
	add.f32 	%f522, %f521, 0fBF800000;
	selp.f32 	%f899, %f522, %f521, %p87;
	bra.uni 	LBB0_45;
LBB0_43:
	add.f32 	%f899, %f899, 0f3F800000;
	setp.ltu.f32 	%p85, %f60, 0f40800000;
	@%p85 bra 	LBB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i854
	add.f32 	%f517, %f899, 0f3F800000;
	fma.rn.f32 	%f519, %f184, 0fC0400000, %f60;
	setp.ge.f32 	%p86, %f519, 0f00000000;
	add.f32 	%f520, %f517, 0f3F800000;
	selp.f32 	%f899, %f520, %f517, %p86;
LBB0_45:                                // %__internal_fmodf_fastpath_quot.exit.i.i858
	fma.rn.f32 	%f901, %f899, 0fC0000000, %f901;
LBB0_50:                                // %__internal_fmodf_kernel.exit.i883
	shr.u32 	%r15, %r5, 1;
	abs.f32 	%f534, %f901;
	setp.gtu.f32 	%p93, %f534, 0f7F800000;
	@%p93 bra 	LBB0_52;
// %bb.51:
	mov.b32 	%r263, %f57;
	and.b32  	%r264, %r263, -2147483648;
	mov.b32 	%r265, %f901;
	or.b32  	%r266, %r264, %r265;
	mov.b32 	%f901, %r266;
LBB0_52:                                // %__nv_fmodf.exit884
	shr.u32 	%r48, %r5, 3;
	and.b32  	%r281, %r48, 2;
	or.b32  	%r282, %r19, %r281;
	and.b32  	%r283, %r15, 4;
	or.b32  	%r49, %r282, %r283;
	and.b32  	%r284, %r5, 3;
	mul.lo.s32 	%r285, %r284, %r49;
	shl.b32 	%r286, %r285, 1;
	neg.s32 	%r287, %r286;
	cvt.rn.f32.s32 	%f567, %r287;
	mov.f32 	%f568, 0f41000000;
	div.approx.f32 	%f74, %f567, %f568;
	abs.f32 	%f905, %f74;
	setp.lt.f32 	%p101, %f905, 0f40000000;
	@%p101 bra 	LBB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f905, 0f4B800000;
	@%p102 bra 	LBB0_60;
	bra.uni 	LBB0_54;
LBB0_60:
	mov.b32 	%r51, %f905;
	and.b32  	%r288, %r51, 8388607;
	or.b32  	%r1249, %r288, 1065353216;
	mov.b32 	%f904, %r1249;
	add.s32 	%r289, %r51, -1073741824;
	and.b32  	%r1250, %r289, -8388608;
	setp.eq.s32 	%p108, %r1250, 0;
	@%p108 bra 	LBB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i923.preheader
	mov.f32 	%f578, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f577,%f578;
	// end inline asm
LBB0_62:                                // %__nv_fmaf_rn.exit4.i.i.i923
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r290, %r1250, 192937984;
	add.s32 	%r291, %r290, %r1249;
	mov.b32 	%f579, %r291;
	mul.f32 	%f580, %f577, %f579;
	sub.f32 	%f581, %f579, %f580;
	fma.rn.f32 	%f582, %f581, %f577, %f580;
	sub.f32 	%f583, %f579, %f582;
	fma.rz.f32 	%f584, %f583, %f577, %f582;
	cvt.rzi.f32.f32 	%f585, %f584;
	sub.f32 	%f904, %f579, %f585;
	sub.s32 	%r1250, %r1250, %r290;
	mov.b32 	%r1249, %f904;
	setp.ne.s32 	%p109, %r1250, 0;
	setp.ne.s32 	%p110, %r1249, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	LBB0_62;
LBB0_63:                                // %__internal_fmodf_slowpath_mod.exit.i.i925
	setp.gt.u32 	%p112, %r51, 2139095039;
	selp.f32 	%f586, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f587, %f904, 0f34000000;
	mul.f32 	%f905, %f586, %f587;
	bra.uni 	LBB0_64;
LBB0_54:                                // %__nv_fast_fdividef.exit.i.i.i895
	div.approx.f32 	%f570, %f905, %f184;
	cvt.rzi.f32.f32 	%f903, %f570;
	fma.rn.f32 	%f77, %f903, 0fC0000000, %f905;
	mov.b32 	%r50, %f77;
	setp.lt.u32 	%p103, %r50, 1073741824;
	@%p103 bra 	LBB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r50, -2147483647;
	@%p104 bra 	LBB0_57;
// %bb.56:
	add.f32 	%f575, %f903, 0fBF800000;
	setp.lt.f32 	%p107, %f77, 0fC0000000;
	add.f32 	%f576, %f575, 0fBF800000;
	selp.f32 	%f903, %f576, %f575, %p107;
	bra.uni 	LBB0_59;
LBB0_57:
	add.f32 	%f903, %f903, 0f3F800000;
	setp.ltu.f32 	%p105, %f77, 0f40800000;
	@%p105 bra 	LBB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i900
	add.f32 	%f571, %f903, 0f3F800000;
	fma.rn.f32 	%f573, %f184, 0fC0400000, %f77;
	setp.ge.f32 	%p106, %f573, 0f00000000;
	add.f32 	%f574, %f571, 0f3F800000;
	selp.f32 	%f903, %f574, %f571, %p106;
LBB0_59:                                // %__internal_fmodf_fastpath_quot.exit.i.i904
	fma.rn.f32 	%f905, %f903, 0fC0000000, %f905;
LBB0_64:                                // %__internal_fmodf_kernel.exit.i929
	shl.b32 	%r10, %r5, 1;
	abs.f32 	%f588, %f905;
	setp.gtu.f32 	%p113, %f588, 0f7F800000;
	@%p113 bra 	LBB0_66;
// %bb.65:
	mov.b32 	%r292, %f74;
	and.b32  	%r293, %r292, -2147483648;
	mov.b32 	%r294, %f905;
	or.b32  	%r295, %r293, %r294;
	mov.b32 	%f905, %r295;
LBB0_66:                                // %__nv_fmodf.exit930
	and.b32  	%r304, %r10, 6;
	mov.u32 	%r305, -8;
	sub.s32 	%r306, %r305, %r304;
	mul.lo.s32 	%r307, %r49, %r306;
	cvt.rn.f32.s32 	%f619, %r307;
	div.approx.f32 	%f93, %f619, %f568;
	abs.f32 	%f909, %f93;
	setp.lt.f32 	%p121, %f909, 0f40000000;
	@%p121 bra 	LBB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f909, 0f4B800000;
	@%p122 bra 	LBB0_74;
	bra.uni 	LBB0_68;
LBB0_74:
	mov.b32 	%r59, %f909;
	and.b32  	%r308, %r59, 8388607;
	or.b32  	%r1251, %r308, 1065353216;
	mov.b32 	%f908, %r1251;
	add.s32 	%r309, %r59, -1073741824;
	and.b32  	%r1252, %r309, -8388608;
	setp.eq.s32 	%p128, %r1252, 0;
	@%p128 bra 	LBB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i969.preheader
	mov.f32 	%f630, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// end inline asm
LBB0_76:                                // %__nv_fmaf_rn.exit4.i.i.i969
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r310, %r1252, 192937984;
	add.s32 	%r311, %r310, %r1251;
	mov.b32 	%f631, %r311;
	mul.f32 	%f632, %f629, %f631;
	sub.f32 	%f633, %f631, %f632;
	fma.rn.f32 	%f634, %f633, %f629, %f632;
	sub.f32 	%f635, %f631, %f634;
	fma.rz.f32 	%f636, %f635, %f629, %f634;
	cvt.rzi.f32.f32 	%f637, %f636;
	sub.f32 	%f908, %f631, %f637;
	sub.s32 	%r1252, %r1252, %r310;
	mov.b32 	%r1251, %f908;
	setp.ne.s32 	%p129, %r1252, 0;
	setp.ne.s32 	%p130, %r1251, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	LBB0_76;
LBB0_77:                                // %__internal_fmodf_slowpath_mod.exit.i.i971
	setp.gt.u32 	%p132, %r59, 2139095039;
	selp.f32 	%f638, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f639, %f908, 0f34000000;
	mul.f32 	%f909, %f638, %f639;
	bra.uni 	LBB0_78;
LBB0_68:                                // %__nv_fast_fdividef.exit.i.i.i941
	div.approx.f32 	%f622, %f909, %f184;
	cvt.rzi.f32.f32 	%f907, %f622;
	fma.rn.f32 	%f96, %f907, 0fC0000000, %f909;
	mov.b32 	%r58, %f96;
	setp.lt.u32 	%p123, %r58, 1073741824;
	@%p123 bra 	LBB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r58, -2147483647;
	@%p124 bra 	LBB0_71;
// %bb.70:
	add.f32 	%f627, %f907, 0fBF800000;
	setp.lt.f32 	%p127, %f96, 0fC0000000;
	add.f32 	%f628, %f627, 0fBF800000;
	selp.f32 	%f907, %f628, %f627, %p127;
	bra.uni 	LBB0_73;
LBB0_71:
	add.f32 	%f907, %f907, 0f3F800000;
	setp.ltu.f32 	%p125, %f96, 0f40800000;
	@%p125 bra 	LBB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i946
	add.f32 	%f623, %f907, 0f3F800000;
	fma.rn.f32 	%f625, %f184, 0fC0400000, %f96;
	setp.ge.f32 	%p126, %f625, 0f00000000;
	add.f32 	%f626, %f623, 0f3F800000;
	selp.f32 	%f907, %f626, %f623, %p126;
LBB0_73:                                // %__internal_fmodf_fastpath_quot.exit.i.i950
	fma.rn.f32 	%f909, %f907, 0fC0000000, %f909;
LBB0_78:                                // %__internal_fmodf_kernel.exit.i975
	mov.f32 	%f213, 0f00000000;
	abs.f32 	%f640, %f909;
	setp.gtu.f32 	%p133, %f640, 0f7F800000;
	@%p133 bra 	LBB0_80;
// %bb.79:
	mov.b32 	%r312, %f93;
	and.b32  	%r313, %r312, -2147483648;
	mov.b32 	%r314, %f909;
	or.b32  	%r315, %r313, %r314;
	mov.b32 	%f909, %r315;
LBB0_80:                                // %__nv_fmodf.exit976
	div.approx.f32 	%f110, %f213, %f216;
	abs.f32 	%f913, %f110;
	setp.lt.f32 	%p141, %f913, 0f40000000;
	@%p141 bra 	LBB0_92;
// %bb.81:
	setp.gtu.f32 	%p142, %f913, 0f4B800000;
	@%p142 bra 	LBB0_88;
	bra.uni 	LBB0_82;
LBB0_88:
	mov.b32 	%r71, %f913;
	and.b32  	%r336, %r71, 8388607;
	or.b32  	%r1253, %r336, 1065353216;
	mov.b32 	%f912, %r1253;
	add.s32 	%r337, %r71, -1073741824;
	and.b32  	%r1254, %r337, -8388608;
	setp.eq.s32 	%p148, %r1254, 0;
	@%p148 bra 	LBB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i1015.preheader
	mov.f32 	%f683, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f682,%f683;
	// end inline asm
LBB0_90:                                // %__nv_fmaf_rn.exit4.i.i.i1015
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r338, %r1254, 192937984;
	add.s32 	%r339, %r338, %r1253;
	mov.b32 	%f684, %r339;
	mul.f32 	%f685, %f682, %f684;
	sub.f32 	%f686, %f684, %f685;
	fma.rn.f32 	%f687, %f686, %f682, %f685;
	sub.f32 	%f688, %f684, %f687;
	fma.rz.f32 	%f689, %f688, %f682, %f687;
	cvt.rzi.f32.f32 	%f690, %f689;
	sub.f32 	%f912, %f684, %f690;
	sub.s32 	%r1254, %r1254, %r338;
	mov.b32 	%r1253, %f912;
	setp.ne.s32 	%p149, %r1254, 0;
	setp.ne.s32 	%p150, %r1253, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	LBB0_90;
LBB0_91:                                // %__internal_fmodf_slowpath_mod.exit.i.i1017
	setp.gt.u32 	%p152, %r71, 2139095039;
	selp.f32 	%f691, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f692, %f912, 0f34000000;
	mul.f32 	%f913, %f691, %f692;
	bra.uni 	LBB0_92;
LBB0_82:                                // %__nv_fast_fdividef.exit.i.i.i987
	div.approx.f32 	%f675, %f913, %f184;
	cvt.rzi.f32.f32 	%f911, %f675;
	fma.rn.f32 	%f113, %f911, 0fC0000000, %f913;
	mov.b32 	%r70, %f113;
	setp.lt.u32 	%p143, %r70, 1073741824;
	@%p143 bra 	LBB0_87;
// %bb.83:
	setp.lt.u32 	%p144, %r70, -2147483647;
	@%p144 bra 	LBB0_85;
// %bb.84:
	add.f32 	%f680, %f911, 0fBF800000;
	setp.lt.f32 	%p147, %f113, 0fC0000000;
	add.f32 	%f681, %f680, 0fBF800000;
	selp.f32 	%f911, %f681, %f680, %p147;
	bra.uni 	LBB0_87;
LBB0_85:
	add.f32 	%f911, %f911, 0f3F800000;
	setp.ltu.f32 	%p145, %f113, 0f40800000;
	@%p145 bra 	LBB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i992
	add.f32 	%f676, %f911, 0f3F800000;
	fma.rn.f32 	%f678, %f184, 0fC0400000, %f113;
	setp.ge.f32 	%p146, %f678, 0f00000000;
	add.f32 	%f679, %f676, 0f3F800000;
	selp.f32 	%f911, %f679, %f676, %p146;
LBB0_87:                                // %__internal_fmodf_fastpath_quot.exit.i.i996
	fma.rn.f32 	%f913, %f911, 0fC0000000, %f913;
LBB0_92:                                // %__internal_fmodf_kernel.exit.i1021
	abs.f32 	%f693, %f913;
	setp.gtu.f32 	%p153, %f693, 0f7F800000;
	@%p153 bra 	LBB0_94;
// %bb.93:
	mov.b32 	%r340, %f110;
	and.b32  	%r341, %r340, -2147483648;
	mov.b32 	%r342, %f913;
	or.b32  	%r343, %r341, %r342;
	mov.b32 	%f913, %r343;
LBB0_94:                                // %__nv_fmodf.exit1022
	shl.b32 	%r352, %r49, 1;
	neg.s32 	%r353, %r352;
	cvt.rn.f32.s32 	%f724, %r353;
	div.approx.f32 	%f129, %f724, %f216;
	abs.f32 	%f917, %f129;
	setp.lt.f32 	%p161, %f917, 0f40000000;
	@%p161 bra 	LBB0_106;
// %bb.95:
	setp.gtu.f32 	%p162, %f917, 0f4B800000;
	@%p162 bra 	LBB0_102;
	bra.uni 	LBB0_96;
LBB0_102:
	mov.b32 	%r79, %f917;
	and.b32  	%r354, %r79, 8388607;
	or.b32  	%r1255, %r354, 1065353216;
	mov.b32 	%f916, %r1255;
	add.s32 	%r355, %r79, -1073741824;
	and.b32  	%r1256, %r355, -8388608;
	setp.eq.s32 	%p168, %r1256, 0;
	@%p168 bra 	LBB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i1061.preheader
	mov.f32 	%f735, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f734,%f735;
	// end inline asm
LBB0_104:                               // %__nv_fmaf_rn.exit4.i.i.i1061
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r356, %r1256, 192937984;
	add.s32 	%r357, %r356, %r1255;
	mov.b32 	%f736, %r357;
	mul.f32 	%f737, %f734, %f736;
	sub.f32 	%f738, %f736, %f737;
	fma.rn.f32 	%f739, %f738, %f734, %f737;
	sub.f32 	%f740, %f736, %f739;
	fma.rz.f32 	%f741, %f740, %f734, %f739;
	cvt.rzi.f32.f32 	%f742, %f741;
	sub.f32 	%f916, %f736, %f742;
	sub.s32 	%r1256, %r1256, %r356;
	mov.b32 	%r1255, %f916;
	setp.ne.s32 	%p169, %r1256, 0;
	setp.ne.s32 	%p170, %r1255, 0;
	and.pred  	%p171, %p169, %p170;
	@%p171 bra 	LBB0_104;
LBB0_105:                               // %__internal_fmodf_slowpath_mod.exit.i.i1063
	setp.gt.u32 	%p172, %r79, 2139095039;
	selp.f32 	%f743, 0f7FFFFFFF, 0f4B800000, %p172;
	mul.f32 	%f744, %f916, 0f34000000;
	mul.f32 	%f917, %f743, %f744;
	bra.uni 	LBB0_106;
LBB0_96:                                // %__nv_fast_fdividef.exit.i.i.i1033
	div.approx.f32 	%f727, %f917, %f184;
	cvt.rzi.f32.f32 	%f915, %f727;
	fma.rn.f32 	%f132, %f915, 0fC0000000, %f917;
	mov.b32 	%r78, %f132;
	setp.lt.u32 	%p163, %r78, 1073741824;
	@%p163 bra 	LBB0_101;
// %bb.97:
	setp.lt.u32 	%p164, %r78, -2147483647;
	@%p164 bra 	LBB0_99;
// %bb.98:
	add.f32 	%f732, %f915, 0fBF800000;
	setp.lt.f32 	%p167, %f132, 0fC0000000;
	add.f32 	%f733, %f732, 0fBF800000;
	selp.f32 	%f915, %f733, %f732, %p167;
	bra.uni 	LBB0_101;
LBB0_99:
	add.f32 	%f915, %f915, 0f3F800000;
	setp.ltu.f32 	%p165, %f132, 0f40800000;
	@%p165 bra 	LBB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i1038
	add.f32 	%f728, %f915, 0f3F800000;
	fma.rn.f32 	%f730, %f184, 0fC0400000, %f132;
	setp.ge.f32 	%p166, %f730, 0f00000000;
	add.f32 	%f731, %f728, 0f3F800000;
	selp.f32 	%f915, %f731, %f728, %p166;
LBB0_101:                               // %__internal_fmodf_fastpath_quot.exit.i.i1042
	fma.rn.f32 	%f917, %f915, 0fC0000000, %f917;
LBB0_106:                               // %__internal_fmodf_kernel.exit.i1067
	abs.f32 	%f745, %f917;
	setp.gtu.f32 	%p173, %f745, 0f7F800000;
	@%p173 bra 	LBB0_108;
// %bb.107:
	mov.b32 	%r358, %f129;
	and.b32  	%r359, %r358, -2147483648;
	mov.b32 	%r360, %f917;
	or.b32  	%r361, %r359, %r360;
	mov.b32 	%f917, %r361;
LBB0_108:                               // %__nv_fmodf.exit1068
	div.approx.f32 	%f146, %f213, %f184;
	abs.f32 	%f921, %f146;
	setp.lt.f32 	%p181, %f921, 0f40000000;
	@%p181 bra 	LBB0_125;
// %bb.109:
	setp.gtu.f32 	%p182, %f921, 0f4B800000;
	@%p182 bra 	LBB0_121;
	bra.uni 	LBB0_110;
LBB0_121:
	mov.b32 	%r103, %f921;
	and.b32  	%r377, %r103, 8388607;
	or.b32  	%r1265, %r377, 1065353216;
	mov.b32 	%f920, %r1265;
	add.s32 	%r378, %r103, -1073741824;
	and.b32  	%r1266, %r378, -8388608;
	setp.eq.s32 	%p188, %r1266, 0;
	@%p188 bra 	LBB0_124;
// %bb.122:                             // %__nv_fmaf_rn.exit4.i.i.i1107.preheader
	mov.f32 	%f788, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f787,%f788;
	// end inline asm
LBB0_123:                               // %__nv_fmaf_rn.exit4.i.i.i1107
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r379, %r1266, 192937984;
	add.s32 	%r380, %r379, %r1265;
	mov.b32 	%f789, %r380;
	mul.f32 	%f790, %f787, %f789;
	sub.f32 	%f791, %f789, %f790;
	fma.rn.f32 	%f792, %f791, %f787, %f790;
	sub.f32 	%f793, %f789, %f792;
	fma.rz.f32 	%f794, %f793, %f787, %f792;
	cvt.rzi.f32.f32 	%f795, %f794;
	sub.f32 	%f920, %f789, %f795;
	sub.s32 	%r1266, %r1266, %r379;
	mov.b32 	%r1265, %f920;
	setp.ne.s32 	%p189, %r1266, 0;
	setp.ne.s32 	%p190, %r1265, 0;
	and.pred  	%p191, %p189, %p190;
	@%p191 bra 	LBB0_123;
LBB0_124:                               // %__internal_fmodf_slowpath_mod.exit.i.i1109
	setp.gt.u32 	%p192, %r103, 2139095039;
	selp.f32 	%f796, 0f7FFFFFFF, 0f4B800000, %p192;
	mul.f32 	%f797, %f920, 0f34000000;
	mul.f32 	%f921, %f796, %f797;
	bra.uni 	LBB0_125;
LBB0_110:                               // %__nv_fast_fdividef.exit.i.i.i1079
	div.approx.f32 	%f780, %f921, %f184;
	cvt.rzi.f32.f32 	%f919, %f780;
	fma.rn.f32 	%f149, %f919, 0fC0000000, %f921;
	mov.b32 	%r102, %f149;
	setp.lt.u32 	%p183, %r102, 1073741824;
	@%p183 bra 	LBB0_120;
// %bb.111:
	setp.lt.u32 	%p184, %r102, -2147483647;
	@%p184 bra 	LBB0_118;
// %bb.112:
	add.f32 	%f785, %f919, 0fBF800000;
	setp.lt.f32 	%p187, %f149, 0fC0000000;
	add.f32 	%f786, %f785, 0fBF800000;
	selp.f32 	%f919, %f786, %f785, %p187;
	bra.uni 	LBB0_120;
LBB0_118:
	add.f32 	%f919, %f919, 0f3F800000;
	setp.ltu.f32 	%p185, %f149, 0f40800000;
	@%p185 bra 	LBB0_120;
// %bb.119:                             // %__nv_fmaf_rn.exit.i.i.i1084
	add.f32 	%f781, %f919, 0f3F800000;
	fma.rn.f32 	%f783, %f184, 0fC0400000, %f149;
	setp.ge.f32 	%p186, %f783, 0f00000000;
	add.f32 	%f784, %f781, 0f3F800000;
	selp.f32 	%f919, %f784, %f781, %p186;
LBB0_120:                               // %__internal_fmodf_fastpath_quot.exit.i.i1088
	fma.rn.f32 	%f921, %f919, 0fC0000000, %f921;
LBB0_125:                               // %__internal_fmodf_kernel.exit.i1113
	abs.f32 	%f798, %f921;
	setp.gtu.f32 	%p193, %f798, 0f7F800000;
	@%p193 bra 	LBB0_127;
// %bb.126:
	mov.b32 	%r381, %f146;
	and.b32  	%r382, %r381, -2147483648;
	mov.b32 	%r383, %f921;
	or.b32  	%r384, %r382, %r383;
	mov.b32 	%f921, %r384;
LBB0_127:                               // %__nv_fmodf.exit1114
	shl.b32 	%r393, %r19, 1;
	neg.s32 	%r394, %r393;
	cvt.rn.f32.s32 	%f831, %r394;
	div.approx.f32 	%f166, %f831, %f184;
	abs.f32 	%f925, %f166;
	setp.lt.f32 	%p202, %f925, 0f40000000;
	@%p202 bra 	LBB0_139;
// %bb.128:
	setp.gtu.f32 	%p203, %f925, 0f4B800000;
	@%p203 bra 	LBB0_135;
	bra.uni 	LBB0_129;
LBB0_135:
	mov.b32 	%r111, %f925;
	and.b32  	%r395, %r111, 8388607;
	or.b32  	%r1267, %r395, 1065353216;
	mov.b32 	%f924, %r1267;
	add.s32 	%r396, %r111, -1073741824;
	and.b32  	%r1268, %r396, -8388608;
	setp.eq.s32 	%p209, %r1268, 0;
	@%p209 bra 	LBB0_138;
// %bb.136:                             // %__nv_fmaf_rn.exit4.i.i.i1153.preheader
	mov.f32 	%f842, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f841,%f842;
	// end inline asm
LBB0_137:                               // %__nv_fmaf_rn.exit4.i.i.i1153
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r397, %r1268, 192937984;
	add.s32 	%r398, %r397, %r1267;
	mov.b32 	%f843, %r398;
	mul.f32 	%f844, %f841, %f843;
	sub.f32 	%f845, %f843, %f844;
	fma.rn.f32 	%f846, %f845, %f841, %f844;
	sub.f32 	%f847, %f843, %f846;
	fma.rz.f32 	%f848, %f847, %f841, %f846;
	cvt.rzi.f32.f32 	%f849, %f848;
	sub.f32 	%f924, %f843, %f849;
	sub.s32 	%r1268, %r1268, %r397;
	mov.b32 	%r1267, %f924;
	setp.ne.s32 	%p210, %r1268, 0;
	setp.ne.s32 	%p211, %r1267, 0;
	and.pred  	%p212, %p210, %p211;
	@%p212 bra 	LBB0_137;
LBB0_138:                               // %__internal_fmodf_slowpath_mod.exit.i.i1155
	setp.gt.u32 	%p213, %r111, 2139095039;
	selp.f32 	%f850, 0f7FFFFFFF, 0f4B800000, %p213;
	mul.f32 	%f851, %f924, 0f34000000;
	mul.f32 	%f925, %f850, %f851;
	bra.uni 	LBB0_139;
LBB0_129:                               // %__nv_fast_fdividef.exit.i.i.i1125
	div.approx.f32 	%f834, %f925, %f184;
	cvt.rzi.f32.f32 	%f923, %f834;
	fma.rn.f32 	%f169, %f923, 0fC0000000, %f925;
	mov.b32 	%r110, %f169;
	setp.lt.u32 	%p204, %r110, 1073741824;
	@%p204 bra 	LBB0_134;
// %bb.130:
	setp.lt.u32 	%p205, %r110, -2147483647;
	@%p205 bra 	LBB0_132;
// %bb.131:
	add.f32 	%f839, %f923, 0fBF800000;
	setp.lt.f32 	%p208, %f169, 0fC0000000;
	add.f32 	%f840, %f839, 0fBF800000;
	selp.f32 	%f923, %f840, %f839, %p208;
	bra.uni 	LBB0_134;
LBB0_132:
	add.f32 	%f923, %f923, 0f3F800000;
	setp.ltu.f32 	%p206, %f169, 0f40800000;
	@%p206 bra 	LBB0_134;
// %bb.133:                             // %__nv_fmaf_rn.exit.i.i.i1130
	add.f32 	%f835, %f923, 0f3F800000;
	fma.rn.f32 	%f837, %f184, 0fC0400000, %f169;
	setp.ge.f32 	%p207, %f837, 0f00000000;
	add.f32 	%f838, %f835, 0f3F800000;
	selp.f32 	%f923, %f838, %f835, %p207;
LBB0_134:                               // %__internal_fmodf_fastpath_quot.exit.i.i1134
	fma.rn.f32 	%f925, %f923, 0fC0000000, %f925;
LBB0_139:                               // %__internal_fmodf_kernel.exit.i1159
	abs.f32 	%f852, %f925;
	setp.gtu.f32 	%p214, %f852, 0f7F800000;
	@%p214 bra 	LBB0_141;
// %bb.140:
	mov.b32 	%r399, %f166;
	and.b32  	%r400, %r399, -2147483648;
	mov.b32 	%r401, %f925;
	or.b32  	%r402, %r400, %r401;
	mov.b32 	%f925, %r402;
LBB0_141:                               // %__nv_fmodf.exit1160
	setp.le.s32 	%p222, %r7, %r6;
	mov.u32 	%r1243, 0;
	@%p222 bra 	LBB0_146;
// %bb.142:                             // %L1339.lr.ph
	mov.f32 	%f188, 0f42820000;
	div.approx.f32 	%f189, %f187, %f188;
	div.approx.f32 	%f223, %f221, %f188;
	div.approx.f32 	%f258, %f256, %f188;
	div.approx.f32 	%f292, %f290, %f188;
	div.approx.f32 	%f327, %f325, %f188;
	div.approx.f32 	%f361, %f359, %f188;
	div.approx.f32 	%f396, %f394, %f188;
	div.approx.f32 	%f430, %f428, %f188;
	abs.f32 	%f190, %f189;
	abs.f32 	%f224, %f223;
	abs.f32 	%f259, %f258;
	abs.f32 	%f293, %f292;
	abs.f32 	%f328, %f327;
	abs.f32 	%f362, %f361;
	abs.f32 	%f397, %f396;
	abs.f32 	%f431, %f430;
	setp.gt.f32 	%p13, %f190, 0f4B800000;
	mul.f32 	%f191, %f189, 0f00000000;
	setp.gt.f32 	%p19, %f224, 0f4B800000;
	mul.f32 	%f225, %f223, 0f00000000;
	setp.gt.f32 	%p25, %f259, 0f4B800000;
	mul.f32 	%f260, %f258, 0f00000000;
	setp.gt.f32 	%p31, %f293, 0f4B800000;
	mul.f32 	%f294, %f292, 0f00000000;
	setp.gt.f32 	%p37, %f328, 0f4B800000;
	mul.f32 	%f329, %f327, 0f00000000;
	setp.gt.f32 	%p43, %f362, 0f4B800000;
	mul.f32 	%f363, %f361, 0f00000000;
	setp.gt.f32 	%p49, %f397, 0f4B800000;
	mul.f32 	%f398, %f396, 0f00000000;
	setp.gt.f32 	%p55, %f431, 0f4B800000;
	mul.f32 	%f432, %f430, 0f00000000;
	selp.f32 	%f192, %f191, %f189, %p13;
	selp.f32 	%f226, %f225, %f223, %p19;
	selp.f32 	%f261, %f260, %f258, %p25;
	selp.f32 	%f295, %f294, %f292, %p31;
	selp.f32 	%f330, %f329, %f327, %p37;
	selp.f32 	%f364, %f363, %f361, %p43;
	selp.f32 	%f399, %f398, %f396, %p49;
	selp.f32 	%f433, %f432, %f430, %p55;
	add.f32 	%f589, %f905, %f905;
	add.f32 	%f641, %f909, %f909;
	add.f32 	%f193, %f192, %f192;
	add.f32 	%f227, %f226, %f226;
	add.f32 	%f262, %f261, %f261;
	add.f32 	%f296, %f295, %f295;
	add.f32 	%f331, %f330, %f330;
	add.f32 	%f365, %f364, %f364;
	add.f32 	%f400, %f399, %f399;
	add.f32 	%f434, %f433, %f433;
	add.f32 	%f483, %f897, %f897;
	add.f32 	%f535, %f901, %f901;
	mov.b32 	%r296, %f589;
	mov.b32 	%r328, %f641;
	add.f32 	%f694, %f913, %f913;
	add.f32 	%f746, %f917, %f917;
	add.f32 	%f799, %f921, %f921;
	mov.b32 	%r171, %f193;
	mov.b32 	%r178, %f227;
	mov.b32 	%r189, %f262;
	mov.b32 	%r196, %f296;
	mov.b32 	%r207, %f331;
	mov.b32 	%r214, %f365;
	mov.b32 	%r225, %f400;
	mov.b32 	%r232, %f434;
	mov.b32 	%r250, %f483;
	mov.b32 	%r273, %f535;
	and.b32  	%r297, %r296, -2147483648;
	and.b32  	%r329, %r328, -2147483648;
	mov.b32 	%r344, %f694;
	mov.b32 	%r368, %f746;
	mov.b32 	%r385, %f799;
	and.b32  	%r172, %r171, -2147483648;
	and.b32  	%r179, %r178, -2147483648;
	and.b32  	%r190, %r189, -2147483648;
	and.b32  	%r197, %r196, -2147483648;
	and.b32  	%r208, %r207, -2147483648;
	and.b32  	%r215, %r214, -2147483648;
	and.b32  	%r226, %r225, -2147483648;
	and.b32  	%r233, %r232, -2147483648;
	and.b32  	%r251, %r250, -2147483648;
	and.b32  	%r274, %r273, -2147483648;
	or.b32  	%r298, %r297, 1056964608;
	or.b32  	%r330, %r329, 1056964608;
	and.b32  	%r345, %r344, -2147483648;
	and.b32  	%r369, %r368, -2147483648;
	and.b32  	%r386, %r385, -2147483648;
	or.b32  	%r173, %r172, 1056964608;
	or.b32  	%r180, %r179, 1056964608;
	or.b32  	%r191, %r190, 1056964608;
	or.b32  	%r198, %r197, 1056964608;
	or.b32  	%r209, %r208, 1056964608;
	or.b32  	%r216, %r215, 1056964608;
	or.b32  	%r227, %r226, 1056964608;
	or.b32  	%r234, %r233, 1056964608;
	or.b32  	%r252, %r251, 1056964608;
	or.b32  	%r275, %r274, 1056964608;
	mov.b32 	%f590, %r298;
	mov.b32 	%f642, %r330;
	or.b32  	%r346, %r345, 1056964608;
	or.b32  	%r370, %r369, 1056964608;
	or.b32  	%r387, %r386, 1056964608;
	mov.b32 	%f194, %r173;
	mov.b32 	%f228, %r180;
	mov.b32 	%f263, %r191;
	mov.b32 	%f297, %r198;
	mov.b32 	%f332, %r209;
	mov.b32 	%f366, %r216;
	mov.b32 	%f401, %r227;
	mov.b32 	%f435, %r234;
	mov.b32 	%f484, %r252;
	mov.b32 	%f536, %r275;
	add.f32 	%f591, %f589, %f590;
	abs.f32 	%f593, %f589;
	add.f32 	%f643, %f641, %f642;
	abs.f32 	%f645, %f641;
	mov.b32 	%f695, %r346;
	mov.b32 	%f747, %r370;
	mov.b32 	%f800, %r387;
	add.f32 	%f195, %f193, %f194;
	abs.f32 	%f197, %f193;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	add.f32 	%f264, %f262, %f263;
	abs.f32 	%f266, %f262;
	add.f32 	%f298, %f296, %f297;
	abs.f32 	%f300, %f296;
	add.f32 	%f333, %f331, %f332;
	abs.f32 	%f335, %f331;
	add.f32 	%f367, %f365, %f366;
	abs.f32 	%f369, %f365;
	add.f32 	%f402, %f400, %f401;
	abs.f32 	%f404, %f400;
	add.f32 	%f436, %f434, %f435;
	abs.f32 	%f438, %f434;
	add.f32 	%f485, %f483, %f484;
	abs.f32 	%f487, %f483;
	add.f32 	%f537, %f535, %f536;
	abs.f32 	%f539, %f535;
	cvt.rzi.f32.f32 	%f592, %f591;
	setp.gt.f32 	%p114, %f593, 0f4B000000;
	cvt.rzi.f32.f32 	%f644, %f643;
	setp.gt.f32 	%p134, %f645, 0f4B000000;
	add.f32 	%f696, %f694, %f695;
	abs.f32 	%f698, %f694;
	add.f32 	%f748, %f746, %f747;
	abs.f32 	%f750, %f746;
	cvt.u16.u32 	%rs1, %r5;
	add.f32 	%f801, %f799, %f800;
	abs.f32 	%f803, %f799;
	cvt.rzi.f32.f32 	%f196, %f195;
	setp.gt.f32 	%p14, %f197, 0f4B000000;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p20, %f231, 0f4B000000;
	cvt.rzi.f32.f32 	%f265, %f264;
	setp.gt.f32 	%p26, %f266, 0f4B000000;
	cvt.rzi.f32.f32 	%f299, %f298;
	setp.gt.f32 	%p32, %f300, 0f4B000000;
	cvt.rzi.f32.f32 	%f334, %f333;
	setp.gt.f32 	%p38, %f335, 0f4B000000;
	cvt.rzi.f32.f32 	%f368, %f367;
	setp.gt.f32 	%p44, %f369, 0f4B000000;
	cvt.rzi.f32.f32 	%f403, %f402;
	setp.gt.f32 	%p50, %f404, 0f4B000000;
	cvt.rzi.f32.f32 	%f437, %f436;
	setp.gt.f32 	%p56, %f438, 0f4B000000;
	cvt.rzi.f32.f32 	%f486, %f485;
	setp.gt.f32 	%p74, %f487, 0f4B000000;
	cvt.rzi.f32.f32 	%f538, %f537;
	setp.gt.f32 	%p94, %f539, 0f4B000000;
	selp.f32 	%f594, %f589, %f592, %p114;
	cvt.rzi.f32.f32 	%f595, %f589;
	setp.lt.f32 	%p115, %f593, 0f3F000000;
	selp.f32 	%f646, %f641, %f644, %p134;
	cvt.rzi.f32.f32 	%f647, %f641;
	setp.lt.f32 	%p135, %f645, 0f3F000000;
	cvt.rzi.f32.f32 	%f697, %f696;
	setp.gt.f32 	%p154, %f698, 0f4B000000;
	cvt.rzi.f32.f32 	%f749, %f748;
	setp.gt.f32 	%p174, %f750, 0f4B000000;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	cvt.rzi.f32.f32 	%f802, %f801;
	setp.gt.f32 	%p195, %f803, 0f4B000000;
	selp.f32 	%f198, %f193, %f196, %p14;
	cvt.rzi.f32.f32 	%f199, %f193;
	setp.lt.f32 	%p15, %f197, 0f3F000000;
	selp.f32 	%f232, %f227, %f230, %p20;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p21, %f231, 0f3F000000;
	selp.f32 	%f267, %f262, %f265, %p26;
	cvt.rzi.f32.f32 	%f268, %f262;
	setp.lt.f32 	%p27, %f266, 0f3F000000;
	selp.f32 	%f301, %f296, %f299, %p32;
	cvt.rzi.f32.f32 	%f302, %f296;
	setp.lt.f32 	%p33, %f300, 0f3F000000;
	selp.f32 	%f336, %f331, %f334, %p38;
	cvt.rzi.f32.f32 	%f337, %f331;
	setp.lt.f32 	%p39, %f335, 0f3F000000;
	selp.f32 	%f370, %f365, %f368, %p44;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p45, %f369, 0f3F000000;
	selp.f32 	%f405, %f400, %f403, %p50;
	cvt.rzi.f32.f32 	%f406, %f400;
	setp.lt.f32 	%p51, %f404, 0f3F000000;
	selp.f32 	%f439, %f434, %f437, %p56;
	cvt.rzi.f32.f32 	%f440, %f434;
	setp.lt.f32 	%p57, %f438, 0f3F000000;
	selp.f32 	%f488, %f483, %f486, %p74;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p75, %f487, 0f3F000000;
	selp.f32 	%f540, %f535, %f538, %p94;
	cvt.rzi.f32.f32 	%f541, %f535;
	setp.lt.f32 	%p95, %f539, 0f3F000000;
	selp.f32 	%f596, %f595, %f594, %p115;
	selp.f32 	%f648, %f647, %f646, %p135;
	selp.f32 	%f699, %f694, %f697, %p154;
	cvt.rzi.f32.f32 	%f700, %f694;
	setp.lt.f32 	%p155, %f698, 0f3F000000;
	selp.f32 	%f751, %f746, %f749, %p174;
	cvt.rzi.f32.f32 	%f752, %f746;
	setp.lt.f32 	%p175, %f750, 0f3F000000;
	or.b16  	%rs4, %rs3, %rs2;
	selp.f32 	%f804, %f799, %f802, %p195;
	cvt.rzi.f32.f32 	%f805, %f799;
	setp.lt.f32 	%p196, %f803, 0f3F000000;
	selp.f32 	%f200, %f199, %f198, %p15;
	selp.f32 	%f234, %f233, %f232, %p21;
	selp.f32 	%f269, %f268, %f267, %p27;
	selp.f32 	%f303, %f302, %f301, %p33;
	selp.f32 	%f338, %f337, %f336, %p39;
	selp.f32 	%f372, %f371, %f370, %p45;
	selp.f32 	%f407, %f406, %f405, %p51;
	selp.f32 	%f441, %f440, %f439, %p57;
	selp.f32 	%f490, %f489, %f488, %p75;
	selp.f32 	%f542, %f541, %f540, %p95;
	fma.rn.f32 	%f597, %f596, 0fBF000000, %f905;
	fma.rn.f32 	%f649, %f648, 0fBF000000, %f909;
	selp.f32 	%f701, %f700, %f699, %p155;
	selp.f32 	%f753, %f752, %f751, %p175;
	shr.u16 	%rs6, %rs4, 4;
	selp.f32 	%f806, %f805, %f804, %p196;
	fma.rn.f32 	%f201, %f200, 0fBF000000, %f192;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f226;
	fma.rn.f32 	%f270, %f269, 0fBF000000, %f261;
	fma.rn.f32 	%f304, %f303, 0fBF000000, %f295;
	fma.rn.f32 	%f339, %f338, 0fBF000000, %f330;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f364;
	fma.rn.f32 	%f408, %f407, 0fBF000000, %f399;
	fma.rn.f32 	%f442, %f441, 0fBF000000, %f433;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f897;
	fma.rn.f32 	%f543, %f542, 0fBF000000, %f901;
	mul.f32 	%f598, %f597, %f597;
	mul.f32 	%f650, %f649, %f649;
	fma.rn.f32 	%f702, %f701, 0fBF000000, %f913;
	fma.rn.f32 	%f754, %f753, 0fBF000000, %f917;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	fma.rn.f32 	%f807, %f806, 0fBF000000, %f921;
	mul.f32 	%f202, %f201, %f201;
	mul.f32 	%f236, %f235, %f235;
	mul.f32 	%f271, %f270, %f270;
	mul.f32 	%f305, %f304, %f304;
	mul.f32 	%f340, %f339, %f339;
	mul.f32 	%f374, %f373, %f373;
	mul.f32 	%f409, %f408, %f408;
	mul.f32 	%f443, %f442, %f442;
	mul.f32 	%f492, %f491, %f491;
	mul.f32 	%f544, %f543, %f543;
	fma.rn.f32 	%f599, %f598, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f600, %f598, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f651, %f650, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f652, %f650, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f703, %f702, %f702;
	mul.f32 	%f755, %f754, %f754;
	or.b16  	%rs8, %rs7, %rs5;
	mul.f32 	%f808, %f807, %f807;
	cvt.rzi.s32.f32 	%r174, %f200;
	fma.rn.f32 	%f203, %f202, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f204, %f202, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r181, %f234;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r192, %f269;
	fma.rn.f32 	%f272, %f271, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f273, %f271, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r199, %f303;
	fma.rn.f32 	%f306, %f305, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f307, %f305, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r210, %f338;
	fma.rn.f32 	%f341, %f340, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f342, %f340, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r217, %f372;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r228, %f407;
	fma.rn.f32 	%f410, %f409, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f411, %f409, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r235, %f441;
	fma.rn.f32 	%f444, %f443, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f445, %f443, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f545, %f544, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f546, %f544, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r299, %f596;
	fma.rn.f32 	%f601, %f599, %f598, 0fC0A55DF6;
	fma.rn.f32 	%f602, %f600, %f598, 0f4081E0CF;
	fma.rn.f32 	%f603, %f598, %f597, 0f00000000;
	cvt.rzi.s32.f32 	%r331, %f648;
	fma.rn.f32 	%f653, %f651, %f650, 0fC0A55DF6;
	fma.rn.f32 	%f654, %f652, %f650, 0f4081E0CF;
	fma.rn.f32 	%f655, %f650, %f649, 0f00000000;
	fma.rn.f32 	%f704, %f703, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f705, %f703, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f756, %f755, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f757, %f755, 0f3E684E12, 0fBFAAD2E0;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	fma.rn.f32 	%f809, %f808, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f810, %f808, 0f3E684E12, 0fBFAAD2E0;
	add.s32 	%r175, %r174, 1;
	fma.rn.f32 	%f205, %f203, %f202, 0fC0A55DF6;
	fma.rn.f32 	%f206, %f204, %f202, 0f4081E0CF;
	fma.rn.f32 	%f207, %f202, %f201, 0f00000000;
	add.s32 	%r182, %r181, 1;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	add.s32 	%r193, %r192, 1;
	fma.rn.f32 	%f274, %f272, %f271, 0fC0A55DF6;
	fma.rn.f32 	%f275, %f273, %f271, 0f4081E0CF;
	fma.rn.f32 	%f276, %f271, %f270, 0f00000000;
	add.s32 	%r200, %r199, 1;
	fma.rn.f32 	%f308, %f306, %f305, 0fC0A55DF6;
	fma.rn.f32 	%f309, %f307, %f305, 0f4081E0CF;
	fma.rn.f32 	%f310, %f305, %f304, 0f00000000;
	add.s32 	%r211, %r210, 1;
	fma.rn.f32 	%f343, %f341, %f340, 0fC0A55DF6;
	fma.rn.f32 	%f344, %f342, %f340, 0f4081E0CF;
	fma.rn.f32 	%f345, %f340, %f339, 0f00000000;
	add.s32 	%r218, %r217, 1;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	add.s32 	%r229, %r228, 1;
	fma.rn.f32 	%f412, %f410, %f409, 0fC0A55DF6;
	fma.rn.f32 	%f413, %f411, %f409, 0f4081E0CF;
	fma.rn.f32 	%f414, %f409, %f408, 0f00000000;
	add.s32 	%r236, %r235, 1;
	fma.rn.f32 	%f446, %f444, %f443, 0fC0A55DF6;
	fma.rn.f32 	%f447, %f445, %f443, 0f4081E0CF;
	fma.rn.f32 	%f448, %f443, %f442, 0f00000000;
	cvt.rzi.s32.f32 	%r253, %f490;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	cvt.rzi.s32.f32 	%r276, %f542;
	fma.rn.f32 	%f547, %f545, %f544, 0fC0A55DF6;
	fma.rn.f32 	%f548, %f546, %f544, 0f4081E0CF;
	fma.rn.f32 	%f549, %f544, %f543, 0f00000000;
	fma.rn.f32 	%f604, %f602, %f598, 0fC09DE9E6;
	fma.rn.f32 	%f605, %f601, %f603, 0f00000000;
	and.b32  	%r300, %r299, 1;
	fma.rn.f32 	%f656, %f654, %f650, 0fC09DE9E6;
	fma.rn.f32 	%f657, %f653, %f655, 0f00000000;
	and.b32  	%r332, %r331, 1;
	cvt.rzi.s32.f32 	%r347, %f701;
	fma.rn.f32 	%f706, %f704, %f703, 0fC0A55DF6;
	fma.rn.f32 	%f707, %f705, %f703, 0f4081E0CF;
	fma.rn.f32 	%f708, %f703, %f702, 0f00000000;
	cvt.rzi.s32.f32 	%r371, %f753;
	fma.rn.f32 	%f758, %f756, %f755, 0fC0A55DF6;
	fma.rn.f32 	%f759, %f757, %f755, 0f4081E0CF;
	fma.rn.f32 	%f760, %f755, %f754, 0f00000000;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	cvt.rzi.s32.f32 	%r388, %f806;
	fma.rn.f32 	%f811, %f809, %f808, 0fC0A55DF6;
	fma.rn.f32 	%f812, %f810, %f808, 0f4081E0CF;
	fma.rn.f32 	%f813, %f808, %f807, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f202, 0fC09DE9E6;
	fma.rn.f32 	%f209, %f205, %f207, 0f00000000;
	and.b32  	%r176, %r175, 1;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r183, %r182, 1;
	fma.rn.f32 	%f277, %f275, %f271, 0fC09DE9E6;
	fma.rn.f32 	%f278, %f274, %f276, 0f00000000;
	and.b32  	%r194, %r193, 1;
	fma.rn.f32 	%f311, %f309, %f305, 0fC09DE9E6;
	fma.rn.f32 	%f312, %f308, %f310, 0f00000000;
	and.b32  	%r201, %r200, 1;
	fma.rn.f32 	%f346, %f344, %f340, 0fC09DE9E6;
	fma.rn.f32 	%f347, %f343, %f345, 0f00000000;
	and.b32  	%r212, %r211, 1;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	and.b32  	%r219, %r218, 1;
	fma.rn.f32 	%f415, %f413, %f409, 0fC09DE9E6;
	fma.rn.f32 	%f416, %f412, %f414, 0f00000000;
	and.b32  	%r230, %r229, 1;
	fma.rn.f32 	%f449, %f447, %f443, 0fC09DE9E6;
	fma.rn.f32 	%f450, %f446, %f448, 0f00000000;
	and.b32  	%r237, %r236, 1;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	and.b32  	%r254, %r253, 1;
	fma.rn.f32 	%f550, %f548, %f544, 0fC09DE9E6;
	fma.rn.f32 	%f551, %f547, %f549, 0f00000000;
	and.b32  	%r277, %r276, 1;
	fma.rn.f32 	%f606, %f604, %f598, 0f3F800000;
	fma.rn.f32 	%f607, %f597, 0f40490FDB, %f605;
	setp.eq.b32 	%p116, %r300, 1;
	fma.rn.f32 	%f658, %f656, %f650, 0f3F800000;
	fma.rn.f32 	%f659, %f649, 0f40490FDB, %f657;
	setp.eq.b32 	%p136, %r332, 1;
	fma.rn.f32 	%f709, %f707, %f703, 0fC09DE9E6;
	fma.rn.f32 	%f710, %f706, %f708, 0f00000000;
	and.b32  	%r348, %r347, 1;
	fma.rn.f32 	%f761, %f759, %f755, 0fC09DE9E6;
	fma.rn.f32 	%f762, %f758, %f760, 0f00000000;
	and.b32  	%r372, %r371, 1;
	or.b16  	%rs13, %rs12, %rs10;
	fma.rn.f32 	%f814, %f812, %f808, 0fC09DE9E6;
	fma.rn.f32 	%f815, %f811, %f813, 0f00000000;
	and.b32  	%r389, %r388, 1;
	fma.rn.f32 	%f210, %f208, %f202, 0f3F800000;
	fma.rn.f32 	%f211, %f201, 0f40490FDB, %f209;
	setp.eq.b32 	%p16, %r176, 1;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p22, %r183, 1;
	fma.rn.f32 	%f279, %f277, %f271, 0f3F800000;
	fma.rn.f32 	%f280, %f270, 0f40490FDB, %f278;
	setp.eq.b32 	%p28, %r194, 1;
	fma.rn.f32 	%f313, %f311, %f305, 0f3F800000;
	fma.rn.f32 	%f314, %f304, 0f40490FDB, %f312;
	setp.eq.b32 	%p34, %r201, 1;
	fma.rn.f32 	%f348, %f346, %f340, 0f3F800000;
	fma.rn.f32 	%f349, %f339, 0f40490FDB, %f347;
	setp.eq.b32 	%p40, %r212, 1;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	setp.eq.b32 	%p46, %r219, 1;
	fma.rn.f32 	%f417, %f415, %f409, 0f3F800000;
	fma.rn.f32 	%f418, %f408, 0f40490FDB, %f416;
	setp.eq.b32 	%p52, %r230, 1;
	fma.rn.f32 	%f451, %f449, %f443, 0f3F800000;
	fma.rn.f32 	%f452, %f442, 0f40490FDB, %f450;
	setp.eq.b32 	%p58, %r237, 1;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	setp.eq.b32 	%p76, %r254, 1;
	fma.rn.f32 	%f552, %f550, %f544, 0f3F800000;
	fma.rn.f32 	%f553, %f543, 0f40490FDB, %f551;
	setp.eq.b32 	%p96, %r277, 1;
	selp.f32 	%f608, %f606, %f607, %p116;
	and.b32  	%r301, %r299, 2;
	selp.f32 	%f660, %f658, %f659, %p136;
	and.b32  	%r333, %r331, 2;
	fma.rn.f32 	%f711, %f709, %f703, 0f3F800000;
	fma.rn.f32 	%f712, %f702, 0f40490FDB, %f710;
	setp.eq.b32 	%p156, %r348, 1;
	fma.rn.f32 	%f763, %f761, %f755, 0f3F800000;
	fma.rn.f32 	%f764, %f754, 0f40490FDB, %f762;
	setp.eq.b32 	%p176, %r372, 1;
	and.b16  	%rs15, %rs13, 16384;
	fma.rn.f32 	%f816, %f814, %f808, 0f3F800000;
	fma.rn.f32 	%f817, %f807, 0f40490FDB, %f815;
	setp.eq.b32 	%p197, %r389, 1;
	and.b32  	%r11, %r10, 8;
	and.b32  	%r162, %r5, 2;
	selp.f32 	%f212, %f210, %f211, %p16;
	and.b32  	%r177, %r175, 2;
	selp.f32 	%f246, %f244, %f245, %p22;
	and.b32  	%r184, %r182, 2;
	selp.f32 	%f281, %f279, %f280, %p28;
	and.b32  	%r195, %r193, 2;
	selp.f32 	%f315, %f313, %f314, %p34;
	and.b32  	%r202, %r200, 2;
	selp.f32 	%f350, %f348, %f349, %p40;
	and.b32  	%r213, %r211, 2;
	selp.f32 	%f384, %f382, %f383, %p46;
	and.b32  	%r220, %r218, 2;
	selp.f32 	%f419, %f417, %f418, %p52;
	and.b32  	%r231, %r229, 2;
	selp.f32 	%f453, %f451, %f452, %p58;
	and.b32  	%r238, %r236, 2;
	selp.f32 	%f502, %f500, %f501, %p76;
	and.b32  	%r255, %r253, 2;
	selp.f32 	%f554, %f552, %f553, %p96;
	and.b32  	%r278, %r276, 2;
	setp.eq.s32 	%p117, %r301, 0;
	neg.f32 	%f610, %f608;
	add.s32 	%r302, %r299, 1;
	cvt.rzi.f32.f32 	%f615, %f905;
	setp.eq.s32 	%p137, %r333, 0;
	neg.f32 	%f662, %f660;
	add.s32 	%r334, %r331, 1;
	cvt.rzi.f32.f32 	%f667, %f909;
	selp.f32 	%f713, %f711, %f712, %p156;
	and.b32  	%r349, %r347, 2;
	selp.f32 	%f765, %f763, %f764, %p176;
	and.b32  	%r373, %r371, 2;
	shr.u16 	%rs14, %rs13, 1;
	shl.b16 	%rs16, %rs15, 1;
	selp.f32 	%f818, %f816, %f817, %p197;
	and.b32  	%r390, %r388, 2;
	or.b32  	%r163, %r162, %r11;
	shl.b32 	%r12, %r3, 4;
	shl.b32 	%r13, %r5, 2;
	setp.eq.s32 	%p17, %r177, 0;
	sub.f32 	%f214, %f213, %f212;
	setp.eq.s32 	%p23, %r184, 0;
	sub.f32 	%f248, %f213, %f246;
	setp.eq.s32 	%p29, %r195, 0;
	sub.f32 	%f283, %f213, %f281;
	setp.eq.s32 	%p35, %r202, 0;
	sub.f32 	%f317, %f213, %f315;
	setp.eq.s32 	%p41, %r213, 0;
	sub.f32 	%f352, %f213, %f350;
	setp.eq.s32 	%p47, %r220, 0;
	sub.f32 	%f386, %f213, %f384;
	setp.eq.s32 	%p53, %r231, 0;
	sub.f32 	%f421, %f213, %f419;
	setp.eq.s32 	%p59, %r238, 0;
	sub.f32 	%f455, %f213, %f453;
	setp.eq.s32 	%p77, %r255, 0;
	neg.f32 	%f504, %f502;
	add.s32 	%r256, %r253, 1;
	cvt.rzi.f32.f32 	%f509, %f897;
	setp.eq.s32 	%p97, %r278, 0;
	neg.f32 	%f556, %f554;
	add.s32 	%r279, %r276, 1;
	cvt.rzi.f32.f32 	%f561, %f901;
	selp.f32 	%f609, %f607, %f606, %p116;
	selp.f32 	%f611, %f608, %f610, %p117;
	and.b32  	%r303, %r302, 2;
	setp.eq.f32 	%p119, %f615, %f905;
	mul.f32 	%f616, %f905, 0f00000000;
	selp.f32 	%f661, %f659, %f658, %p136;
	selp.f32 	%f663, %f660, %f662, %p137;
	and.b32  	%r335, %r334, 2;
	setp.eq.f32 	%p139, %f667, %f909;
	mul.f32 	%f668, %f909, 0f00000000;
	setp.eq.s32 	%p157, %r349, 0;
	neg.f32 	%f715, %f713;
	add.s32 	%r350, %r347, 1;
	cvt.rzi.f32.f32 	%f720, %f913;
	shr.u32 	%r18, %r5, 2;
	setp.eq.s32 	%p177, %r373, 0;
	neg.f32 	%f767, %f765;
	add.s32 	%r374, %r371, 1;
	cvt.rzi.f32.f32 	%f772, %f917;
	or.b16  	%rs17, %rs14, %rs16;
	setp.eq.s32 	%p198, %r390, 0;
	neg.f32 	%f820, %f818;
	add.s32 	%r391, %r388, 1;
	cvt.rzi.f32.f32 	%f825, %f921;
	or.b32  	%r164, %r163, %r12;
	and.b32  	%r165, %r13, 4;
	selp.f32 	%f215, %f212, %f214, %p17;
	selp.f32 	%f249, %f246, %f248, %p23;
	selp.f32 	%f284, %f281, %f283, %p29;
	selp.f32 	%f318, %f315, %f317, %p35;
	selp.f32 	%f353, %f350, %f352, %p41;
	selp.f32 	%f387, %f384, %f386, %p47;
	selp.f32 	%f422, %f419, %f421, %p53;
	selp.f32 	%f456, %f453, %f455, %p59;
	selp.f32 	%f503, %f501, %f500, %p76;
	selp.f32 	%f505, %f502, %f504, %p77;
	and.b32  	%r257, %r256, 2;
	setp.eq.f32 	%p79, %f509, %f897;
	mul.f32 	%f510, %f897, 0f00000000;
	selp.f32 	%f555, %f553, %f552, %p96;
	selp.f32 	%f557, %f554, %f556, %p97;
	and.b32  	%r280, %r279, 2;
	setp.eq.f32 	%p99, %f561, %f901;
	mul.f32 	%f562, %f901, 0f00000000;
	setp.eq.s32 	%p118, %r303, 0;
	sub.f32 	%f613, %f213, %f609;
	selp.f32 	%f91, %f616, %f611, %p119;
	abs.f32 	%f617, %f905;
	setp.eq.s32 	%p138, %r335, 0;
	sub.f32 	%f665, %f213, %f661;
	selp.f32 	%f669, %f668, %f663, %p139;
	abs.f32 	%f670, %f909;
	selp.f32 	%f714, %f712, %f711, %p156;
	selp.f32 	%f716, %f713, %f715, %p157;
	and.b32  	%r351, %r350, 2;
	setp.eq.f32 	%p159, %f720, %f913;
	mul.f32 	%f721, %f913, 0f00000000;
	selp.f32 	%f766, %f764, %f763, %p176;
	selp.f32 	%f768, %f765, %f767, %p177;
	and.b32  	%r375, %r374, 2;
	setp.eq.f32 	%p179, %f772, %f917;
	mul.f32 	%f773, %f917, 0f00000000;
	shr.u32 	%r88, %r5, 4;
	shr.u16 	%rs18, %rs17, 14;
	and.b32  	%r376, %r18, 2;
	selp.f32 	%f819, %f817, %f816, %p197;
	selp.f32 	%f821, %f818, %f820, %p198;
	and.b32  	%r392, %r391, 2;
	setp.eq.f32 	%p200, %f825, %f921;
	mul.f32 	%f826, %f921, 0f00000000;
	or.b32  	%r166, %r164, %r165;
	mul.f32 	%f2, %f215, %f215;
	mul.f32 	%f7, %f249, %f249;
	mul.f32 	%f11, %f284, %f284;
	mul.f32 	%f16, %f318, %f318;
	mul.f32 	%f20, %f353, %f353;
	mul.f32 	%f25, %f387, %f387;
	mul.f32 	%f29, %f422, %f422;
	mul.f32 	%f34, %f456, %f456;
	setp.eq.s32 	%p78, %r257, 0;
	sub.f32 	%f507, %f213, %f503;
	selp.f32 	%f55, %f510, %f505, %p79;
	abs.f32 	%f511, %f897;
	setp.eq.s32 	%p98, %r280, 0;
	sub.f32 	%f559, %f213, %f555;
	selp.f32 	%f563, %f562, %f557, %p99;
	abs.f32 	%f564, %f901;
	selp.f32 	%f614, %f609, %f613, %p118;
	setp.gt.f32 	%p120, %f617, 0f4B800000;
	add.f32 	%f618, %f91, 0f3F800000;
	selp.f32 	%f666, %f661, %f665, %p138;
	setp.gt.f32 	%p140, %f670, 0f4B800000;
	add.f32 	%f671, %f669, 0f3F800000;
	setp.eq.s32 	%p158, %r351, 0;
	sub.f32 	%f718, %f213, %f714;
	selp.f32 	%f127, %f721, %f716, %p159;
	abs.f32 	%f722, %f913;
	setp.eq.s32 	%p178, %r375, 0;
	sub.f32 	%f770, %f213, %f766;
	selp.f32 	%f774, %f773, %f768, %p179;
	abs.f32 	%f775, %f917;
	cvt.u32.u16 	%r89, %rs18;
	or.b32  	%r90, %r376, %r88;
	setp.eq.s32 	%p199, %r392, 0;
	sub.f32 	%f823, %f213, %f819;
	selp.f32 	%f827, %f826, %f821, %p200;
	abs.f32 	%f828, %f921;
	shr.u32 	%r167, %r166, 1;
	mul.f32 	%f219, %f2, 0f3D09A17B;
	mul.f32 	%f253, %f7, 0f3D09A17B;
	mul.f32 	%f288, %f11, 0f3D09A17B;
	mul.f32 	%f322, %f16, 0f3D09A17B;
	mul.f32 	%f357, %f20, 0f3D09A17B;
	mul.f32 	%f391, %f25, 0f3D09A17B;
	mul.f32 	%f426, %f29, 0f3D09A17B;
	mul.f32 	%f459, %f34, 0f3D09A17B;
	selp.f32 	%f508, %f503, %f507, %p78;
	setp.gt.f32 	%p80, %f511, 0f4B800000;
	add.f32 	%f512, %f55, 0f3F800000;
	selp.f32 	%f560, %f555, %f559, %p98;
	setp.gt.f32 	%p100, %f564, 0f4B800000;
	add.f32 	%f565, %f563, 0f3F800000;
	selp.f32 	%f92, %f618, %f614, %p120;
	selp.f32 	%f672, %f671, %f666, %p140;
	selp.f32 	%f719, %f714, %f718, %p158;
	setp.gt.f32 	%p160, %f722, 0f4B800000;
	add.f32 	%f723, %f127, 0f3F800000;
	selp.f32 	%f771, %f766, %f770, %p178;
	setp.gt.f32 	%p180, %f775, 0f4B800000;
	add.f32 	%f776, %f774, 0f3F800000;
	setp.eq.s32 	%p194, %r90, %r89;
	selp.f32 	%f824, %f819, %f823, %p199;
	setp.gt.f32 	%p201, %f828, 0f4B800000;
	add.f32 	%f829, %f827, 0f3F800000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd62, %r167, 4;
	mul.f32 	%f6, %f219, %f887;
	mul.f32 	%f254, %f253, %f888;
	mul.f32 	%f15, %f288, %f889;
	mul.f32 	%f323, %f322, %f890;
	mul.f32 	%f24, %f357, %f891;
	mul.f32 	%f392, %f391, %f892;
	mul.f32 	%f33, %f426, %f893;
	mul.f32 	%f460, %f459, %f894;
	selp.f32 	%f56, %f512, %f508, %p80;
	selp.f32 	%f566, %f565, %f560, %p100;
	mov.b32 	%r318, %f672;
	mov.b32 	%r317, %f92;
	mov.b32 	%r324, %f669;
	mov.b32 	%r323, %f91;
	selp.f32 	%f128, %f723, %f719, %p160;
	selp.f32 	%f777, %f776, %f771, %p180;
	selp.f32 	%f830, %f829, %f824, %p201;
	selp.f32 	%f163, 0f3F800000, 0f00000000, %p194;
	add.s64 	%rd63, %rd1, %rd62;
	mov.b32 	%r187, %f254;
	mov.b32 	%r186, %f6;
	mov.b32 	%r205, %f323;
	mov.b32 	%r204, %f15;
	mov.b32 	%r223, %f392;
	mov.b32 	%r222, %f24;
	mov.b32 	%r241, %f460;
	mov.b32 	%r240, %f33;
	mov.b32 	%r269, %f566;
	mov.b32 	%r268, %f56;
	mov.b32 	%r272, %f563;
	mov.b32 	%r271, %f55;
	xor.b32  	%r321, %r324, -2147483648;
	xor.b32  	%r320, %r323, -2147483648;
	mov.b32 	%r364, %f777;
	mov.b32 	%r363, %f128;
	mov.b32 	%r367, %f774;
	mov.b32 	%r366, %f127;
	mul.f32 	%f164, %f830, %f163;
	mul.f32 	%f165, %f827, %f163;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	ld.global.u32 	%r14, [%rd63];
	// begin inline asm
	cvt.rn.f16x2.f32 %r185, %r187, %r186;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r203, %r205, %r204;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r221, %r223, %r222;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r239, %r241, %r240;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r267, %r269, %r268;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r270, %r272, %r271;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r316, %r318, %r317;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r319, %r321, %r320;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r322, %r324, %r323;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r325, %r318, %r317;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r362, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r365, %r367, %r366;
	// end inline asm
	add.f32 	%f853, %f925, %f925;
	mov.b32 	%r415, %f853;
	and.b32  	%r416, %r415, -2147483648;
	or.b32  	%r417, %r416, 1056964608;
	mov.b32 	%f854, %r417;
	add.f32 	%f855, %f853, %f854;
	cvt.rzi.f32.f32 	%f856, %f855;
	abs.f32 	%f857, %f853;
	setp.gt.f32 	%p215, %f857, 0f4B000000;
	selp.f32 	%f858, %f853, %f856, %p215;
	cvt.rzi.f32.f32 	%f859, %f853;
	setp.lt.f32 	%p216, %f857, 0f3F000000;
	selp.f32 	%f860, %f859, %f858, %p216;
	cvt.rzi.s32.f32 	%r418, %f860;
	fma.rn.f32 	%f861, %f860, 0fBF000000, %f925;
	mul.f32 	%f862, %f861, %f861;
	fma.rn.f32 	%f863, %f862, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f864, %f862, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f865, %f863, %f862, 0fC0A55DF6;
	fma.rn.f32 	%f866, %f864, %f862, 0f4081E0CF;
	fma.rn.f32 	%f867, %f862, %f861, 0f00000000;
	fma.rn.f32 	%f868, %f866, %f862, 0fC09DE9E6;
	fma.rn.f32 	%f869, %f865, %f867, 0f00000000;
	fma.rn.f32 	%f870, %f868, %f862, 0f3F800000;
	fma.rn.f32 	%f871, %f861, 0f40490FDB, %f869;
	and.b32  	%r419, %r418, 1;
	setp.eq.b32 	%p217, %r419, 1;
	selp.f32 	%f872, %f870, %f871, %p217;
	selp.f32 	%f873, %f871, %f870, %p217;
	and.b32  	%r420, %r418, 2;
	setp.eq.s32 	%p218, %r420, 0;
	neg.f32 	%f874, %f872;
	selp.f32 	%f875, %f872, %f874, %p218;
	add.s32 	%r421, %r418, 1;
	and.b32  	%r422, %r421, 2;
	setp.eq.s32 	%p219, %r422, 0;
	sub.f32 	%f877, %f213, %f873;
	selp.f32 	%f878, %f873, %f877, %p219;
	cvt.rzi.f32.f32 	%f879, %f925;
	setp.eq.f32 	%p220, %f879, %f925;
	mul.f32 	%f880, %f925, 0f00000000;
	selp.f32 	%f881, %f880, %f875, %p220;
	abs.f32 	%f882, %f925;
	setp.gt.f32 	%p221, %f882, 0f4B800000;
	add.f32 	%f883, %f881, 0f3F800000;
	selp.f32 	%f884, %f883, %f878, %p221;
	mul.f32 	%f885, %f884, %f163;
	mul.f32 	%f886, %f881, %f163;
	mov.b32 	%r405, %f885;
	mov.b32 	%r404, %f164;
	// begin inline asm
	cvt.rn.f16x2.f32 %r403, %r405, %r404;
	// end inline asm
	mov.b32 	%r411, %f886;
	xor.b32  	%r408, %r411, -2147483648;
	mov.b32 	%r410, %f165;
	xor.b32  	%r407, %r410, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r406, %r408, %r407;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r409, %r411, %r410;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r412, %r405, %r404;
	// end inline asm
	shl.b32 	%r424, %r6, 12;
	and.b32  	%r425, %r13, 16;
	and.b32  	%r426, %r13, 12;
	shl.b32 	%r427, %r1, 2;
	and.b32  	%r428, %r427, 48;
	and.b32  	%r122, %r5, 8;
	and.b32  	%r429, %r18, 4;
	and.b32  	%r430, %r1, 3;
	or.b32  	%r431, %r430, %r122;
	or.b32  	%r432, %r431, %r428;
	or.b32  	%r123, %r432, %r429;
	and.b32  	%r433, %r4, 3584;
	and.b32  	%r434, %r13, 28;
	or.b32  	%r435, %r434, %r433;
	or.b32  	%r124, %r435, %r424;
	add.s32 	%r125, %r124, 262144;
	add.s32 	%r126, %r124, 524288;
	add.s32 	%r127, %r124, 786432;
	shl.b32 	%r436, %r5, 4;
	or.b32  	%r437, %r122, %r436;
	shr.u32 	%r438, %r437, 2;
	and.b32  	%r439, %r438, 14;
	mul.lo.s32 	%r440, %r88, 65;
	shr.u32 	%r441, %r1, 2;
	mul.lo.s32 	%r442, %r441, 545;
	bfe.u32 	%r443, %r1, 1, 1;
	mul.lo.s32 	%r444, %r443, 130;
	and.b32  	%r445, %r1, 1;
	mul.lo.s32 	%r446, %r445, 260;
	add.s32 	%r447, %r442, %r440;
	add.s32 	%r448, %r447, %r425;
	add.s32 	%r449, %r448, %r446;
	add.s32 	%r450, %r449, %r444;
	add.s32 	%r451, %r450, %r439;
	mul.wide.u32 	%rd64, %r451, 4;
	mov.u64 	%rd65, shmem;
	add.s64 	%rd11, %rd65, %rd64;
	add.s32 	%r452, %r440, 32;
	add.s32 	%r453, %r452, %r442;
	add.s32 	%r454, %r453, %r425;
	add.s32 	%r455, %r454, %r446;
	add.s32 	%r456, %r455, %r444;
	add.s32 	%r457, %r456, %r439;
	mul.wide.u32 	%rd66, %r457, 4;
	add.s64 	%rd12, %rd65, %rd66;
	add.s32 	%r458, %r440, 1;
	add.s32 	%r459, %r458, %r442;
	add.s32 	%r460, %r459, %r425;
	add.s32 	%r461, %r460, %r446;
	add.s32 	%r462, %r461, %r444;
	add.s32 	%r463, %r462, %r439;
	mul.wide.u32 	%rd67, %r463, 4;
	add.s64 	%rd13, %rd65, %rd67;
	add.s32 	%r464, %r440, 33;
	add.s32 	%r465, %r464, %r442;
	add.s32 	%r466, %r465, %r425;
	add.s32 	%r467, %r466, %r446;
	add.s32 	%r468, %r467, %r444;
	add.s32 	%r469, %r468, %r439;
	mul.wide.u32 	%rd68, %r469, 4;
	add.s64 	%rd14, %rd65, %rd68;
	or.b32  	%r470, %r441, 4;
	mul.lo.s32 	%r471, %r470, 545;
	add.s32 	%r472, %r425, %r440;
	add.s32 	%r473, %r472, %r446;
	add.s32 	%r474, %r473, %r471;
	add.s32 	%r475, %r474, %r444;
	add.s32 	%r476, %r475, %r439;
	mul.wide.s32 	%rd69, %r476, 4;
	add.s64 	%rd15, %rd65, %rd69;
	add.s32 	%r477, %r452, %r425;
	add.s32 	%r478, %r477, %r446;
	add.s32 	%r479, %r478, %r471;
	add.s32 	%r480, %r479, %r444;
	add.s32 	%r481, %r480, %r439;
	mul.wide.s32 	%rd70, %r481, 4;
	add.s64 	%rd16, %rd65, %rd70;
	add.s32 	%r482, %r458, %r425;
	add.s32 	%r483, %r482, %r446;
	add.s32 	%r484, %r483, %r471;
	add.s32 	%r485, %r484, %r444;
	add.s32 	%r486, %r485, %r439;
	mul.wide.s32 	%rd71, %r486, 4;
	add.s64 	%rd17, %rd65, %rd71;
	add.s32 	%r487, %r464, %r425;
	add.s32 	%r488, %r487, %r446;
	add.s32 	%r489, %r488, %r471;
	add.s32 	%r490, %r489, %r444;
	add.s32 	%r491, %r490, %r439;
	mul.wide.s32 	%rd72, %r491, 4;
	add.s64 	%rd18, %rd65, %rd72;
	or.b32  	%r492, %r441, 8;
	mul.lo.s32 	%r493, %r492, 545;
	add.s32 	%r494, %r473, %r493;
	add.s32 	%r495, %r494, %r444;
	add.s32 	%r496, %r495, %r439;
	mul.wide.s32 	%rd73, %r496, 4;
	add.s64 	%rd19, %rd65, %rd73;
	add.s32 	%r497, %r478, %r493;
	add.s32 	%r498, %r497, %r444;
	add.s32 	%r499, %r498, %r439;
	mul.wide.s32 	%rd74, %r499, 4;
	add.s64 	%rd20, %rd65, %rd74;
	add.s32 	%r500, %r483, %r493;
	add.s32 	%r501, %r500, %r444;
	add.s32 	%r502, %r501, %r439;
	mul.wide.s32 	%rd75, %r502, 4;
	add.s64 	%rd21, %rd65, %rd75;
	add.s32 	%r503, %r488, %r493;
	add.s32 	%r504, %r503, %r444;
	add.s32 	%r505, %r504, %r439;
	mul.wide.s32 	%rd76, %r505, 4;
	add.s64 	%rd22, %rd65, %rd76;
	or.b32  	%r506, %r441, 12;
	mul.lo.s32 	%r507, %r506, 545;
	add.s32 	%r508, %r473, %r507;
	add.s32 	%r509, %r508, %r444;
	add.s32 	%r510, %r509, %r439;
	mul.wide.s32 	%rd77, %r510, 4;
	add.s64 	%rd23, %rd65, %rd77;
	add.s32 	%r511, %r478, %r507;
	add.s32 	%r512, %r511, %r444;
	add.s32 	%r513, %r512, %r439;
	mul.wide.s32 	%rd78, %r513, 4;
	add.s64 	%rd24, %rd65, %rd78;
	add.s32 	%r514, %r483, %r507;
	add.s32 	%r515, %r514, %r444;
	add.s32 	%r516, %r515, %r439;
	mul.wide.s32 	%rd79, %r516, 4;
	add.s64 	%rd25, %rd65, %rd79;
	add.s32 	%r517, %r488, %r507;
	add.s32 	%r518, %r517, %r444;
	add.s32 	%r519, %r518, %r439;
	mul.wide.s32 	%rd80, %r519, 4;
	add.s64 	%rd26, %rd65, %rd80;
	shl.b32 	%r520, %r1, 1;
	and.b32  	%r521, %r10, 32;
	or.b32  	%r522, %r521, %r520;
	shr.u32 	%r523, %r522, 2;
	and.b32  	%r524, %r10, 16;
	and.b32  	%r525, %r2, 32;
	mad.lo.s32 	%r526, %r17, 130, %r524;
	add.s32 	%r527, %r526, %r525;
	mad.lo.s32 	%r528, %r16, 65, %r527;
	mad.lo.s32 	%r529, %r19, 260, %r528;
	add.s32 	%r530, %r529, %r523;
	shr.u16 	%rs36, %rs17, 13;
	and.b16  	%rs37, %rs36, 6;
	cvt.u32.u16 	%r531, %rs37;
	or.b32  	%r532, %r11, %r531;
	shr.u32 	%r533, %r532, 1;
	or.b32  	%r534, %r525, %r524;
	or.b32  	%r535, %r534, %r523;
	mad.lo.s32 	%r536, %r533, 65, %r535;
	add.s32 	%r537, %r425, %r442;
	add.s32 	%r538, %r537, %r439;
	add.s32 	%r539, %r471, %r425;
	add.s32 	%r540, %r539, %r439;
	add.s32 	%r541, %r493, %r425;
	add.s32 	%r542, %r541, %r439;
	add.s32 	%r543, %r507, %r425;
	add.s32 	%r544, %r543, %r439;
	and.b32  	%r128, %r1, 12;
	shl.b32 	%r545, %r8, 16;
	add.s32 	%r546, %r545, -196608;
	or.b32  	%r547, %r48, %r12;
	and.b32  	%r548, %r427, 12;
	or.b32  	%r549, %r547, %r548;
	shl.b32 	%r550, %r549, 5;
	shl.b32 	%r551, %r1, 14;
	and.b32  	%r129, %r551, 196608;
	or.b32  	%r552, %r550, %r425;
	or.b32  	%r130, %r552, %r426;
	cvt.s64.s32 	%rd27, %r546;
	and.b32  	%r553, %r520, 6;
	or.b32  	%r554, %r553, %r88;
	mul.lo.s32 	%r555, %r554, 65;
	add.s32 	%r556, %r538, %r555;
	mul.wide.u32 	%rd81, %r556, 4;
	add.s64 	%rd28, %rd65, %rd81;
	cvt.u64.u32 	%rd82, %r555;
	cvt.u64.u32 	%rd83, %r439;
	cvt.u64.u32 	%rd84, %r425;
	cvt.u64.u32 	%rd85, %r442;
	add.s64 	%rd86, %rd85, %rd84;
	add.s64 	%rd87, %rd86, %rd83;
	add.s64 	%rd88, %rd87, %rd82;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd29, %rd65, %rd89;
	add.s32 	%r557, %r540, %r555;
	mul.wide.u32 	%rd90, %r557, 4;
	add.s64 	%rd30, %rd65, %rd90;
	cvt.u64.u32 	%rd91, %r471;
	add.s64 	%rd92, %rd84, %rd91;
	add.s64 	%rd93, %rd92, %rd83;
	add.s64 	%rd94, %rd93, %rd82;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd31, %rd65, %rd95;
	add.s32 	%r558, %r542, %r555;
	mul.wide.u32 	%rd96, %r558, 4;
	add.s64 	%rd32, %rd65, %rd96;
	cvt.u64.u32 	%rd97, %r493;
	add.s64 	%rd98, %rd84, %rd97;
	add.s64 	%rd99, %rd98, %rd83;
	add.s64 	%rd100, %rd99, %rd82;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd33, %rd65, %rd101;
	add.s32 	%r559, %r544, %r555;
	mul.wide.u32 	%rd102, %r559, 4;
	add.s64 	%rd34, %rd65, %rd102;
	cvt.u64.u32 	%rd103, %r507;
	add.s64 	%rd104, %rd84, %rd103;
	add.s64 	%rd105, %rd104, %rd83;
	add.s64 	%rd106, %rd105, %rd82;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd35, %rd65, %rd107;
	mul.wide.u32 	%rd108, %r536, 4;
	add.s64 	%rd36, %rd65, %rd108;
	mul.wide.u32 	%rd109, %r530, 4;
	add.s64 	%rd37, %rd65, %rd109;
	setp.eq.s32 	%p223, %r122, 0;
	setp.eq.s32 	%p237, %r128, 12;
	mov.u32 	%r91, %r1243;
	mov.u32 	%r1264, %r1243;
	mov.u32 	%r1259, %r1243;
	mov.u32 	%r1260, %r1243;
	bra.uni 	LBB0_113;
LBB0_145:                               // %pass6805
                                        //   in Loop: Header=BB0_113 Depth=1
	add.s32 	%r1238, %r1269, 786432;
	or.b32  	%r1239, %r130, %r1238;
	cvt.s64.s32 	%rd154, %r1239;
	add.s64 	%rd155, %rd154, %rd27;
	shr.u64 	%rd156, %rd155, 35;
	add.s64 	%rd157, %rd155, %rd156;
	shr.s64 	%rd158, %rd157, 29;
	setp.lt.s64 	%p250, %rd155, 0;
	and.b64  	%rd159, %rd157, -536870912;
	setp.ne.s64 	%p251, %rd159, %rd155;
	and.pred  	%p252, %p250, %p251;
	selp.u64 	%rd160, 1, 0, %p252;
	sub.s64 	%rd161, %rd160, %rd158;
	shl.b64 	%rd162, %rd161, 29;
	add.s64 	%rd163, %rd162, %rd155;
	shl.b64 	%rd164, %rd163, 2;
	add.s64 	%rd165, %rd3, %rd164;
	st.global.v4.u32 	[%rd165], {%r147, %r149, %r148, %r150};
	setp.ne.s32 	%p253, %r91, 130816;
	add.s32 	%r91, %r91, 256;
	add.s32 	%r1240, %r91, %r6;
	setp.gt.s32 	%p254, %r7, %r1240;
	and.pred  	%p255, %p253, %p254;
	@%p255 bra 	LBB0_113;
	bra.uni 	LBB0_146;
LBB0_113:                               // %L1339
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_114 Depth 2
	or.b32  	%r625, %r123, %r91;
	shl.b32 	%r626, %r625, 12;
	add.s32 	%r627, %r124, %r626;
	shr.s32 	%r628, %r627, 31;
	shr.u32 	%r629, %r628, 3;
	add.s32 	%r630, %r627, %r629;
	shr.s32 	%r631, %r630, 29;
	setp.lt.s32 	%p224, %r627, 0;
	and.b32  	%r632, %r630, -536870912;
	setp.ne.s32 	%p225, %r632, %r627;
	and.pred  	%p226, %p224, %p225;
	selp.u32 	%r633, 1, 0, %p226;
	sub.s32 	%r634, %r633, %r631;
	shl.b32 	%r635, %r634, 29;
	add.s32 	%r636, %r635, %r627;
	mul.wide.s32 	%rd110, %r636, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.v4.u32 	{%r637, %r638, %r639, %r640}, [%rd111];
	add.s32 	%r641, %r125, %r626;
	shr.s32 	%r642, %r641, 31;
	shr.u32 	%r643, %r642, 3;
	add.s32 	%r644, %r641, %r643;
	shr.s32 	%r645, %r644, 29;
	setp.lt.s32 	%p227, %r641, 0;
	and.b32  	%r646, %r644, -536870912;
	setp.ne.s32 	%p228, %r646, %r641;
	and.pred  	%p229, %p227, %p228;
	selp.u32 	%r647, 1, 0, %p229;
	sub.s32 	%r648, %r647, %r645;
	shl.b32 	%r649, %r648, 29;
	add.s32 	%r650, %r649, %r641;
	mul.wide.s32 	%rd112, %r650, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.v4.u32 	{%r651, %r652, %r653, %r654}, [%rd113];
	add.s32 	%r655, %r126, %r626;
	shr.s32 	%r656, %r655, 31;
	shr.u32 	%r657, %r656, 3;
	add.s32 	%r658, %r655, %r657;
	shr.s32 	%r659, %r658, 29;
	setp.lt.s32 	%p230, %r655, 0;
	and.b32  	%r660, %r658, -536870912;
	setp.ne.s32 	%p231, %r660, %r655;
	and.pred  	%p232, %p230, %p231;
	selp.u32 	%r661, 1, 0, %p232;
	sub.s32 	%r662, %r661, %r659;
	shl.b32 	%r663, %r662, 29;
	add.s32 	%r664, %r663, %r655;
	mul.wide.s32 	%rd114, %r664, 4;
	add.s64 	%rd115, %rd2, %rd114;
	ld.global.v4.u32 	{%r665, %r666, %r667, %r668}, [%rd115];
	add.s32 	%r669, %r127, %r626;
	shr.s32 	%r670, %r669, 31;
	shr.u32 	%r671, %r670, 3;
	add.s32 	%r672, %r669, %r671;
	shr.s32 	%r673, %r672, 29;
	setp.lt.s32 	%p233, %r669, 0;
	and.b32  	%r674, %r672, -536870912;
	setp.ne.s32 	%p234, %r674, %r669;
	and.pred  	%p235, %p233, %p234;
	selp.u32 	%r675, 1, 0, %p235;
	sub.s32 	%r676, %r675, %r673;
	shl.b32 	%r677, %r676, 29;
	add.s32 	%r678, %r677, %r669;
	mul.wide.s32 	%rd116, %r678, 4;
	add.s64 	%rd117, %rd2, %rd116;
	ld.global.v4.u32 	{%r679, %r680, %r681, %r682}, [%rd117];
	selp.b32 	%r683, %r639, %r637, %p223;
	shfl.sync.bfly.b32	%r684, %r683, 8, 31, -1;
	selp.b32 	%r561, %r637, %r684, %p223;
	selp.b32 	%r562, %r684, %r639, %p223;
	selp.b32 	%r685, %r640, %r638, %p223;
	shfl.sync.bfly.b32	%r686, %r685, 8, 31, -1;
	selp.b32 	%r569, %r638, %r686, %p223;
	selp.b32 	%r570, %r686, %r640, %p223;
	selp.b32 	%r687, %r653, %r651, %p223;
	shfl.sync.bfly.b32	%r688, %r687, 8, 31, -1;
	selp.b32 	%r577, %r651, %r688, %p223;
	selp.b32 	%r578, %r688, %r653, %p223;
	selp.b32 	%r689, %r654, %r652, %p223;
	shfl.sync.bfly.b32	%r690, %r689, 8, 31, -1;
	selp.b32 	%r585, %r652, %r690, %p223;
	selp.b32 	%r586, %r690, %r654, %p223;
	selp.b32 	%r691, %r667, %r665, %p223;
	shfl.sync.bfly.b32	%r692, %r691, 8, 31, -1;
	selp.b32 	%r593, %r665, %r692, %p223;
	selp.b32 	%r594, %r692, %r667, %p223;
	selp.b32 	%r693, %r668, %r666, %p223;
	shfl.sync.bfly.b32	%r694, %r693, 8, 31, -1;
	selp.b32 	%r601, %r666, %r694, %p223;
	selp.b32 	%r602, %r694, %r668, %p223;
	selp.b32 	%r695, %r681, %r679, %p223;
	shfl.sync.bfly.b32	%r696, %r695, 8, 31, -1;
	selp.b32 	%r609, %r679, %r696, %p223;
	selp.b32 	%r610, %r696, %r681, %p223;
	selp.b32 	%r697, %r682, %r680, %p223;
	shfl.sync.bfly.b32	%r698, %r697, 8, 31, -1;
	selp.b32 	%r617, %r680, %r698, %p223;
	selp.b32 	%r618, %r698, %r682, %p223;
	mov.u32 	%r619, 21520;
	// begin inline asm
	prmt.b32 %r560, %r561, %r562, %r619;
	// end inline asm
	mov.u32 	%r623, 30258;
	// begin inline asm
	prmt.b32 %r564, %r561, %r562, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r568, %r569, %r570, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r572, %r569, %r570, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r576, %r577, %r578, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r580, %r577, %r578, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r584, %r585, %r586, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r588, %r585, %r586, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r592, %r593, %r594, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r596, %r593, %r594, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r600, %r601, %r602, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r604, %r601, %r602, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r608, %r609, %r610, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r612, %r609, %r610, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r616, %r617, %r618, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r620, %r617, %r618, %r623;
	// end inline asm
	st.shared.u32 	[%rd11], %r560;
	st.shared.u32 	[%rd12], %r564;
	st.shared.u32 	[%rd13], %r568;
	st.shared.u32 	[%rd14], %r572;
	st.shared.u32 	[%rd15], %r576;
	st.shared.u32 	[%rd16], %r580;
	st.shared.u32 	[%rd17], %r584;
	st.shared.u32 	[%rd18], %r588;
	st.shared.u32 	[%rd19], %r592;
	st.shared.u32 	[%rd20], %r596;
	st.shared.u32 	[%rd21], %r600;
	st.shared.u32 	[%rd22], %r604;
	st.shared.u32 	[%rd23], %r608;
	st.shared.u32 	[%rd24], %r612;
	st.shared.u32 	[%rd25], %r616;
	st.shared.u32 	[%rd26], %r620;
	bar.sync 	0;
	mov.u32 	%r1261, 256;
	mov.u64 	%rd168, %rd37;
	mov.u64 	%rd169, %rd36;
	mov.u32 	%r1262, %r1260;
	mov.u32 	%r1263, %r1259;
LBB0_114:                               // %L10531
                                        //   Parent Loop BB0_113 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1259, %r1264;
	mov.u32 	%r1260, %r1263;
	ld.shared.u32 	%r1264, [%rd168];
	mov.u16 	%rs38, 25600;
	// begin inline asm
	mov.b32 %r704, {%rs38, %rs38};
	// end inline asm
	mov.u16 	%rs40, 21504;
	// begin inline asm
	mov.b32 %r715, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r703, %r1264, -2004318072;
	mov.u32 	%r702, 983055;
	// begin inline asm
	lop3.b32 %r701, %r702, %r703, %r704, 202;
	// end inline asm
	mov.u16 	%rs42, 18432;
	// begin inline asm
	mov.b32 %r705, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r706, %r704, %r705;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r709, %r701, %r706;
	// end inline asm
	mov.u32 	%r713, 15728880;
	// begin inline asm
	lop3.b32 %r712, %r713, %r703, %r715, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r716, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r717, %r715, %r716;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r720, %r712, %r717;
	// end inline asm
	shr.u32 	%r725, %r703, 8;
	// begin inline asm
	lop3.b32 %r723, %r702, %r725, %r704, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r727, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r728, %r704, %r727;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r731, %r723, %r728;
	// end inline asm
	// begin inline asm
	lop3.b32 %r734, %r713, %r725, %r715, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r738, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r739, %r715, %r738;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r742, %r734, %r739;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r745, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r747, %r745, %r709;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r750, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r752, %r750, %r720;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r755, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r757, %r755, %r731;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r760, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r762, %r760, %r742;
	// end inline asm
	// begin inline asm
	mov.b32 %r770, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r781, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r769, %r1262, -2004318072;
	// begin inline asm
	lop3.b32 %r767, %r702, %r769, %r770, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r771, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r772, %r770, %r771;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r775, %r767, %r772;
	// end inline asm
	// begin inline asm
	lop3.b32 %r778, %r713, %r769, %r781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r782, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r783, %r781, %r782;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r786, %r778, %r783;
	// end inline asm
	shr.u32 	%r791, %r769, 8;
	// begin inline asm
	lop3.b32 %r789, %r702, %r791, %r770, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r793, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r794, %r770, %r793;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r797, %r789, %r794;
	// end inline asm
	// begin inline asm
	lop3.b32 %r800, %r713, %r791, %r781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r804, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r805, %r781, %r804;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r808, %r800, %r805;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r811, %r185, %r775, %r747;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r815, %r185, %r786, %r752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r819, %r185, %r797, %r757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r823, %r185, %r808, %r762;
	// end inline asm
	// begin inline asm
	mov.b32 %r832, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r843, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r831, %r1260, -2004318072;
	// begin inline asm
	lop3.b32 %r829, %r702, %r831, %r832, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r833, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r834, %r832, %r833;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r837, %r829, %r834;
	// end inline asm
	// begin inline asm
	lop3.b32 %r840, %r713, %r831, %r843, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r844, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r845, %r843, %r844;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r848, %r840, %r845;
	// end inline asm
	shr.u32 	%r853, %r831, 8;
	// begin inline asm
	lop3.b32 %r851, %r702, %r853, %r832, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r855, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r856, %r832, %r855;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r859, %r851, %r856;
	// end inline asm
	// begin inline asm
	lop3.b32 %r862, %r713, %r853, %r843, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r866, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r867, %r843, %r866;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r870, %r862, %r867;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r873, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r875, %r873, %r837, %r811;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r879, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r881, %r879, %r848, %r815;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r885, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r887, %r885, %r859, %r819;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r891, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r893, %r891, %r870, %r823;
	// end inline asm
	// begin inline asm
	mov.b32 %r902, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r913, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r901, %r1259, -2004318072;
	// begin inline asm
	lop3.b32 %r899, %r702, %r901, %r902, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r903, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r904, %r902, %r903;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r907, %r899, %r904;
	// end inline asm
	// begin inline asm
	lop3.b32 %r910, %r713, %r901, %r913, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r914, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r915, %r913, %r914;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r918, %r910, %r915;
	// end inline asm
	shr.u32 	%r923, %r901, 8;
	// begin inline asm
	lop3.b32 %r921, %r702, %r923, %r902, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r925, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r926, %r902, %r925;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r929, %r921, %r926;
	// end inline asm
	// begin inline asm
	lop3.b32 %r932, %r713, %r923, %r913, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r936, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r937, %r913, %r936;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r940, %r932, %r937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r966, %r221, %r907, %r875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r963, %r221, %r918, %r881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r975, %r221, %r929, %r887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r972, %r221, %r940, %r893;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r959, %r270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r961, %r959, %r963;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r964, %r267, %r966, %r961;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r968, %r270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r970, %r968, %r972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r973, %r267, %r975, %r970;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r977, %r270, %r966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r980, %r267, %r963, %r977;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r984, %r270, %r975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r987, %r267, %r972, %r984;
	// end inline asm
	mov.u32 	%r999, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1018, %r1015}, {%r316, %r322, %r319, %r325}, {%r964, %r980}, {%r999, %r999};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1027, %r1024}, {%r316, %r322, %r319, %r325}, {%r973, %r987}, {%r999, %r999};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1011, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1013, %r1011, %r1015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1016, %r362, %r1018, %r1013;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1020, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1022, %r1020, %r1024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1025, %r362, %r1027, %r1022;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1029, %r365, %r1018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1032, %r362, %r1015, %r1029;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1036, %r365, %r1027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1039, %r362, %r1024, %r1036;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1043, %r1044}, {%r403, %r409, %r406, %r412}, {%r1016, %r1032}, {%r999, %r999};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1053, %r1054}, {%r403, %r409, %r406, %r412}, {%r1025, %r1039}, {%r999, %r999};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1063, %r14, %r1043;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1066, %r14, %r1044;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1069, %r14, %r1053;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1072, %r14, %r1054;
	// end inline asm
	mov.u16 	%rs86, -14592;
	// begin inline asm
	mov.b32 %r1075, {%rs86, %rs86};
	// end inline asm
	mov.u16 	%rs88, 18176;
	// begin inline asm
	mov.b32 %r1076, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1077, %r1063, %r1075;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1080, %r1077, %r1076;
	// end inline asm
	// begin inline asm
	mov.b32 %r1083, {%rs86, %rs86};
	// end inline asm
	// begin inline asm
	mov.b32 %r1084, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1085, %r1066, %r1083;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1088, %r1085, %r1084;
	// end inline asm
	// begin inline asm
	mov.b32 %r1091, {%rs86, %rs86};
	// end inline asm
	// begin inline asm
	mov.b32 %r1092, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1093, %r1069, %r1091;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1096, %r1093, %r1092;
	// end inline asm
	// begin inline asm
	mov.b32 %r1099, {%rs86, %rs86};
	// end inline asm
	// begin inline asm
	mov.b32 %r1100, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1101, %r1072, %r1099;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1104, %r1101, %r1100;
	// end inline asm
	// begin inline asm
	mov.b32 %r1110, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1108, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1109, %r1110, %r1108;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1112, %r1080, %r1109;
	// end inline asm
	// begin inline asm
	mov.b32 %r1115, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1116, %r1110, %r1115;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1119, %r1088, %r1116;
	// end inline asm
	// begin inline asm
	mov.b32 %r1122, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1123, %r1110, %r1122;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1126, %r1096, %r1123;
	// end inline asm
	// begin inline asm
	mov.b32 %r1129, {%rs42, %rs42};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1130, %r1110, %r1129;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1133, %r1104, %r1130;
	// end inline asm
	mov.u32 	%r1139, 25152;
	// begin inline asm
	prmt.b32 %r1136, %r1112, %r1126, %r1139;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1140, %r1119, %r1133, %r1139;
	// end inline asm
	shl.b32 	%r1147, %r1140, 4;
	mov.u32 	%r1145, 252645135;
	// begin inline asm
	lop3.b32 %r1144, %r1145, %r1136, %r1147, 202;
	// end inline asm
	xor.b32  	%r1148, %r1144, -2004318072;
	st.shared.u32 	[%rd169], %r1148;
	add.s32 	%r1261, %r1261, -16;
	add.s64 	%rd169, %rd169, 2180;
	add.s64 	%rd168, %rd168, 2180;
	setp.eq.s32 	%p236, %r1261, 0;
	mov.u32 	%r1262, %r1260;
	mov.u32 	%r1263, %r1259;
	@%p236 bra 	LBB0_115;
	bra.uni 	LBB0_114;
LBB0_115:                               // %guard_pass6982
                                        //   in Loop: Header=BB0_113 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r1154, [%rd28];
	ld.shared.u32 	%r1155, [%rd29+128];
	ld.shared.u32 	%r1162, [%rd29+4];
	ld.shared.u32 	%r1163, [%rd29+132];
	ld.shared.u32 	%r1170, [%rd30];
	ld.shared.u32 	%r1171, [%rd31+128];
	ld.shared.u32 	%r1178, [%rd31+4];
	ld.shared.u32 	%r1179, [%rd31+132];
	ld.shared.u32 	%r1186, [%rd32];
	ld.shared.u32 	%r1187, [%rd33+128];
	ld.shared.u32 	%r1194, [%rd33+4];
	ld.shared.u32 	%r1195, [%rd33+132];
	ld.shared.u32 	%r1202, [%rd34];
	ld.shared.u32 	%r1203, [%rd35+128];
	ld.shared.u32 	%r1210, [%rd35+4];
	ld.shared.u32 	%r1211, [%rd35+132];
	// begin inline asm
	prmt.b32 %r1149, %r1154, %r1155, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1153, %r1154, %r1155, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1157, %r1162, %r1163, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1161, %r1162, %r1163, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1165, %r1170, %r1171, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1169, %r1170, %r1171, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1173, %r1178, %r1179, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1177, %r1178, %r1179, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1181, %r1186, %r1187, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1185, %r1186, %r1187, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1189, %r1194, %r1195, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1193, %r1194, %r1195, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1197, %r1202, %r1203, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1201, %r1202, %r1203, %r623;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1205, %r1210, %r1211, %r619;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1209, %r1210, %r1211, %r623;
	// end inline asm
	selp.b32 	%r1213, %r1153, %r1149, %p223;
	shfl.sync.bfly.b32	%r137, %r1213, 8, 31, -1;
	selp.b32 	%r1214, %r1161, %r1157, %p223;
	shfl.sync.bfly.b32	%r138, %r1214, 8, 31, -1;
	selp.b32 	%r1215, %r1169, %r1165, %p223;
	shfl.sync.bfly.b32	%r1216, %r1215, 8, 31, -1;
	selp.b32 	%r139, %r1165, %r1216, %p223;
	selp.b32 	%r140, %r1216, %r1169, %p223;
	selp.b32 	%r1217, %r1177, %r1173, %p223;
	shfl.sync.bfly.b32	%r1218, %r1217, 8, 31, -1;
	selp.b32 	%r141, %r1173, %r1218, %p223;
	selp.b32 	%r142, %r1218, %r1177, %p223;
	selp.b32 	%r1219, %r1185, %r1181, %p223;
	shfl.sync.bfly.b32	%r1220, %r1219, 8, 31, -1;
	selp.b32 	%r1221, %r1193, %r1189, %p223;
	shfl.sync.bfly.b32	%r1222, %r1221, 8, 31, -1;
	selp.b32 	%r1223, %r1201, %r1197, %p223;
	shfl.sync.bfly.b32	%r1224, %r1223, 8, 31, -1;
	selp.b32 	%r1225, %r1209, %r1205, %p223;
	shfl.sync.bfly.b32	%r1226, %r1225, 8, 31, -1;
	shl.b32 	%r1244, %r91, 12;
	@%p237 bra 	LBB0_143;
	bra.uni 	LBB0_116;
LBB0_143:                               // %L15990
                                        //   in Loop: Header=BB0_113 Depth=1
	selp.b32 	%r1228, %r138, %r1161, %p223;
	selp.b32 	%r1229, %r1157, %r138, %p223;
	selp.b32 	%r1230, %r137, %r1153, %p223;
	selp.b32 	%r1231, %r1149, %r137, %p223;
	or.b32  	%r1269, %r1244, %r129;
	or.b32  	%r1233, %r130, %r1269;
	cvt.s64.s32 	%rd118, %r1233;
	add.s64 	%rd119, %rd118, %rd27;
	shr.u64 	%rd120, %rd119, 35;
	add.s64 	%rd121, %rd119, %rd120;
	shr.s64 	%rd122, %rd121, 29;
	setp.lt.s64 	%p240, %rd119, 0;
	and.b64  	%rd123, %rd121, -536870912;
	setp.ne.s64 	%p241, %rd123, %rd119;
	and.pred  	%p242, %p240, %p241;
	selp.u64 	%rd124, 1, 0, %p242;
	sub.s64 	%rd125, %rd124, %rd122;
	shl.b64 	%rd126, %rd125, 29;
	add.s64 	%rd127, %rd126, %rd119;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd129, %rd3, %rd128;
	st.global.v4.u32 	[%rd129], {%r1231, %r1229, %r1230, %r1228};
	bra.uni 	LBB0_144;
LBB0_116:                               // %guard_pass6982.pass6613_crit_edge
                                        //   in Loop: Header=BB0_113 Depth=1
	or.b32  	%r1269, %r1244, %r129;
LBB0_144:                               // %pass6613
                                        //   in Loop: Header=BB0_113 Depth=1
	selp.b32 	%r147, %r1197, %r1224, %p223;
	selp.b32 	%r148, %r1224, %r1201, %p223;
	selp.b32 	%r149, %r1205, %r1226, %p223;
	selp.b32 	%r150, %r1226, %r1209, %p223;
	add.s32 	%r1234, %r1269, 262144;
	or.b32  	%r1235, %r130, %r1234;
	cvt.s64.s32 	%rd130, %r1235;
	add.s64 	%rd131, %rd130, %rd27;
	shr.u64 	%rd132, %rd131, 35;
	add.s64 	%rd133, %rd131, %rd132;
	shr.s64 	%rd134, %rd133, 29;
	setp.lt.s64 	%p244, %rd131, 0;
	and.b64  	%rd135, %rd133, -536870912;
	setp.ne.s64 	%p245, %rd135, %rd131;
	and.pred  	%p246, %p244, %p245;
	selp.u64 	%rd136, 1, 0, %p246;
	sub.s64 	%rd137, %rd136, %rd134;
	shl.b64 	%rd138, %rd137, 29;
	add.s64 	%rd139, %rd138, %rd131;
	shl.b64 	%rd140, %rd139, 2;
	add.s64 	%rd141, %rd3, %rd140;
	st.global.v4.u32 	[%rd141], {%r139, %r141, %r140, %r142};
	@%p237 bra 	LBB0_117;
	bra.uni 	LBB0_145;
LBB0_117:                               // %L16437
                                        //   in Loop: Header=BB0_113 Depth=1
	selp.b32 	%r143, %r1181, %r1220, %p223;
	selp.b32 	%r144, %r1220, %r1185, %p223;
	selp.b32 	%r145, %r1189, %r1222, %p223;
	selp.b32 	%r146, %r1222, %r1193, %p223;
	add.s32 	%r1236, %r1269, 524288;
	or.b32  	%r1237, %r130, %r1236;
	cvt.s64.s32 	%rd142, %r1237;
	add.s64 	%rd143, %rd142, %rd27;
	shr.u64 	%rd144, %rd143, 35;
	add.s64 	%rd145, %rd143, %rd144;
	shr.s64 	%rd146, %rd145, 29;
	setp.lt.s64 	%p247, %rd143, 0;
	and.b64  	%rd147, %rd145, -536870912;
	setp.ne.s64 	%p248, %rd147, %rd143;
	and.pred  	%p249, %p247, %p248;
	selp.u64 	%rd148, 1, 0, %p249;
	sub.s64 	%rd149, %rd148, %rd146;
	shl.b64 	%rd150, %rd149, 29;
	add.s64 	%rd151, %rd150, %rd143;
	shl.b64 	%rd152, %rd151, 2;
	add.s64 	%rd153, %rd3, %rd152;
	st.global.v4.u32 	[%rd153], {%r143, %r145, %r144, %r146};
	bra.uni 	LBB0_145;
LBB0_146:                               // %L16869
	st.global.u32 	[%rd4], %r1243;
	ret;
LBB0_7:                                 // %L247
	mov.u32 	%r1242, 2;
	st.global.u32 	[%rd4], %r1242;
	mov.u64 	%rd166, exception1568;
	cvta.global.u64 	%rd167, %rd166;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd167;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd38;
	st.param.b32 	[param0+8], %r152;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
LBB0_1:                                 // %L8
	mov.u64 	%rd59, exception1;
	cvta.global.u64 	%rd60, %rd59;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd60;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd38;
	st.param.b32 	[param0+8], %r152;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
