
;; Function f1 (f1, funcdef_no=0, decl_uid=1456, cgraph_uid=0, symbol_order=0) (executed once)


Pass statistics:
----------------

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 24
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 22: 4
insn_cost 23: 0

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (clobber (reg:SI 149 macl))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])

Trying 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                    (const_int 1041204193 [0x3e0f83e1])) 0))
        (clobber (reg:SI 149 macl))
    ])
Failed to match this instruction:
(set (reg:SI 148 mach)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
            (const_int 1041204193 [0x3e0f83e1])) 0))

Trying 6, 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (const_int 1041204193 [0x3e0f83e1])) 0))
        (clobber (reg:SI 149 macl))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (const_int 1041204193 [0x3e0f83e1])) 0))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 164 [ nD.1455 ])
    (reg:SI 4 r4 [ nD.1455 ]))
Failed to match this instruction:
(set (reg:SI 148 mach)
    (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
            (const_int 1041204193 [0x3e0f83e1])) 0))

Trying 7 -> 9:
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
            (sign_extend:DI (reg:SI 167))) 0))

Trying 2, 7 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 164 [ nD.1455 ])
    (reg:SI 4 r4 [ nD.1455 ]))
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
            (sign_extend:DI (reg:SI 167))) 0))

Trying 6, 7 -> 9:
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
            (const_int 1041204193 [0x3e0f83e1])) 0))

Trying 6, 2, 7 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (const_int 1041204193 [0x3e0f83e1])) 0))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
                    (const_int 1041204193 [0x3e0f83e1])) 0))
        (set (reg/v:SI 164 [ nD.1455 ])
            (reg:SI 4 r4 [ nD.1455 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 164 [ nD.1455 ])
    (reg:SI 4 r4 [ nD.1455 ]))
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1455 ]))
            (const_int 1041204193 [0x3e0f83e1])) 0))

Trying 7 -> 9:
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
            (const_int 1041204193 [0x3e0f83e1])) 0))

Trying 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 148 mach)
                (const_int 1 [0x1])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (const_int 1 [0x1])))

Trying 7, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                            (sign_extend:DI (reg:SI 167)))
                        (const_int 32 [0x20])))
                (const_int 1 [0x1])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                    (sign_extend:DI (reg:SI 167)))
                (const_int 32 [0x20])))
        (const_int 1 [0x1])))

Trying 6, 7, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                            (const_int 1041204193 [0x3e0f83e1]))
                        (const_int 32 [0x20])))
                (const_int 1 [0x1])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                    (const_int 1041204193 [0x3e0f83e1]))
                (const_int 32 [0x20])))
        (const_int 1 [0x1])))

Trying 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 2 [0x2])))

Trying 9, 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 148 mach)
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 169)
    (const_int 2 [0x2]))
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (reg:SI 169)))

Trying 7, 9, 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                            (sign_extend:DI (reg:SI 167)))
                        (const_int 32 [0x20])))
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                    (sign_extend:DI (reg:SI 167)))
                (const_int 32 [0x20])))
        (const_int 2 [0x2])))

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 2 [0x2])))

Trying 10, 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 3 [0x3])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 3 [0x3])))

Trying 9, 10, 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 148 mach)
                (const_int 3 [0x3])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:SI 169)
    (const_int 3 [0x3]))
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (reg:SI 169)))

Trying 14 -> 15:
Successfully matched this instruction:
(set (reg:SI 147 t)
    (lt:SI (reg/v:SI 164 [ nD.1455 ])
        (const_int 0 [0])))
allowing combination of insns 14 and 15
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 14.
modifying insn i3    15: {t:SI=r164:SI<0;clobber scratch;}
      REG_DEAD r164:SI
deferring rescan insn with uid = 15.

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 170)
    (ashiftrt:SI (reg/v:SI 164 [ nD.1455 ])
        (const_int 31 [0x1f])))
allowing combination of insns 15 and 16
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 15.
modifying insn i3    16: {r170:SI=r164:SI>>0x1f;clobber t:SI;}
      REG_UNUSED t:SI
      REG_DEAD r164:SI
deferring rescan insn with uid = 16.

Trying 12 -> 17:
Failed to match this instruction:
(set (reg:SI 165 [ D.1489 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 1 [0x1]))
        (reg:SI 170)))

Trying 16 -> 17:
Failed to match this instruction:
(set (reg:SI 165 [ D.1489 ])
    (minus:SI (reg:SI 169)
        (ashiftrt:SI (reg/v:SI 164 [ nD.1455 ])
            (const_int 31 [0x1f]))))

Trying 11, 12 -> 17:

Trying 16, 12 -> 17:
Failed to match this instruction:
(set (reg:SI 165 [ D.1489 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 1 [0x1]))
        (ashiftrt:SI (reg/v:SI 164 [ nD.1455 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 170)
    (ashiftrt:SI (reg/v:SI 164 [ nD.1455 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 165 [ D.1489 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 1 [0x1]))
        (reg:SI 170)))

Trying 10, 11, 12 -> 17:

Trying 11, 16, 12 -> 17:
Failed to match this instruction:
(set (reg:SI 165 [ D.1489 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 2 [0x2]))
        (ashiftrt:SI (reg/v:SI 164 [ nD.1455 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 170)
    (ashiftrt:SI (reg/v:SI 164 [ nD.1455 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 165 [ D.1489 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 2 [0x2]))
        (reg:SI 170)))

Pass statistics:
----------------
two-insn combine: 2

starting the processing of deferred insns
rescanning insn with uid = 16.
ending the processing of deferred insns


f1

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 4[r4] 147[t] 148[mach] 149[macl]
;;  ref usage 	r0={1d,2u} r2={1d} r3={1d} r4={1d,1u} r5={1d} r6={1d} r7={1d} r14={1d,2u} r15={1d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,1u} r146={1d} r147={4d} r148={1d,1u} r149={1d} r151={1u} r153={1d,2u} r164={1d,2u,1e} r165={1d,1u} r167={1d,1u} r169={4d,4u} r170={1d,1u} 
;;    total ref usage 56{34d,21u,1e} in 11{11 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(14){ }u1(15){ }u2(145){ }u3(153){ }}
;; lr  in  	 4 [r4] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; lr  use 	 4 [r4] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	 0 [r0] 147 [t] 148 [mach] 149 [macl] 164 165 167 169 170 171
;; live  in  	 4 [r4] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 0 [r0] 147 [t] 148 [mach] 164 165 167 169 170 171
;; live  kill	 147 [t] 149 [macl]
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 164 [ nD.1455 ])
        (reg:SI 4 r4 [ nD.1455 ])) asr_div1.c:11 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 4 r4 [ nD.1455 ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 167)
        (const_int 1041204193 [0x3e0f83e1])) asr_div1.c:12 255 {movsi_ie}
     (nil))
(insn 7 6 9 2 (parallel [
            (set (reg:SI 148 mach)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                            (sign_extend:DI (reg:SI 167)))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 149 macl))
        ]) asr_div1.c:12 115 {smulsi3_highpart_i}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_UNUSED (reg:SI 149 macl)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1455 ]))
                            (const_int 1041204193 [0x3e0f83e1]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 9 7 10 2 (set (reg:SI 169)
        (reg:SI 148 mach)) asr_div1.c:12 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 148 mach)
        (nil)))
(insn 10 9 11 2 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 169)
                    (const_int 1 [0x1])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:12 173 {ashrsi3_k}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (nil)))
(insn 11 10 12 2 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 169)
                    (const_int 1 [0x1])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:12 173 {ashrsi3_k}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (nil)))
(insn 12 11 14 2 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 169)
                    (const_int 1 [0x1])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:12 173 {ashrsi3_k}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (nil)))
(note 14 12 15 2 NOTE_INSN_DELETED)
(note 15 14 16 2 NOTE_INSN_DELETED)
(insn 16 15 17 2 (parallel [
            (set (reg:SI 170)
                (ashiftrt:SI (reg/v:SI 164 [ nD.1455 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:12 175 {ashrsi2_31}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (expr_list:REG_DEAD (reg/v:SI 164 [ nD.1455 ])
            (nil))))
(insn 17 16 22 2 (set (reg:SI 165 [ D.1489 ])
        (minus:SI (reg:SI 169)
            (reg:SI 170))) asr_div1.c:12 77 {*subsi3_internal}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))
(insn 22 17 23 2 (set (reg/i:SI 0 r0)
        (reg:SI 165 [ D.1489 ])) asr_div1.c:13 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 165 [ D.1489 ])
        (nil)))
(insn 23 22 0 2 (use (reg/i:SI 0 r0)) asr_div1.c:13 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]


;; Function f2 (f2, funcdef_no=1, decl_uid=1459, cgraph_uid=1, symbol_order=1) (executed once)


Pass statistics:
----------------

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 24
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 23: 4
insn_cost 24: 0

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (clobber (reg:SI 149 macl))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])

Trying 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                    (const_int 892460737 [0x3531dec1])) 0))
        (clobber (reg:SI 149 macl))
    ])
Failed to match this instruction:
(set (reg:SI 148 mach)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
            (const_int 892460737 [0x3531dec1])) 0))

Trying 6, 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (const_int 892460737 [0x3531dec1])) 0))
        (clobber (reg:SI 149 macl))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 mach)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (const_int 892460737 [0x3531dec1])) 0))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 164 [ nD.1458 ])
    (reg:SI 4 r4 [ nD.1458 ]))
Failed to match this instruction:
(set (reg:SI 148 mach)
    (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
            (const_int 892460737 [0x3531dec1])) 0))

Trying 7 -> 9:
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
            (sign_extend:DI (reg:SI 167))) 0))

Trying 2, 7 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (sign_extend:DI (reg:SI 167))) 0))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 164 [ nD.1458 ])
    (reg:SI 4 r4 [ nD.1458 ]))
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
            (sign_extend:DI (reg:SI 167))) 0))

Trying 6, 7 -> 9:
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
            (const_int 892460737 [0x3531dec1])) 0))

Trying 6, 2, 7 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (const_int 892460737 [0x3531dec1])) 0))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
                    (const_int 892460737 [0x3531dec1])) 0))
        (set (reg/v:SI 164 [ nD.1458 ])
            (reg:SI 4 r4 [ nD.1458 ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 164 [ nD.1458 ])
    (reg:SI 4 r4 [ nD.1458 ]))
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg:SI 4 r4 [ nD.1458 ]))
            (const_int 892460737 [0x3531dec1])) 0))

Trying 7 -> 9:
Failed to match this instruction:
(set (reg:SI 169)
    (subreg:SI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
            (const_int 892460737 [0x3531dec1])) 0))

Trying 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 148 mach)
                (const_int 1 [0x1])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (const_int 1 [0x1])))

Trying 7, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                            (sign_extend:DI (reg:SI 167)))
                        (const_int 32 [0x20])))
                (const_int 1 [0x1])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                    (sign_extend:DI (reg:SI 167)))
                (const_int 32 [0x20])))
        (const_int 1 [0x1])))

Trying 6, 7, 9 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                            (const_int 892460737 [0x3531dec1]))
                        (const_int 32 [0x20])))
                (const_int 1 [0x1])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                    (const_int 892460737 [0x3531dec1]))
                (const_int 32 [0x20])))
        (const_int 1 [0x1])))

Trying 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 2 [0x2])))

Trying 9, 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 148 mach)
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 169)
    (const_int 2 [0x2]))
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (reg:SI 169)))

Trying 7, 9, 10 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                            (sign_extend:DI (reg:SI 167)))
                        (const_int 32 [0x20])))
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                    (sign_extend:DI (reg:SI 167)))
                (const_int 32 [0x20])))
        (const_int 2 [0x2])))

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 2 [0x2])))

Trying 10, 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 3 [0x3])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 3 [0x3])))

Trying 9, 10, 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 148 mach)
                (const_int 3 [0x3])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:SI 169)
    (const_int 3 [0x3]))
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 148 mach)
        (reg:SI 169)))

Trying 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 2 [0x2])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 2 [0x2])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (ashiftrt:SI (reg:SI 169)
                (const_int 3 [0x3])))
        (clobber (reg:SI 147 t))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (ashiftrt:SI (reg:SI 169)
        (const_int 3 [0x3])))

Trying 10, 11, 12 -> 13:

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 147 t)
    (lt:SI (reg/v:SI 164 [ nD.1458 ])
        (const_int 0 [0])))
allowing combination of insns 15 and 16
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 15.
modifying insn i3    16: {t:SI=r164:SI<0;clobber scratch;}
      REG_DEAD r164:SI
deferring rescan insn with uid = 16.

Trying 16 -> 17:
Successfully matched this instruction:
(set (reg:SI 170)
    (ashiftrt:SI (reg/v:SI 164 [ nD.1458 ])
        (const_int 31 [0x1f])))
allowing combination of insns 16 and 17
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 16.
modifying insn i3    17: {r170:SI=r164:SI>>0x1f;clobber t:SI;}
      REG_UNUSED t:SI
      REG_DEAD r164:SI
deferring rescan insn with uid = 17.

Trying 13 -> 18:
Failed to match this instruction:
(set (reg:SI 165 [ D.1492 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 1 [0x1]))
        (reg:SI 170)))

Trying 17 -> 18:
Failed to match this instruction:
(set (reg:SI 165 [ D.1492 ])
    (minus:SI (reg:SI 169)
        (ashiftrt:SI (reg/v:SI 164 [ nD.1458 ])
            (const_int 31 [0x1f]))))

Trying 12, 13 -> 18:

Trying 17, 13 -> 18:
Failed to match this instruction:
(set (reg:SI 165 [ D.1492 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 1 [0x1]))
        (ashiftrt:SI (reg/v:SI 164 [ nD.1458 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 170)
    (ashiftrt:SI (reg/v:SI 164 [ nD.1458 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 165 [ D.1492 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 1 [0x1]))
        (reg:SI 170)))

Trying 11, 12, 13 -> 18:

Trying 12, 17, 13 -> 18:
Failed to match this instruction:
(set (reg:SI 165 [ D.1492 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 2 [0x2]))
        (ashiftrt:SI (reg/v:SI 164 [ nD.1458 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 170)
    (ashiftrt:SI (reg/v:SI 164 [ nD.1458 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 165 [ D.1492 ])
    (minus:SI (ashiftrt:SI (reg:SI 169)
            (const_int 2 [0x2]))
        (reg:SI 170)))

Pass statistics:
----------------
two-insn combine: 2

starting the processing of deferred insns
rescanning insn with uid = 17.
ending the processing of deferred insns


f2

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 4[r4] 147[t] 148[mach] 149[macl]
;;  ref usage 	r0={1d,2u} r2={1d} r3={1d} r4={1d,1u} r5={1d} r6={1d} r7={1d} r14={1d,2u} r15={1d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,1u} r146={1d} r147={5d} r148={1d,1u} r149={1d} r151={1u} r153={1d,2u} r164={1d,2u,1e} r165={1d,1u} r167={1d,1u} r169={5d,5u} r170={1d,1u} 
;;    total ref usage 59{36d,22u,1e} in 12{12 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(14){ }u1(15){ }u2(145){ }u3(153){ }}
;; lr  in  	 4 [r4] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; lr  use 	 4 [r4] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	 0 [r0] 147 [t] 148 [mach] 149 [macl] 164 165 167 169 170 171
;; live  in  	 4 [r4] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 0 [r0] 147 [t] 148 [mach] 164 165 167 169 170 171
;; live  kill	 147 [t] 149 [macl]
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 164 [ nD.1458 ])
        (reg:SI 4 r4 [ nD.1458 ])) asr_div1.c:17 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 4 r4 [ nD.1458 ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 167)
        (const_int 892460737 [0x3531dec1])) asr_div1.c:18 255 {movsi_ie}
     (nil))
(insn 7 6 9 2 (parallel [
            (set (reg:SI 148 mach)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                            (sign_extend:DI (reg:SI 167)))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 149 macl))
        ]) asr_div1.c:18 115 {smulsi3_highpart_i}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_UNUSED (reg:SI 149 macl)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg/v:SI 164 [ nD.1458 ]))
                            (const_int 892460737 [0x3531dec1]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 9 7 10 2 (set (reg:SI 169)
        (reg:SI 148 mach)) asr_div1.c:18 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 148 mach)
        (nil)))
(insn 10 9 11 2 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 169)
                    (const_int 1 [0x1])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:18 173 {ashrsi3_k}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (nil)))
(insn 11 10 12 2 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 169)
                    (const_int 1 [0x1])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:18 173 {ashrsi3_k}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (nil)))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 169)
                    (const_int 1 [0x1])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:18 173 {ashrsi3_k}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (nil)))
(insn 13 12 15 2 (parallel [
            (set (reg:SI 169)
                (ashiftrt:SI (reg:SI 169)
                    (const_int 1 [0x1])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:18 173 {ashrsi3_k}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (nil)))
(note 15 13 16 2 NOTE_INSN_DELETED)
(note 16 15 17 2 NOTE_INSN_DELETED)
(insn 17 16 18 2 (parallel [
            (set (reg:SI 170)
                (ashiftrt:SI (reg/v:SI 164 [ nD.1458 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:SI 147 t))
        ]) asr_div1.c:18 175 {ashrsi2_31}
     (expr_list:REG_UNUSED (reg:SI 147 t)
        (expr_list:REG_DEAD (reg/v:SI 164 [ nD.1458 ])
            (nil))))
(insn 18 17 23 2 (set (reg:SI 165 [ D.1492 ])
        (minus:SI (reg:SI 169)
            (reg:SI 170))) asr_div1.c:18 77 {*subsi3_internal}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))
(insn 23 18 24 2 (set (reg/i:SI 0 r0)
        (reg:SI 165 [ D.1492 ])) asr_div1.c:19 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 165 [ D.1492 ])
        (nil)))
(insn 24 23 0 2 (use (reg/i:SI 0 r0)) asr_div1.c:19 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]


;; Function main (main, funcdef_no=2, decl_uid=1461, cgraph_uid=2, symbol_order=2) (executed once)


Pass statistics:
----------------

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 5
insn_cost 7: 8
insn_cost 8: 0
insn_cost 9: 4
insn_cost 10: 8
insn_cost 11: 4
insn_cost 12: 0
insn_cost 14: 5
insn_cost 15: 0
insn_cost 21: 8
insn_cost 22: 0
insn_cost 23: 4
insn_cost 25: 8
insn_cost 26: 4
insn_cost 27: 0
insn_cost 30: 5
insn_cost 31: 8
insn_cost 32: 0
insn_cost 33: 4
insn_cost 34: 8
insn_cost 35: 4
insn_cost 36: 0
insn_cost 40: 8
insn_cost 41: 0
insn_cost 42: 4
insn_cost 43: 8
insn_cost 44: 4
insn_cost 45: 0
insn_cost 51: 4
insn_cost 52: 0

Trying 6 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (symbol_ref:SI ("f1") [flags 0x3] <function_decl 0x1426e9870 f1>) [0 f1D.1456 S4 A32])
                (const_int 0 [0])))
        (use (reg:SI 154 fpscr0))
        (clobber (reg:SI 146 pr))
        (set (reg/f:SI 168)
            (symbol_ref:SI ("f1") [flags 0x3] <function_decl 0x1426e9870 f1>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (symbol_ref:SI ("f1") [flags 0x3] <function_decl 0x1426e9870 f1>) [0 f1D.1456 S4 A32])
                (const_int 0 [0])))
        (use (reg:SI 154 fpscr0))
        (set (reg/f:SI 168)
            (symbol_ref:SI ("f1") [flags 0x3] <function_decl 0x1426e9870 f1>))
    ])

Trying 7 -> 8:

Trying 7, 6 -> 8:

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 147 t)
    (eq:SI (reg/v:SI 162 [ cD.1465 ])
        (const_int -43383508 [0xfffffffffd6a052c])))

Trying 11 -> 12:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 162 [ cD.1465 ])
            (reg:SI 169))
        (label_ref 17)
        (pc)))

Trying 10, 11 -> 12:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 162 [ cD.1465 ])
            (const_int -43383508 [0xfffffffffd6a052c]))
        (label_ref 17)
        (pc)))
Failed to match this instruction:
(set (reg:SI 147 t)
    (eq (reg/v:SI 162 [ cD.1465 ])
        (const_int -43383508 [0xfffffffffd6a052c])))

Trying 11 -> 12:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 162 [ cD.1465 ])
            (const_int -43383508 [0xfffffffffd6a052c]))
        (label_ref 17)
        (pc)))

Trying 14 -> 15:
Failed to match this instruction:
(parallel [
        (call (mem:SI (symbol_ref:SI ("abort") [flags 0x41] <function_decl 0x14269c1b0 abort>) [0 abortD.868 S4 A32])
            (const_int 0 [0]))
        (use (reg:SI 154 fpscr0))
        (clobber (reg:SI 146 pr))
    ])
Failed to match this instruction:
(parallel [
        (call (mem:SI (symbol_ref:SI ("abort") [flags 0x41] <function_decl 0x14269c1b0 abort>) [0 abortD.868 S4 A32])
            (const_int 0 [0]))
        (use (reg:SI 154 fpscr0))
    ])

Trying 21 -> 22:

Trying 25 -> 26:
Failed to match this instruction:
(set (reg:SI 147 t)
    (eq:SI (reg/v:SI 163 [ cD.1465 ])
        (const_int 43383508 [0x295fad4])))

Trying 26 -> 27:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 163 [ cD.1465 ])
            (reg:SI 173))
        (label_ref 24)
        (pc)))

Trying 25, 26 -> 27:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 163 [ cD.1465 ])
            (const_int 43383508 [0x295fad4]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (reg:SI 147 t)
    (ne (reg/v:SI 163 [ cD.1465 ])
        (const_int 43383508 [0x295fad4])))

Trying 26 -> 27:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 163 [ cD.1465 ])
            (const_int 43383508 [0x295fad4]))
        (label_ref 24)
        (pc)))

Trying 30 -> 32:
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (symbol_ref:SI ("f2") [flags 0x3] <function_decl 0x1426e9948 f2>) [0 f2D.1459 S4 A32])
                (const_int 0 [0])))
        (use (reg:SI 154 fpscr0))
        (clobber (reg:SI 146 pr))
        (set (reg/f:SI 175)
            (symbol_ref:SI ("f2") [flags 0x3] <function_decl 0x1426e9948 f2>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (symbol_ref:SI ("f2") [flags 0x3] <function_decl 0x1426e9948 f2>) [0 f2D.1459 S4 A32])
                (const_int 0 [0])))
        (use (reg:SI 154 fpscr0))
        (set (reg/f:SI 175)
            (symbol_ref:SI ("f2") [flags 0x3] <function_decl 0x1426e9948 f2>))
    ])

Trying 31 -> 32:

Trying 31, 30 -> 32:

Trying 34 -> 35:
Failed to match this instruction:
(set (reg:SI 147 t)
    (eq:SI (reg/v:SI 164 [ cD.1465 ])
        (const_int -18592932 [0xfffffffffee44b5c])))

Trying 35 -> 36:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 164 [ cD.1465 ])
            (reg:SI 176))
        (label_ref 24)
        (pc)))

Trying 34, 35 -> 36:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 164 [ cD.1465 ])
            (const_int -18592932 [0xfffffffffee44b5c]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (reg:SI 147 t)
    (ne (reg/v:SI 164 [ cD.1465 ])
        (const_int -18592932 [0xfffffffffee44b5c])))

Trying 35 -> 36:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 164 [ cD.1465 ])
            (const_int -18592932 [0xfffffffffee44b5c]))
        (label_ref 24)
        (pc)))

Trying 40 -> 41:

Trying 43 -> 44:
Failed to match this instruction:
(set (reg:SI 147 t)
    (eq:SI (reg/v:SI 165 [ cD.1465 ])
        (const_int 18592932 [0x11bb4a4])))

Trying 44 -> 45:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 165 [ cD.1465 ])
            (reg:SI 179))
        (label_ref 24)
        (pc)))

Trying 43, 44 -> 45:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 165 [ cD.1465 ])
            (const_int 18592932 [0x11bb4a4]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (reg:SI 147 t)
    (ne (reg/v:SI 165 [ cD.1465 ])
        (const_int 18592932 [0x11bb4a4])))

Trying 44 -> 45:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 165 [ cD.1465 ])
            (const_int 18592932 [0x11bb4a4]))
        (label_ref 24)
        (pc)))

Trying 51 -> 52:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0]))
    ])

Pass statistics:
----------------

starting the processing of deferred insns
ending the processing of deferred insns


main

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 4[r4] 15[r15] 146[pr] 147[t] 154[fpscr0]
;;  ref usage 	r0={6d,6u} r1={5d} r2={6d} r3={6d} r4={10d,4u} r5={6d} r6={6d} r7={6d} r14={1d,7u} r15={1d,12u} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r128={5d} r129={5d} r130={5d} r131={5d} r132={5d} r136={5d} r137={5d} r138={5d} r139={5d} r140={5d} r141={5d} r145={1d,6u} r146={6d} r147={9d,4u} r148={5d} r149={5d} r150={5d} r151={5d,1u} r152={5d} r153={1d,7u} r154={5u} r162={1d,1u,1e} r163={1d,1u,1e} r164={1d,1u,1e} r165={1d,1u,1e} r168={1d,2u} r169={1d,1u} r170={1d,1u} r173={1d,1u} r175={1d,2u} r176={1d,1u} r179={1d,1u} 
;;    total ref usage 518{449d,65u,4e} in 30{25 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(14){ }u1(15){ }u2(145){ }u3(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap] 162 168 169
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 0 [r0] 4 [r4] 147 [t] 162 168 169
;; live  kill	 146 [pr]
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 168)
        (symbol_ref:SI ("f1") [flags 0x3] <function_decl 0x1426e9870 f1>)) asr_div1.c:27 255 {movsi_ie}
     (nil))
(insn 7 6 8 2 (set (reg:SI 4 r4)
        (const_int -1431655766 [0xffffffffaaaaaaaa])) asr_div1.c:27 255 {movsi_ie}
     (nil))
(call_insn/u 8 7 9 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 168) [0 f1D.1456 S4 A32])
                    (const_int 0 [0])))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) asr_div1.c:27 321 {call_valuei}
     (expr_list:REG_DEAD (reg:SI 154 fpscr0)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("f1") [flags 0x3] <function_decl 0x1426e9870 f1>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 4 r4))
        (nil)))
(insn 9 8 10 2 (set (reg/v:SI 162 [ cD.1465 ])
        (reg:SI 0 r0)) asr_div1.c:27 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 10 9 11 2 (set (reg:SI 169)
        (const_int -43383508 [0xfffffffffd6a052c])) asr_div1.c:28 255 {movsi_ie}
     (nil))
(insn 11 10 12 2 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 162 [ cD.1465 ])
            (reg:SI 169))) asr_div1.c:28 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/v:SI 162 [ cD.1465 ])
            (expr_list:REG_EQUAL (eq:SI (reg/v:SI 162 [ cD.1465 ])
                    (const_int -43383508 [0xfffffffffd6a052c]))
                (nil)))))
(jump_insn 12 11 24 2 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) asr_div1.c:28 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 17)
;;  succ:       3 [0.0%]  (FALLTHRU)
;;              4 [100.0%] 
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 168
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 168

;; basic block 3, loop depth 0, count 0, freq 16
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [0.0%]  (FALLTHRU)
;;              4 [0.0%] 
;;              5 [0.0%] 
;;              6 [0.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(14){ }u14(15){ }u15(145){ }u16(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap] 170
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 170
;; live  kill	 146 [pr]
(code_label 24 12 13 3 9 "" [3 uses])
(note 13 24 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:SI 170)
        (symbol_ref:SI ("abort") [flags 0x41] <function_decl 0x14269c1b0 abort>)) asr_div1.c:29 255 {movsi_ie}
     (nil))
(call_insn 15 14 17 3 (parallel [
            (call (mem:SI (reg/f:SI 170) [0 abortD.868 S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) asr_div1.c:29 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("abort") [flags 0x41] <function_decl 0x14269c1b0 abort>)
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (nil))
;;  succ:      
;; lr  out 	 15 [r15] 145 [ap] 153 [sfp]
;; live  out 	 15 [r15] 145 [ap] 153 [sfp]

;; basic block 4, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(14){ }u21(15){ }u22(145){ }u23(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 168
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap] 163 173
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 168
;; live  gen 	 0 [r0] 4 [r4] 147 [t] 163 173
;; live  kill	 146 [pr]
(code_label 17 15 18 4 8 "" [1 uses])
(note 18 17 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 18 22 4 (set (reg:SI 4 r4)
        (const_int 1431655765 [0x55555555])) asr_div1.c:30 255 {movsi_ie}
     (nil))
(call_insn/u 22 21 23 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 168) [0 f1D.1456 S4 A32])
                    (const_int 0 [0])))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) asr_div1.c:30 321 {call_valuei}
     (expr_list:REG_DEAD (reg/f:SI 168)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("f1") [flags 0x3] <function_decl 0x1426e9870 f1>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 4 r4))
        (nil)))
(insn 23 22 25 4 (set (reg/v:SI 163 [ cD.1465 ])
        (reg:SI 0 r0)) asr_div1.c:30 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 25 23 26 4 (set (reg:SI 173)
        (const_int 43383508 [0x295fad4])) asr_div1.c:31 255 {movsi_ie}
     (nil))
(insn 26 25 27 4 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ cD.1465 ])
            (reg:SI 173))) asr_div1.c:31 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v:SI 163 [ cD.1465 ])
            (expr_list:REG_EQUAL (eq:SI (reg/v:SI 163 [ cD.1465 ])
                    (const_int 43383508 [0x295fad4]))
                (nil)))))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) asr_div1.c:31 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 24)
;;  succ:       3 [0.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

;; basic block 5, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(14){ }u34(15){ }u35(145){ }u36(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap] 164 175 176
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 0 [r0] 4 [r4] 147 [t] 164 175 176
;; live  kill	 146 [pr]
(note 28 27 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 28 31 5 (set (reg/f:SI 175)
        (symbol_ref:SI ("f2") [flags 0x3] <function_decl 0x1426e9948 f2>)) asr_div1.c:33 255 {movsi_ie}
     (nil))
(insn 31 30 32 5 (set (reg:SI 4 r4)
        (const_int -1431655766 [0xffffffffaaaaaaaa])) asr_div1.c:33 255 {movsi_ie}
     (nil))
(call_insn/u 32 31 33 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 175) [0 f2D.1459 S4 A32])
                    (const_int 0 [0])))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) asr_div1.c:33 321 {call_valuei}
     (expr_list:REG_DEAD (reg:SI 154 fpscr0)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("f2") [flags 0x3] <function_decl 0x1426e9948 f2>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 4 r4))
        (nil)))
(insn 33 32 34 5 (set (reg/v:SI 164 [ cD.1465 ])
        (reg:SI 0 r0)) asr_div1.c:33 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 34 33 35 5 (set (reg:SI 176)
        (const_int -18592932 [0xfffffffffee44b5c])) asr_div1.c:34 255 {movsi_ie}
     (nil))
(insn 35 34 36 5 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 164 [ cD.1465 ])
            (reg:SI 176))) asr_div1.c:34 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/v:SI 164 [ cD.1465 ])
            (expr_list:REG_EQUAL (eq:SI (reg/v:SI 164 [ cD.1465 ])
                    (const_int -18592932 [0xfffffffffee44b5c]))
                (nil)))))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) asr_div1.c:34 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 24)
;;  succ:       3 [0.0%] 
;;              6 [100.0%]  (FALLTHRU)
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 175
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 175

;; basic block 6, loop depth 0, count 0, freq 9988, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(14){ }u47(15){ }u48(145){ }u49(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 175
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap] 165 179
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 175
;; live  gen 	 0 [r0] 4 [r4] 147 [t] 165 179
;; live  kill	 146 [pr]
(note 37 36 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 40 37 41 6 (set (reg:SI 4 r4)
        (const_int 1431655765 [0x55555555])) asr_div1.c:36 255 {movsi_ie}
     (nil))
(call_insn/u 41 40 42 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 175) [0 f2D.1459 S4 A32])
                    (const_int 0 [0])))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) asr_div1.c:36 321 {call_valuei}
     (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("f2") [flags 0x3] <function_decl 0x1426e9948 f2>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 4 r4))
        (nil)))
(insn 42 41 43 6 (set (reg/v:SI 165 [ cD.1465 ])
        (reg:SI 0 r0)) asr_div1.c:36 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 43 42 44 6 (set (reg:SI 179)
        (const_int 18592932 [0x11bb4a4])) asr_div1.c:37 255 {movsi_ie}
     (nil))
(insn 44 43 45 6 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 165 [ cD.1465 ])
            (reg:SI 179))) asr_div1.c:37 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_DEAD (reg/v:SI 165 [ cD.1465 ])
            (expr_list:REG_EQUAL (eq:SI (reg/v:SI 165 [ cD.1465 ])
                    (const_int 18592932 [0x11bb4a4]))
                (nil)))))
(jump_insn 45 44 46 6 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) asr_div1.c:37 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 24)
;;  succ:       3 [0.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

;; basic block 7, loop depth 0, count 0, freq 9984, maybe hot
;;  prev block 6, next block 1, flags: (RTL)
;;  pred:       6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(14){ }u60(15){ }u61(145){ }u62(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	 0 [r0]
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 0 [r0]
;; live  kill	
(note 46 45 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 51 46 52 7 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) asr_div1.c:40 255 {movsi_ie}
     (nil))
(insn 52 51 0 7 (use (reg/i:SI 0 r0)) asr_div1.c:40 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

