
####################################################
# Sites
sites - RAMB18_X0Y0 RAMB18_X0Y1 RAMB18_X0Y2 RAMB18_X0Y3 RAMB36_X0Y0 RAMB36_X0Y1 SLICE_X0Y0 SLICE_X0Y1 SLICE_X0Y2 SLICE_X0Y3 SLICE_X0Y4 SLICE_X0Y5 SLICE_X0Y6 SLICE_X0Y7 SLICE_X0Y8 SLICE_X0Y9 SLICE_X10Y0 SLICE_X10Y1 SLICE_X10Y2 SLICE_X10Y3 SLICE_X10Y4 SLICE_X10Y5 SLICE_X10Y6 SLICE_X10Y7 SLICE_X10Y8 SLICE_X10Y9 SLICE_X11Y0 SLICE_X11Y1 SLICE_X11Y2 SLICE_X11Y3 SLICE_X11Y4 SLICE_X11Y5 SLICE_X11Y6 SLICE_X11Y7 SLICE_X11Y8 SLICE_X11Y9 SLICE_X1Y0 SLICE_X1Y1 SLICE_X1Y2 SLICE_X1Y3 SLICE_X1Y4 SLICE_X1Y5 SLICE_X1Y6 SLICE_X1Y7 SLICE_X1Y8 SLICE_X1Y9 SLICE_X2Y0 SLICE_X2Y1 SLICE_X2Y2 SLICE_X2Y3 SLICE_X2Y4 SLICE_X2Y5 SLICE_X2Y6 SLICE_X2Y7 SLICE_X2Y8 SLICE_X2Y9 SLICE_X3Y0 SLICE_X3Y1 SLICE_X3Y2 SLICE_X3Y3 SLICE_X3Y4 SLICE_X3Y5 SLICE_X3Y6 SLICE_X3Y7 SLICE_X3Y8 SLICE_X3Y9 SLICE_X4Y0 SLICE_X4Y1 SLICE_X4Y2 SLICE_X4Y3 SLICE_X4Y4 SLICE_X4Y5 SLICE_X4Y6 SLICE_X4Y7 SLICE_X4Y8 SLICE_X4Y9 SLICE_X5Y0 SLICE_X5Y1 SLICE_X5Y2 SLICE_X5Y3 SLICE_X5Y4 SLICE_X5Y5 SLICE_X5Y6 SLICE_X5Y7 SLICE_X5Y8 SLICE_X5Y9 SLICE_X6Y0 SLICE_X6Y1 SLICE_X6Y2 SLICE_X6Y3 SLICE_X6Y4 SLICE_X6Y5 SLICE_X6Y6 SLICE_X6Y7 SLICE_X6Y8 SLICE_X6Y9 SLICE_X7Y0 SLICE_X7Y1 SLICE_X7Y2 SLICE_X7Y3 SLICE_X7Y4 SLICE_X7Y5 SLICE_X7Y6 SLICE_X7Y7 SLICE_X7Y8 SLICE_X7Y9 SLICE_X8Y0 SLICE_X8Y1 SLICE_X8Y2 SLICE_X8Y3 SLICE_X8Y4 SLICE_X8Y5 SLICE_X8Y6 SLICE_X8Y7 SLICE_X8Y8 SLICE_X8Y9 SLICE_X9Y0 SLICE_X9Y1 SLICE_X9Y2 SLICE_X9Y3 SLICE_X9Y4 SLICE_X9Y5 SLICE_X9Y6 SLICE_X9Y7 SLICE_X9Y8 SLICE_X9Y9

####################################################
# Cells
FSM_sequential_r[spi][state][0]_i_1 - 
nets: {FSM_sequential_r[spi][state][0]_i_1_n_0 FSM_sequential_r[spi][state][0]_i_1/O}, {FSM_sequential_r[spi][state][0]_i_2_n_0 FSM_sequential_r[spi][state][0]_i_1/I0}, {FSM_sequential_r_reg[spi][state][2]_i_3_n_0 FSM_sequential_r[spi][state][0]_i_1/I1}, {r_reg[spi][state][0] FSM_sequential_r[spi][state][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[spi][state][0]_i_2 - 
nets: {FSM_sequential_r[spi][state][0]_i_2_n_0 FSM_sequential_r[spi][state][0]_i_2/O}, {r_reg[spi][state][0] FSM_sequential_r[spi][state][0]_i_2/I0}, {v[bcnt][0] FSM_sequential_r[spi][state][0]_i_2/I1}, {spio[csn] FSM_sequential_r[spi][state][0]_i_2/I2}, {r_reg[spi][state][1] FSM_sequential_r[spi][state][0]_i_2/I3}, {spio[initialized] FSM_sequential_r[spi][state][0]_i_2/I4}, {r_reg[seq]__0 FSM_sequential_r[spi][state][0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h11441144DDD91140, 
LOC: SLICE_X7Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[spi][state][1]_i_1 - 
nets: {FSM_sequential_r[spi][state][1]_i_1_n_0 FSM_sequential_r[spi][state][1]_i_1/O}, {FSM_sequential_r[spi][state][1]_i_2_n_0 FSM_sequential_r[spi][state][1]_i_1/I0}, {FSM_sequential_r_reg[spi][state][2]_i_3_n_0 FSM_sequential_r[spi][state][1]_i_1/I1}, {r_reg[spi][state][1] FSM_sequential_r[spi][state][1]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X6Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[spi][state][1]_i_2 - 
nets: {FSM_sequential_r[spi][state][1]_i_2_n_0 FSM_sequential_r[spi][state][1]_i_2/O}, {r_reg[spi][state][0] FSM_sequential_r[spi][state][1]_i_2/I0}, {r_reg[spi][state][1] FSM_sequential_r[spi][state][1]_i_2/I1}, {spio[csn] FSM_sequential_r[spi][state][1]_i_2/I2}, {r_reg[seq]__0 FSM_sequential_r[spi][state][1]_i_2/I3}, {v[bcnt][0] FSM_sequential_r[spi][state][1]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h01006666, 
LOC: SLICE_X7Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_r[spi][state][2]_i_1 - 
nets: {FSM_sequential_r[spi][state][2]_i_1_n_0 FSM_sequential_r[spi][state][2]_i_1/O}, {FSM_sequential_r[spi][state][2]_i_2_n_0 FSM_sequential_r[spi][state][2]_i_1/I0}, {FSM_sequential_r_reg[spi][state][2]_i_3_n_0 FSM_sequential_r[spi][state][2]_i_1/I1}, {v[bcnt][0] FSM_sequential_r[spi][state][2]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[spi][state][2]_i_2 - 
nets: {FSM_sequential_r[spi][state][2]_i_2_n_0 FSM_sequential_r[spi][state][2]_i_2/O}, {r_reg[seq]__0 FSM_sequential_r[spi][state][2]_i_2/I0}, {spio[initialized] FSM_sequential_r[spi][state][2]_i_2/I1}, {v[bcnt][0] FSM_sequential_r[spi][state][2]_i_2/I2}, {r_reg[spi][state][1] FSM_sequential_r[spi][state][2]_i_2/I3}, {r_reg[spi][state][0] FSM_sequential_r[spi][state][2]_i_2/I4}, {r_reg[spi][hburst_n_0_][0] FSM_sequential_r[spi][state][2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBFB0B00BB0B0B00B, 
LOC: SLICE_X7Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[spi][state][2]_i_4 - 
nets: {FSM_sequential_r[spi][state][2]_i_4_n_0 FSM_sequential_r[spi][state][2]_i_4/O}, {r_reg[bd_n_0_] FSM_sequential_r[spi][state][2]_i_4/I0}, {FSM_sequential_r[spi][state][2]_i_6_n_0 FSM_sequential_r[spi][state][2]_i_4/I1}, {r_reg[spi][state][1] FSM_sequential_r[spi][state][2]_i_4/I2}, {read_flash FSM_sequential_r[spi][state][2]_i_4/I3}, {v[bcnt][0] FSM_sequential_r[spi][state][2]_i_4/I4}, {FSM_sequential_r[spi][state][2]_i_7_n_0 FSM_sequential_r[spi][state][2]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFF02F2F0F002020, 
LOC: SLICE_X6Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[spi][state][2]_i_5 - 
nets: {FSM_sequential_r[spi][state][2]_i_5_n_0 FSM_sequential_r[spi][state][2]_i_5/O}, {spio[initialized] FSM_sequential_r[spi][state][2]_i_5/I0}, {r_reg[go]__0 FSM_sequential_r[spi][state][2]_i_5/I1}, {spio[sck] FSM_sequential_r[spi][state][2]_i_5/I2}, {r_reg[spi][state][1] FSM_sequential_r[spi][state][2]_i_5/I3}, {r_reg[bd_n_0_] FSM_sequential_r[spi][state][2]_i_5/I4}, {v[bcnt][0] FSM_sequential_r[spi][state][2]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h5757575703FF0300, 
LOC: SLICE_X6Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[spi][state][2]_i_6 - 
nets: {FSM_sequential_r[spi][state][2]_i_6_n_0 FSM_sequential_r[spi][state][2]_i_6/O}, {r_reg[spi][cnt_n_0_][2] FSM_sequential_r[spi][state][2]_i_6/I0}, {r_reg[spi][cnt_n_0_][0] FSM_sequential_r[spi][state][2]_i_6/I1}, {r_reg[spi][cnt_n_0_][1] FSM_sequential_r[spi][state][2]_i_6/I2}, {r_reg[spi][cnt_n_0_][4] FSM_sequential_r[spi][state][2]_i_6/I3}, {r_reg[spi][cnt_n_0_][3] FSM_sequential_r[spi][state][2]_i_6/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_r[spi][state][2]_i_7 - 
nets: {FSM_sequential_r[spi][state][2]_i_7_n_0 FSM_sequential_r[spi][state][2]_i_7/O}, {spio[initialized] FSM_sequential_r[spi][state][2]_i_7/I0}, {r_reg[go]__0 FSM_sequential_r[spi][state][2]_i_7/I1}, {spio[sck] FSM_sequential_r[spi][state][2]_i_7/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X8Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[spimstate][0]_i_1 - 
nets: {FSM_sequential_r[spimstate][0]_i_1_n_0 FSM_sequential_r[spimstate][0]_i_1/O}, {FSM_sequential_r[spimstate][0]_i_2_n_0 FSM_sequential_r[spimstate][0]_i_1/I0}, {FSM_sequential_r[spimstate][1]_i_3_n_0 FSM_sequential_r[spimstate][0]_i_1/I1}, {r_reg[spimstate][0] FSM_sequential_r[spimstate][0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[spimstate][0]_i_2 - 
nets: {FSM_sequential_r[spimstate][0]_i_2_n_0 FSM_sequential_r[spimstate][0]_i_2/O}, {r_reg[go]__0 FSM_sequential_r[spimstate][0]_i_2/I0}, {spio[sck] FSM_sequential_r[spimstate][0]_i_2/I1}, {r_reg[spimstate][0] FSM_sequential_r[spimstate][0]_i_2/I2}, {r_reg[bd_n_0_] FSM_sequential_r[spimstate][0]_i_2/I3}, {r_reg[spimstate][1] FSM_sequential_r[spimstate][0]_i_2/I4}, {r_reg[hmbsel_n_0_][1] FSM_sequential_r[spimstate][0]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hEFE00F0FEFE00000, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[spimstate][1]_i_1 - 
nets: {FSM_sequential_r[spimstate][1]_i_1_n_0 FSM_sequential_r[spimstate][1]_i_1/O}, {FSM_sequential_r[spimstate][1]_i_2_n_0 FSM_sequential_r[spimstate][1]_i_1/I0}, {FSM_sequential_r[spimstate][1]_i_3_n_0 FSM_sequential_r[spimstate][1]_i_1/I1}, {r_reg[spimstate][1] FSM_sequential_r[spimstate][1]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_r[spimstate][1]_i_2 - 
nets: {FSM_sequential_r[spimstate][1]_i_2_n_0 FSM_sequential_r[spimstate][1]_i_2/O}, {r_reg[go]__0 FSM_sequential_r[spimstate][1]_i_2/I0}, {spio[sck] FSM_sequential_r[spimstate][1]_i_2/I1}, {r_reg[spimstate][0] FSM_sequential_r[spimstate][1]_i_2/I2}, {r_reg[bd_n_0_] FSM_sequential_r[spimstate][1]_i_2/I3}, {r_reg[spimstate][1] FSM_sequential_r[spimstate][1]_i_2/I4}, {r_reg[hmbsel_n_0_][1] FSM_sequential_r[spimstate][1]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEFE00000EFE00F0F, 
LOC: SLICE_X8Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[spimstate][1]_i_3 - 
nets: {FSM_sequential_r[spimstate][1]_i_3_n_0 FSM_sequential_r[spimstate][1]_i_3/O}, {r_reg[go]__0 FSM_sequential_r[spimstate][1]_i_3/I0}, {spio[sck] FSM_sequential_r[spimstate][1]_i_3/I1}, {r_reg[spimstate][1] FSM_sequential_r[spimstate][1]_i_3/I2}, {r[hready]_i_3_n_0 FSM_sequential_r[spimstate][1]_i_3/I3}, {r_reg[spimstate][0] FSM_sequential_r[spimstate][1]_i_3/I4}, {FSM_sequential_r[spimstate][1]_i_4_n_0 FSM_sequential_r[spimstate][1]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h101FFFFF101F0000, 
LOC: SLICE_X8Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_r[spimstate][1]_i_4 - 
nets: {FSM_sequential_r[spimstate][1]_i_4_n_0 FSM_sequential_r[spimstate][1]_i_4/O}, {r_reg[bd_n_0_] FSM_sequential_r[spimstate][1]_i_4/I0}, {r_reg[spimstate][1] FSM_sequential_r[spimstate][1]_i_4/I1}, {FSM_sequential_r[spimstate][1]_i_5_n_0 FSM_sequential_r[spimstate][1]_i_4/I2}, {r_reg[hmbsel_n_0_][1] FSM_sequential_r[spimstate][1]_i_4/I3}, {r_reg[hsel]__0 FSM_sequential_r[spimstate][1]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBBB88888, 
LOC: SLICE_X9Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_r[spimstate][1]_i_5 - 
nets: {FSM_sequential_r[spimstate][1]_i_5_n_0 FSM_sequential_r[spimstate][1]_i_5/O}, {p_0_in[2] FSM_sequential_r[spimstate][1]_i_5/I0}, {p_2_in[0] FSM_sequential_r[spimstate][1]_i_5/I1}, {p_0_in[0] FSM_sequential_r[spimstate][1]_i_5/I2}, {p_0_in[1] FSM_sequential_r[spimstate][1]_i_5/I3}, {r[spio][mosi]_i_12_n_0 FSM_sequential_r[spimstate][1]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00080000, 
LOC: SLICE_X9Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_r_reg[spi][state][0] - 
nets: {r_reg[spi][state][0] FSM_sequential_r_reg[spi][state][0]/Q}, {clk FSM_sequential_r_reg[spi][state][0]/C}, {<const1> FSM_sequential_r_reg[spi][state][0]/CE}, {FSM_sequential_r[spi][state][0]_i_1_n_0 FSM_sequential_r_reg[spi][state][0]/D}, {r_reg[spimstate]0 FSM_sequential_r_reg[spi][state][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

FSM_sequential_r_reg[spi][state][1] - 
nets: {r_reg[spi][state][1] FSM_sequential_r_reg[spi][state][1]/Q}, {clk FSM_sequential_r_reg[spi][state][1]/C}, {<const1> FSM_sequential_r_reg[spi][state][1]/CE}, {FSM_sequential_r[spi][state][1]_i_1_n_0 FSM_sequential_r_reg[spi][state][1]/D}, {r_reg[spimstate]0 FSM_sequential_r_reg[spi][state][1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X6Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

FSM_sequential_r_reg[spi][state][2] - 
nets: {v[bcnt][0] FSM_sequential_r_reg[spi][state][2]/Q}, {clk FSM_sequential_r_reg[spi][state][2]/C}, {<const1> FSM_sequential_r_reg[spi][state][2]/CE}, {FSM_sequential_r[spi][state][2]_i_1_n_0 FSM_sequential_r_reg[spi][state][2]/D}, {r_reg[spimstate]0 FSM_sequential_r_reg[spi][state][2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

FSM_sequential_r_reg[spi][state][2]_i_3 - 
nets: {FSM_sequential_r_reg[spi][state][2]_i_3_n_0 FSM_sequential_r_reg[spi][state][2]_i_3/O}, {FSM_sequential_r[spi][state][2]_i_4_n_0 FSM_sequential_r_reg[spi][state][2]_i_3/I0}, {FSM_sequential_r[spi][state][2]_i_5_n_0 FSM_sequential_r_reg[spi][state][2]_i_3/I1}, {r_reg[spi][state][0] FSM_sequential_r_reg[spi][state][2]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X6Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

FSM_sequential_r_reg[spimstate][0] - 
nets: {r_reg[spimstate][0] FSM_sequential_r_reg[spimstate][0]/Q}, {clk FSM_sequential_r_reg[spimstate][0]/C}, {<const1> FSM_sequential_r_reg[spimstate][0]/CE}, {FSM_sequential_r[spimstate][0]_i_1_n_0 FSM_sequential_r_reg[spimstate][0]/D}, {r_reg[spimstate]0 FSM_sequential_r_reg[spimstate][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

FSM_sequential_r_reg[spimstate][1] - 
nets: {r_reg[spimstate][1] FSM_sequential_r_reg[spimstate][1]/Q}, {clk FSM_sequential_r_reg[spimstate][1]/C}, {<const1> FSM_sequential_r_reg[spimstate][1]/CE}, {FSM_sequential_r[spimstate][1]_i_1_n_0 FSM_sequential_r_reg[spimstate][1]/D}, {r_reg[spimstate]0 FSM_sequential_r_reg[spimstate][1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ahbso[hrdata][0]_INST_0 - 
nets: {ahbso[hrdata][0] ahbso[hrdata][0]_INST_0/O}, {r_reg[rrdata]__0[0] ahbso[hrdata][0]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][0]_INST_0/I1}, {r_reg[frdata]__0[0] ahbso[hrdata][0]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X3Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][10]_INST_0 - 
nets: {ahbso[hrdata][10] ahbso[hrdata][10]_INST_0/O}, {r_reg[frdata]__0[10] ahbso[hrdata][10]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][10]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][11]_INST_0 - 
nets: {ahbso[hrdata][11] ahbso[hrdata][11]_INST_0/O}, {r_reg[frdata]__0[11] ahbso[hrdata][11]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][11]_INST_0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][12]_INST_0 - 
nets: {ahbso[hrdata][12] ahbso[hrdata][12]_INST_0/O}, {r_reg[frdata]__0[12] ahbso[hrdata][12]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][12]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][13]_INST_0 - 
nets: {ahbso[hrdata][13] ahbso[hrdata][13]_INST_0/O}, {r_reg[frdata]__0[13] ahbso[hrdata][13]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][13]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X3Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][14]_INST_0 - 
nets: {ahbso[hrdata][14] ahbso[hrdata][14]_INST_0/O}, {r_reg[frdata]__0[14] ahbso[hrdata][14]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][14]_INST_0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X2Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][15]_INST_0 - 
nets: {ahbso[hrdata][15] ahbso[hrdata][15]_INST_0/O}, {r_reg[frdata]__0[15] ahbso[hrdata][15]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][15]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X0Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][16]_INST_0 - 
nets: {ahbso[hrdata][16] ahbso[hrdata][16]_INST_0/O}, {r_reg[frdata]__0[16] ahbso[hrdata][16]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][16]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X0Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][17]_INST_0 - 
nets: {ahbso[hrdata][17] ahbso[hrdata][17]_INST_0/O}, {r_reg[frdata]__0[17] ahbso[hrdata][17]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][17]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][18]_INST_0 - 
nets: {ahbso[hrdata][18] ahbso[hrdata][18]_INST_0/O}, {r_reg[frdata]__0[18] ahbso[hrdata][18]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][18]_INST_0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][19]_INST_0 - 
nets: {ahbso[hrdata][19] ahbso[hrdata][19]_INST_0/O}, {r_reg[frdata]__0[19] ahbso[hrdata][19]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][19]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][1]_INST_0 - 
nets: {ahbso[hrdata][1] ahbso[hrdata][1]_INST_0/O}, {r_reg[rrdata]__0[1] ahbso[hrdata][1]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][1]_INST_0/I1}, {r_reg[frdata]__0[1] ahbso[hrdata][1]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][20]_INST_0 - 
nets: {ahbso[hrdata][20] ahbso[hrdata][20]_INST_0/O}, {r_reg[frdata]__0[20] ahbso[hrdata][20]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][20]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][21]_INST_0 - 
nets: {ahbso[hrdata][21] ahbso[hrdata][21]_INST_0/O}, {r_reg[frdata]__0[21] ahbso[hrdata][21]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][21]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X1Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][22]_INST_0 - 
nets: {ahbso[hrdata][22] ahbso[hrdata][22]_INST_0/O}, {r_reg[frdata]__0[22] ahbso[hrdata][22]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][22]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X1Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][23]_INST_0 - 
nets: {ahbso[hrdata][23] ahbso[hrdata][23]_INST_0/O}, {r_reg[frdata]__0[23] ahbso[hrdata][23]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][23]_INST_0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X2Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][24]_INST_0 - 
nets: {ahbso[hrdata][24] ahbso[hrdata][24]_INST_0/O}, {r_reg[frdata]__0[24] ahbso[hrdata][24]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][24]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][25]_INST_0 - 
nets: {ahbso[hrdata][25] ahbso[hrdata][25]_INST_0/O}, {r_reg[frdata]__0[25] ahbso[hrdata][25]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][25]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][26]_INST_0 - 
nets: {ahbso[hrdata][26] ahbso[hrdata][26]_INST_0/O}, {r_reg[frdata]__0[26] ahbso[hrdata][26]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][26]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][27]_INST_0 - 
nets: {ahbso[hrdata][27] ahbso[hrdata][27]_INST_0/O}, {r_reg[frdata]__0[27] ahbso[hrdata][27]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][27]_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][28]_INST_0 - 
nets: {ahbso[hrdata][28] ahbso[hrdata][28]_INST_0/O}, {r_reg[frdata]__0[28] ahbso[hrdata][28]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][28]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][29]_INST_0 - 
nets: {ahbso[hrdata][29] ahbso[hrdata][29]_INST_0/O}, {r_reg[frdata]__0[29] ahbso[hrdata][29]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][29]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X1Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][2]_INST_0 - 
nets: {ahbso[hrdata][2] ahbso[hrdata][2]_INST_0/O}, {r_reg[rrdata]__0[2] ahbso[hrdata][2]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][2]_INST_0/I1}, {r_reg[frdata]__0[2] ahbso[hrdata][2]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][30]_INST_0 - 
nets: {ahbso[hrdata][30] ahbso[hrdata][30]_INST_0/O}, {r_reg[frdata]__0[30] ahbso[hrdata][30]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][30]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][31]_INST_0 - 
nets: {ahbso[hrdata][31] ahbso[hrdata][31]_INST_0/O}, {r_reg[frdata]__0[31] ahbso[hrdata][31]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][31]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X3Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][3]_INST_0 - 
nets: {ahbso[hrdata][3] ahbso[hrdata][3]_INST_0/O}, {r_reg[rrdata]__0[3] ahbso[hrdata][3]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][3]_INST_0/I1}, {r_reg[frdata]__0[3] ahbso[hrdata][3]_INST_0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X10Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][4]_INST_0 - 
nets: {ahbso[hrdata][4] ahbso[hrdata][4]_INST_0/O}, {r_reg[rrdata]__0[4] ahbso[hrdata][4]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][4]_INST_0/I1}, {r_reg[frdata]__0[4] ahbso[hrdata][4]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X1Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][5]_INST_0 - 
nets: {ahbso[hrdata][5] ahbso[hrdata][5]_INST_0/O}, {r_reg[rrdata]__0[5] ahbso[hrdata][5]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][5]_INST_0/I1}, {r_reg[frdata]__0[5] ahbso[hrdata][5]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X3Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][6]_INST_0 - 
nets: {ahbso[hrdata][6] ahbso[hrdata][6]_INST_0/O}, {r_reg[rrdata]__0[6] ahbso[hrdata][6]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][6]_INST_0/I1}, {r_reg[frdata]__0[6] ahbso[hrdata][6]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X3Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][7]_INST_0 - 
nets: {ahbso[hrdata][7] ahbso[hrdata][7]_INST_0/O}, {r_reg[rrdata]__0[7] ahbso[hrdata][7]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][7]_INST_0/I1}, {r_reg[frdata]__0[7] ahbso[hrdata][7]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X0Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ahbso[hrdata][8]_INST_0 - 
nets: {ahbso[hrdata][8] ahbso[hrdata][8]_INST_0/O}, {r_reg[frdata]__0[8] ahbso[hrdata][8]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][8]_INST_0/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ahbso[hrdata][9]_INST_0 - 
nets: {ahbso[hrdata][9] ahbso[hrdata][9]_INST_0/O}, {r_reg[frdata]__0[9] ahbso[hrdata][9]_INST_0/I0}, {p_0_in40_in ahbso[hrdata][9]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[ar][0]_i_1 - 
nets: {rin[ar][0] r[ar][0]_i_1/O}, {r_reg[haddr_n_0_][0] r[ar][0]_i_1/I0}, {r_reg[hold_n_0_] r[ar][0]_i_1/I1}, {p_1_in r[ar][0]_i_1/I2}, {r_reg[spii][1][miso]__0 r[ar][0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X4Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][10]_i_1 - 
nets: {rin[ar][10] r[ar][10]_i_1/O}, {r_reg[haddr_n_0_][10] r[ar][10]_i_1/I0}, {r_reg[hold_n_0_] r[ar][10]_i_1/I1}, {p_1_in r[ar][10]_i_1/I2}, {r_reg[ar_n_0_][9] r[ar][10]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X9Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][11]_i_1 - 
nets: {rin[ar][11] r[ar][11]_i_1/O}, {r_reg[haddr_n_0_][11] r[ar][11]_i_1/I0}, {r_reg[hold_n_0_] r[ar][11]_i_1/I1}, {p_1_in r[ar][11]_i_1/I2}, {r_reg[ar_n_0_][10] r[ar][11]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][12]_i_1 - 
nets: {rin[ar][12] r[ar][12]_i_1/O}, {r_reg[haddr_n_0_][12] r[ar][12]_i_1/I0}, {r_reg[hold_n_0_] r[ar][12]_i_1/I1}, {p_1_in r[ar][12]_i_1/I2}, {r_reg[ar_n_0_][11] r[ar][12]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][13]_i_1 - 
nets: {rin[ar][13] r[ar][13]_i_1/O}, {r_reg[haddr_n_0_][13] r[ar][13]_i_1/I0}, {r_reg[hold_n_0_] r[ar][13]_i_1/I1}, {p_1_in r[ar][13]_i_1/I2}, {r_reg[ar_n_0_][12] r[ar][13]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X6Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][14]_i_1 - 
nets: {rin[ar][14] r[ar][14]_i_1/O}, {r_reg[haddr_n_0_][14] r[ar][14]_i_1/I0}, {r_reg[hold_n_0_] r[ar][14]_i_1/I1}, {p_1_in r[ar][14]_i_1/I2}, {r_reg[ar_n_0_][13] r[ar][14]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X5Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][15]_i_1 - 
nets: {rin[ar][15] r[ar][15]_i_1/O}, {r_reg[haddr_n_0_][15] r[ar][15]_i_1/I0}, {r_reg[hold_n_0_] r[ar][15]_i_1/I1}, {p_1_in r[ar][15]_i_1/I2}, {r_reg[ar_n_0_][14] r[ar][15]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][16]_i_1 - 
nets: {rin[ar][16] r[ar][16]_i_1/O}, {r_reg[haddr_n_0_][16] r[ar][16]_i_1/I0}, {r_reg[hold_n_0_] r[ar][16]_i_1/I1}, {p_1_in r[ar][16]_i_1/I2}, {r_reg[ar_n_0_][15] r[ar][16]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X6Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][17]_i_1 - 
nets: {rin[ar][17] r[ar][17]_i_1/O}, {r_reg[haddr_n_0_][17] r[ar][17]_i_1/I0}, {r_reg[hold_n_0_] r[ar][17]_i_1/I1}, {p_1_in r[ar][17]_i_1/I2}, {r_reg[ar_n_0_][16] r[ar][17]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][18]_i_1 - 
nets: {rin[ar][18] r[ar][18]_i_1/O}, {r_reg[haddr_n_0_][18] r[ar][18]_i_1/I0}, {r_reg[hold_n_0_] r[ar][18]_i_1/I1}, {p_1_in r[ar][18]_i_1/I2}, {r_reg[ar_n_0_][17] r[ar][18]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][19]_i_1 - 
nets: {rin[ar][19] r[ar][19]_i_1/O}, {r_reg[haddr_n_0_][19] r[ar][19]_i_1/I0}, {r_reg[hold_n_0_] r[ar][19]_i_1/I1}, {p_1_in r[ar][19]_i_1/I2}, {r_reg[ar_n_0_][18] r[ar][19]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][1]_i_1 - 
nets: {rin[ar][1] r[ar][1]_i_1/O}, {r_reg[haddr_n_0_][1] r[ar][1]_i_1/I0}, {r_reg[hold_n_0_] r[ar][1]_i_1/I1}, {p_1_in r[ar][1]_i_1/I2}, {r_reg[ar_n_0_][0] r[ar][1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][20]_i_1 - 
nets: {rin[ar][20] r[ar][20]_i_1/O}, {r_reg[haddr_n_0_][20] r[ar][20]_i_1/I0}, {r_reg[hold_n_0_] r[ar][20]_i_1/I1}, {p_1_in r[ar][20]_i_1/I2}, {r_reg[ar_n_0_][19] r[ar][20]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][21]_i_1 - 
nets: {rin[ar][21] r[ar][21]_i_1/O}, {r_reg[haddr_n_0_][21] r[ar][21]_i_1/I0}, {r_reg[hold_n_0_] r[ar][21]_i_1/I1}, {p_1_in r[ar][21]_i_1/I2}, {r_reg[ar_n_0_][20] r[ar][21]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][22]_i_1 - 
nets: {rin[ar][22] r[ar][22]_i_1/O}, {r_reg[haddr_n_0_][22] r[ar][22]_i_1/I0}, {r_reg[hold_n_0_] r[ar][22]_i_1/I1}, {p_1_in r[ar][22]_i_1/I2}, {r_reg[ar_n_0_][21] r[ar][22]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][23]_i_1 - 
nets: {r[ar][23]_i_1_n_0 r[ar][23]_i_1/O}, {v[bcnt][0] r[ar][23]_i_1/I0}, {read_flash r[ar][23]_i_1/I1}, {r_reg[spi][state][1] r[ar][23]_i_1/I2}, {r_reg[spi][state][0] r[ar][23]_i_1/I3}, {p_1_in r[ar][23]_i_1/I4}, {r_reg[hold_n_0_] r[ar][23]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00080008FFFF0008, 
LOC: SLICE_X3Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ar][23]_i_2 - 
nets: {rin[ar][23] r[ar][23]_i_2/O}, {r_reg[haddr_n_0_][23] r[ar][23]_i_2/I0}, {r_reg[hold_n_0_] r[ar][23]_i_2/I1}, {p_1_in r[ar][23]_i_2/I2}, {r_reg[ar_n_0_][22] r[ar][23]_i_2/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X8Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][2]_i_1 - 
nets: {rin[ar][2] r[ar][2]_i_1/O}, {p_0_in[0] r[ar][2]_i_1/I0}, {r_reg[hold_n_0_] r[ar][2]_i_1/I1}, {p_1_in r[ar][2]_i_1/I2}, {r_reg[ar_n_0_][1] r[ar][2]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][31]_i_1 - 
nets: {r[ar][31]_i_1_n_0 r[ar][31]_i_1/O}, {v[bcnt][0] r[ar][31]_i_1/I0}, {read_flash r[ar][31]_i_1/I1}, {r_reg[spi][state][1] r[ar][31]_i_1/I2}, {r_reg[spi][state][0] r[ar][31]_i_1/I3}, {p_1_in r[ar][31]_i_1/I4}, {r_reg[hold_n_0_] r[ar][31]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0008000800000008, 
LOC: SLICE_X7Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ar][3]_i_1 - 
nets: {rin[ar][3] r[ar][3]_i_1/O}, {p_0_in[1] r[ar][3]_i_1/I0}, {r_reg[hold_n_0_] r[ar][3]_i_1/I1}, {p_1_in r[ar][3]_i_1/I2}, {r_reg[ar_n_0_][2] r[ar][3]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][4]_i_1 - 
nets: {rin[ar][4] r[ar][4]_i_1/O}, {p_0_in[2] r[ar][4]_i_1/I0}, {r_reg[hold_n_0_] r[ar][4]_i_1/I1}, {p_1_in r[ar][4]_i_1/I2}, {r_reg[ar_n_0_][3] r[ar][4]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][5]_i_1 - 
nets: {rin[ar][5] r[ar][5]_i_1/O}, {p_0_in[3] r[ar][5]_i_1/I0}, {r_reg[hold_n_0_] r[ar][5]_i_1/I1}, {p_1_in r[ar][5]_i_1/I2}, {r_reg[ar_n_0_][4] r[ar][5]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][6]_i_1 - 
nets: {rin[ar][6] r[ar][6]_i_1/O}, {p_0_in[4] r[ar][6]_i_1/I0}, {r_reg[hold_n_0_] r[ar][6]_i_1/I1}, {p_1_in r[ar][6]_i_1/I2}, {r_reg[ar_n_0_][5] r[ar][6]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][7]_i_1 - 
nets: {rin[ar][7] r[ar][7]_i_1/O}, {p_0_in[5] r[ar][7]_i_1/I0}, {r_reg[hold_n_0_] r[ar][7]_i_1/I1}, {p_1_in r[ar][7]_i_1/I2}, {r_reg[ar_n_0_][6] r[ar][7]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X6Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][8]_i_1 - 
nets: {rin[ar][8] r[ar][8]_i_1/O}, {r_reg[haddr_n_0_][8] r[ar][8]_i_1/I0}, {r_reg[hold_n_0_] r[ar][8]_i_1/I1}, {p_1_in r[ar][8]_i_1/I2}, {r_reg[ar_n_0_][7] r[ar][8]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X6Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[ar][9]_i_1 - 
nets: {rin[ar][9] r[ar][9]_i_1/O}, {r_reg[haddr_n_0_][9] r[ar][9]_i_1/I0}, {r_reg[hold_n_0_] r[ar][9]_i_1/I1}, {p_1_in r[ar][9]_i_1/I2}, {r_reg[ar_n_0_][8] r[ar][9]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBA8A, 
LOC: SLICE_X9Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bcnt][0]_i_1 - 
nets: {r[bcnt][0]_i_1_n_0 r[bcnt][0]_i_1/O}, {r_reg[sample_n_0_][0] r[bcnt][0]_i_1/I0}, {v[bcnt][0] r[bcnt][0]_i_1/I1}, {r[bcnt][2]_i_2_n_0 r[bcnt][0]_i_1/I2}, {r_reg[bcnt_n_0_][0] r[bcnt][0]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h4FE0, 
LOC: SLICE_X2Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bcnt][1]_i_1 - 
nets: {r[bcnt][1]_i_1_n_0 r[bcnt][1]_i_1/O}, {r_reg[bcnt_n_0_][0] r[bcnt][1]_i_1/I0}, {r_reg[sample_n_0_][0] r[bcnt][1]_i_1/I1}, {r[bcnt][2]_i_2_n_0 r[bcnt][1]_i_1/I2}, {r_reg[bcnt_n_0_][1] r[bcnt][1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h7FB0, 
LOC: SLICE_X2Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bcnt][2]_i_1 - 
nets: {r[bcnt][2]_i_1_n_0 r[bcnt][2]_i_1/O}, {v[bcnt][0] r[bcnt][2]_i_1/I0}, {r_reg[bcnt_n_0_][1] r[bcnt][2]_i_1/I1}, {r_reg[bcnt_n_0_][0] r[bcnt][2]_i_1/I2}, {r_reg[sample_n_0_][0] r[bcnt][2]_i_1/I3}, {r[bcnt][2]_i_2_n_0 r[bcnt][2]_i_1/I4}, {p_31_in r[bcnt][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3F55FFFFC0550000, 
LOC: SLICE_X3Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bcnt][2]_i_2 - 
nets: {r[bcnt][2]_i_2_n_0 r[bcnt][2]_i_2/O}, {v[bcnt][0] r[bcnt][2]_i_2/I0}, {r[spio][csn]_i_8_n_0 r[bcnt][2]_i_2/I1}, {r_reg[spi][state][1] r[bcnt][2]_i_2/I2}, {r_reg[spi][state][0] r[bcnt][2]_i_2/I3}, {r[seq]_i_2_n_0 r[bcnt][2]_i_2/I4}, {r_reg[sample_n_0_][0] r[bcnt][2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF50080008, 
LOC: SLICE_X5Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bd]_i_1 - 
nets: {rin[bd] r[bd]_i_1/O}, {r_reg[sample_n_0_][0] r[bd]_i_1/I0}, {p_31_in r[bd]_i_1/I1}, {r_reg[bcnt_n_0_][1] r[bd]_i_1/I2}, {r_reg[bcnt_n_0_][0] r[bd]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X2Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][10]_i_1 - 
nets: {r[frdata][10]_i_1_n_0 r[frdata][10]_i_1/O}, {r_reg[ar_n_0_][10] r[frdata][10]_i_1/I0}, {hsize[1] r[frdata][10]_i_1/I1}, {hsize[0] r[frdata][10]_i_1/I2}, {r_reg[ar_n_0_][2] r[frdata][10]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][11]_i_1 - 
nets: {r[frdata][11]_i_1_n_0 r[frdata][11]_i_1/O}, {r_reg[ar_n_0_][11] r[frdata][11]_i_1/I0}, {hsize[1] r[frdata][11]_i_1/I1}, {hsize[0] r[frdata][11]_i_1/I2}, {r_reg[ar_n_0_][3] r[frdata][11]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][12]_i_1 - 
nets: {r[frdata][12]_i_1_n_0 r[frdata][12]_i_1/O}, {r_reg[ar_n_0_][12] r[frdata][12]_i_1/I0}, {hsize[1] r[frdata][12]_i_1/I1}, {hsize[0] r[frdata][12]_i_1/I2}, {r_reg[ar_n_0_][4] r[frdata][12]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][13]_i_1 - 
nets: {r[frdata][13]_i_1_n_0 r[frdata][13]_i_1/O}, {r_reg[ar_n_0_][13] r[frdata][13]_i_1/I0}, {hsize[1] r[frdata][13]_i_1/I1}, {hsize[0] r[frdata][13]_i_1/I2}, {r_reg[ar_n_0_][5] r[frdata][13]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][14]_i_1 - 
nets: {r[frdata][14]_i_1_n_0 r[frdata][14]_i_1/O}, {r_reg[ar_n_0_][14] r[frdata][14]_i_1/I0}, {hsize[1] r[frdata][14]_i_1/I1}, {hsize[0] r[frdata][14]_i_1/I2}, {r_reg[ar_n_0_][6] r[frdata][14]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][15]_i_1 - 
nets: {r[frdata][15]_i_1_n_0 r[frdata][15]_i_1/O}, {r_reg[ar_n_0_][15] r[frdata][15]_i_1/I0}, {hsize[1] r[frdata][15]_i_1/I1}, {hsize[0] r[frdata][15]_i_1/I2}, {r_reg[ar_n_0_][7] r[frdata][15]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][16]_i_1 - 
nets: {r[frdata][16]_i_1_n_0 r[frdata][16]_i_1/O}, {r_reg[ar_n_0_][16] r[frdata][16]_i_1/I0}, {hsize[1] r[frdata][16]_i_1/I1}, {r_reg[ar_n_0_][0] r[frdata][16]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X0Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][17]_i_1 - 
nets: {r[frdata][17]_i_1_n_0 r[frdata][17]_i_1/O}, {r_reg[ar_n_0_][17] r[frdata][17]_i_1/I0}, {hsize[1] r[frdata][17]_i_1/I1}, {r_reg[ar_n_0_][1] r[frdata][17]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][18]_i_1 - 
nets: {r[frdata][18]_i_1_n_0 r[frdata][18]_i_1/O}, {r_reg[ar_n_0_][18] r[frdata][18]_i_1/I0}, {hsize[1] r[frdata][18]_i_1/I1}, {r_reg[ar_n_0_][2] r[frdata][18]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][19]_i_1 - 
nets: {r[frdata][19]_i_1_n_0 r[frdata][19]_i_1/O}, {r_reg[ar_n_0_][19] r[frdata][19]_i_1/I0}, {hsize[1] r[frdata][19]_i_1/I1}, {r_reg[ar_n_0_][3] r[frdata][19]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][20]_i_1 - 
nets: {r[frdata][20]_i_1_n_0 r[frdata][20]_i_1/O}, {r_reg[ar_n_0_][20] r[frdata][20]_i_1/I0}, {hsize[1] r[frdata][20]_i_1/I1}, {r_reg[ar_n_0_][4] r[frdata][20]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][21]_i_1 - 
nets: {r[frdata][21]_i_1_n_0 r[frdata][21]_i_1/O}, {r_reg[ar_n_0_][21] r[frdata][21]_i_1/I0}, {hsize[1] r[frdata][21]_i_1/I1}, {r_reg[ar_n_0_][5] r[frdata][21]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][22]_i_1 - 
nets: {r[frdata][22]_i_1_n_0 r[frdata][22]_i_1/O}, {r_reg[ar_n_0_][22] r[frdata][22]_i_1/I0}, {hsize[1] r[frdata][22]_i_1/I1}, {r_reg[ar_n_0_][6] r[frdata][22]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][23]_i_1 - 
nets: {r[frdata][23]_i_1_n_0 r[frdata][23]_i_1/O}, {r_reg[ar_n_0_][23] r[frdata][23]_i_1/I0}, {hsize[1] r[frdata][23]_i_1/I1}, {r_reg[ar_n_0_][7] r[frdata][23]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[frdata][24]_i_1 - 
nets: {r[frdata][24]_i_1_n_0 r[frdata][24]_i_1/O}, {r_reg[ar_n_0_][0] r[frdata][24]_i_1/I0}, {hsize[0] r[frdata][24]_i_1/I1}, {r_reg[ar_n_0_][8] r[frdata][24]_i_1/I2}, {hsize[1] r[frdata][24]_i_1/I3}, {r_reg[ar_n_0_][24] r[frdata][24]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][25]_i_1 - 
nets: {r[frdata][25]_i_1_n_0 r[frdata][25]_i_1/O}, {r_reg[ar_n_0_][1] r[frdata][25]_i_1/I0}, {hsize[0] r[frdata][25]_i_1/I1}, {r_reg[ar_n_0_][9] r[frdata][25]_i_1/I2}, {hsize[1] r[frdata][25]_i_1/I3}, {r_reg[ar_n_0_][25] r[frdata][25]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][26]_i_1 - 
nets: {r[frdata][26]_i_1_n_0 r[frdata][26]_i_1/O}, {r_reg[ar_n_0_][2] r[frdata][26]_i_1/I0}, {hsize[0] r[frdata][26]_i_1/I1}, {r_reg[ar_n_0_][10] r[frdata][26]_i_1/I2}, {hsize[1] r[frdata][26]_i_1/I3}, {r_reg[ar_n_0_][26] r[frdata][26]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][27]_i_1 - 
nets: {r[frdata][27]_i_1_n_0 r[frdata][27]_i_1/O}, {r_reg[ar_n_0_][3] r[frdata][27]_i_1/I0}, {hsize[0] r[frdata][27]_i_1/I1}, {r_reg[ar_n_0_][11] r[frdata][27]_i_1/I2}, {hsize[1] r[frdata][27]_i_1/I3}, {r_reg[ar_n_0_][27] r[frdata][27]_i_1/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][28]_i_1 - 
nets: {r[frdata][28]_i_1_n_0 r[frdata][28]_i_1/O}, {r_reg[ar_n_0_][4] r[frdata][28]_i_1/I0}, {hsize[0] r[frdata][28]_i_1/I1}, {r_reg[ar_n_0_][12] r[frdata][28]_i_1/I2}, {hsize[1] r[frdata][28]_i_1/I3}, {r_reg[ar_n_0_][28] r[frdata][28]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][29]_i_1 - 
nets: {r[frdata][29]_i_1_n_0 r[frdata][29]_i_1/O}, {r_reg[ar_n_0_][5] r[frdata][29]_i_1/I0}, {hsize[0] r[frdata][29]_i_1/I1}, {r_reg[ar_n_0_][13] r[frdata][29]_i_1/I2}, {hsize[1] r[frdata][29]_i_1/I3}, {r_reg[ar_n_0_][29] r[frdata][29]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][30]_i_1 - 
nets: {r[frdata][30]_i_1_n_0 r[frdata][30]_i_1/O}, {r_reg[ar_n_0_][6] r[frdata][30]_i_1/I0}, {hsize[0] r[frdata][30]_i_1/I1}, {r_reg[ar_n_0_][14] r[frdata][30]_i_1/I2}, {hsize[1] r[frdata][30]_i_1/I3}, {r_reg[ar_n_0_][30] r[frdata][30]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][31]_i_1 - 
nets: {v[frdata] r[frdata][31]_i_1/O}, {r_reg[spi][state][0] r[frdata][31]_i_1/I0}, {r_reg[spi][state][1] r[frdata][31]_i_1/I1}, {spio[ready] r[frdata][31]_i_1/I2}, {hsize[2] r[frdata][31]_i_1/I3}, {r[frdata][31]_i_3_n_0 r[frdata][31]_i_1/I4}, {v[bcnt][0] r[frdata][31]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0001000000000000, 
LOC: SLICE_X3Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[frdata][31]_i_2 - 
nets: {r[frdata][31]_i_2_n_0 r[frdata][31]_i_2/O}, {r_reg[ar_n_0_][7] r[frdata][31]_i_2/I0}, {hsize[0] r[frdata][31]_i_2/I1}, {r_reg[ar_n_0_][15] r[frdata][31]_i_2/I2}, {hsize[1] r[frdata][31]_i_2/I3}, {r_reg[ar_n_0_][31] r[frdata][31]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFE200E2, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[frdata][31]_i_3 - 
nets: {r[frdata][31]_i_3_n_0 r[frdata][31]_i_3/O}, {hsize[1] r[frdata][31]_i_3/I0}, {hsize[0] r[frdata][31]_i_3/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[frdata][8]_i_1 - 
nets: {r[frdata][8]_i_1_n_0 r[frdata][8]_i_1/O}, {r_reg[ar_n_0_][8] r[frdata][8]_i_1/I0}, {hsize[1] r[frdata][8]_i_1/I1}, {hsize[0] r[frdata][8]_i_1/I2}, {r_reg[ar_n_0_][0] r[frdata][8]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[frdata][9]_i_1 - 
nets: {r[frdata][9]_i_1_n_0 r[frdata][9]_i_1/O}, {r_reg[ar_n_0_][9] r[frdata][9]_i_1/I0}, {hsize[1] r[frdata][9]_i_1/I1}, {hsize[0] r[frdata][9]_i_1/I2}, {r_reg[ar_n_0_][1] r[frdata][9]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[go]_i_1 - 
nets: {r[go]_i_1_n_0 r[go]_i_1/O}, {r[go]_i_2_n_0 r[go]_i_1/I0}, {r_reg[spimstate]0 r[go]_i_1/I1}, {r[go]_i_3_n_0 r[go]_i_1/I2}, {r_reg[go]_i_4_n_0 r[go]_i_1/I3}, {spio[sck] r[go]_i_1/I4}, {r[go]_i_5_n_0 r[go]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2222222222222022, 
LOC: SLICE_X7Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_10 - 
nets: {r[go]_i_10_n_0 r[go]_i_10/O}, {r_reg[spi][state][1] r[go]_i_10/I0}, {v[bcnt][0] r[go]_i_10/I1}, {r_reg[seq]__0 r[go]_i_10/I2}, {spio[csn] r[go]_i_10/I3}, {read_flash r[go]_i_10/I4}, {v[stop] r[go]_i_10/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00040000, 
LOC: SLICE_X9Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_11 - 
nets: {r[go]_i_11_n_0 r[go]_i_11/O}, {r[seq]_i_2_n_0 r[go]_i_11/I0}, {r[go]_i_13_n_0 r[go]_i_11/I1}, {r_reg[go]__0 r[go]_i_11/I2}, {r_reg[spi][state][1] r[go]_i_11/I3}, {v[bcnt][0] r[go]_i_11/I4}, {v[stop] r[go]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEFF0000BA00, 
LOC: SLICE_X9Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_12 - 
nets: {v[stop] r[go]_i_12/O}, {r[spio][mosi]_i_11_n_0 r[go]_i_12/I0}, {r[spio][mosi]_i_12_n_0 r[go]_i_12/I1}, {r_reg[hsel]__0 r[go]_i_12/I2}, {r_reg[hmbsel_n_0_][1] r[go]_i_12/I3}, {r[go]_i_14_n_0 r[go]_i_12/I4}, {r_reg[stop_n_0_] r[go]_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00800000, 
LOC: SLICE_X9Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_13 - 
nets: {r[go]_i_13_n_0 r[go]_i_13/O}, {r_reg[spi][cnt_n_0_][3] r[go]_i_13/I0}, {r_reg[spi][cnt_n_0_][4] r[go]_i_13/I1}, {r[go]_i_15_n_0 r[go]_i_13/I2}, {p_31_in r[go]_i_13/I3}, {r_reg[bcnt_n_0_][1] r[go]_i_13/I4}, {r_reg[bcnt_n_0_][0] r[go]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFEFFFFFFFFFFFFFF, 
LOC: SLICE_X3Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_14 - 
nets: {r[go]_i_14_n_0 r[go]_i_14/O}, {r_reg[spimstate][1] r[go]_i_14/I0}, {r_reg[spimstate][0] r[go]_i_14/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X10Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[go]_i_15 - 
nets: {r[go]_i_15_n_0 r[go]_i_15/O}, {r_reg[spi][cnt_n_0_][1] r[go]_i_15/I0}, {r_reg[spi][cnt_n_0_][0] r[go]_i_15/I1}, {r_reg[spi][cnt_n_0_][2] r[go]_i_15/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[go]_i_2 - 
nets: {r[go]_i_2_n_0 r[go]_i_2/O}, {r[go]_i_6_n_0 r[go]_i_2/I0}, {r[go]_i_7_n_0 r[go]_i_2/I1}, {r[go]_i_8_n_0 r[go]_i_2/I2}, {r_reg[spi][state][0] r[go]_i_2/I3}, {r[go]_i_9_n_0 r[go]_i_2/I4}, {r_reg[go]__0 r[go]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFCCAFFFA0CCA000, 
LOC: SLICE_X11Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_3 - 
nets: {r[go]_i_3_n_0 r[go]_i_3/O}, {r_reg[timer_n_0_][0] r[go]_i_3/I0}, {spio[initialized] r[go]_i_3/I1}, {p_2_in[2] r[go]_i_3/I2}, {r_reg[go]__0 r[go]_i_3/I3}, {spio[sck] r[go]_i_3/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hA2A2A2FF, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[go]_i_5 - 
nets: {r[go]_i_5_n_0 r[go]_i_5/O}, {r_reg[bcnt_n_0_][0] r[go]_i_5/I0}, {r_reg[bcnt_n_0_][1] r[go]_i_5/I1}, {p_31_in r[go]_i_5/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X3Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[go]_i_6 - 
nets: {r[go]_i_6_n_0 r[go]_i_6/O}, {spio[sck] r[go]_i_6/I0}, {r_reg[spi][hburst_n_0_][0] r[go]_i_6/I1}, {r_reg[spi][state][1] r[go]_i_6/I2}, {FSM_sequential_r[spimstate][1]_i_5_n_0 r[go]_i_6/I3}, {r_reg[go]__0 r[go]_i_6/I4}, {v[bcnt][0] r[go]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFF00FF00FF00FF1F, 
LOC: SLICE_X11Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_7 - 
nets: {r[go]_i_7_n_0 r[go]_i_7/O}, {r_reg[spi][state][1] r[go]_i_7/I0}, {v[bcnt][0] r[go]_i_7/I1}, {FSM_sequential_r[spimstate][1]_i_5_n_0 r[go]_i_7/I2}, {read_flash r[go]_i_7/I3}, {spio[csn] r[go]_i_7/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB0F0F4F0, 
LOC: SLICE_X10Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[go]_i_8 - 
nets: {r[go]_i_8_n_0 r[go]_i_8/O}, {spio[sck] r[go]_i_8/I0}, {r_reg[spi][hburst_n_0_][0] r[go]_i_8/I1}, {r_reg[spi][state][1] r[go]_i_8/I2}, {v[go] r[go]_i_8/I3}, {r_reg[go]__0 r[go]_i_8/I4}, {v[bcnt][0] r[go]_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFF00FF00FF00FF1F, 
LOC: SLICE_X10Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[go]_i_9 - 
nets: {r[go]_i_9_n_0 r[go]_i_9/O}, {r_reg[spi][state][1] r[go]_i_9/I0}, {v[bcnt][0] r[go]_i_9/I1}, {v[go] r[go]_i_9/I2}, {read_flash r[go]_i_9/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hF4F0, 
LOC: SLICE_X11Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[haddr][23]_i_1 - 
nets: {v[hsize] r[haddr][23]_i_1/O}, {ahbsi[hready] r[haddr][23]_i_1/I0}, {ahbsi[hsel][7] r[haddr][23]_i_1/I1}, {ahbsi[htrans][1] r[haddr][23]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X6Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[hburst][0]_i_1 - 
nets: {r[hburst][0]_i_1_n_0 r[hburst][0]_i_1/O}, {ahbsi[hburst][0] r[hburst][0]_i_1/I0}, {ahbsi[hmbsel][1] r[hburst][0]_i_1/I1}, {ahbsi[hready] r[hburst][0]_i_1/I2}, {ahbsi[hsel][7] r[hburst][0]_i_1/I3}, {ahbsi[htrans][1] r[hburst][0]_i_1/I4}, {r_reg[hburst] r[hburst][0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBFFFFFFF80000000, 
LOC: SLICE_X6Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hmbsel][0]_i_1 - 
nets: {r[hmbsel][0]_i_1_n_0 r[hmbsel][0]_i_1/O}, {ahbsi[hmbsel][0] r[hmbsel][0]_i_1/I0}, {ahbsi[hready] r[hmbsel][0]_i_1/I1}, {ahbsi[hsel][7] r[hmbsel][0]_i_1/I2}, {ahbsi[htrans][1] r[hmbsel][0]_i_1/I3}, {p_0_in40_in r[hmbsel][0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFFF8000, 
LOC: SLICE_X4Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[hmbsel][1]_i_1 - 
nets: {r[hmbsel][1]_i_1_n_0 r[hmbsel][1]_i_1/O}, {ahbsi[hmbsel][1] r[hmbsel][1]_i_1/I0}, {ahbsi[hready] r[hmbsel][1]_i_1/I1}, {ahbsi[hsel][7] r[hmbsel][1]_i_1/I2}, {ahbsi[htrans][1] r[hmbsel][1]_i_1/I3}, {r_reg[hmbsel_n_0_][1] r[hmbsel][1]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hBFFF8000, 
LOC: SLICE_X4Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[hold]_i_1 - 
nets: {r[hold]_i_1_n_0 r[hold]_i_1/O}, {r[hold]_i_2_n_0 r[hold]_i_1/I0}, {r[hold]_i_3_n_0 r[hold]_i_1/I1}, {r[hold]_i_4_n_0 r[hold]_i_1/I2}, {r[hold]_i_5_n_0 r[hold]_i_1/I3}, {r_reg[hold_n_0_] r[hold]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEEEFEEE0, 
LOC: SLICE_X7Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[hold]_i_2 - 
nets: {r[hold]_i_2_n_0 r[hold]_i_2/O}, {r[hold]_i_6_n_0 r[hold]_i_2/I0}, {r_reg[seq]__0 r[hold]_i_2/I1}, {v[bcnt][0] r[hold]_i_2/I2}, {r_reg[bd_n_0_] r[hold]_i_2/I3}, {r_reg[spimstate][1] r[hold]_i_2/I4}, {r_reg[spi][state][1] r[hold]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF0F0F0F0B0000000, 
LOC: SLICE_X10Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hold]_i_3 - 
nets: {r[hold]_i_3_n_0 r[hold]_i_3/O}, {r[reg][stat][done]_i_2_n_0 r[hold]_i_3/I0}, {r_reg[spi][state][0] r[hold]_i_3/I1}, {v[bcnt][0] r[hold]_i_3/I2}, {r_reg[spimstate][1] r[hold]_i_3/I3}, {r_reg[bd_n_0_] r[hold]_i_3/I4}, {r_reg[spi][state][1] r[hold]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCFC4C4C4C3C3C3C3, 
LOC: SLICE_X7Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hold]_i_4 - 
nets: {r[hold]_i_4_n_0 r[hold]_i_4/O}, {r[hold]_i_6_n_0 r[hold]_i_4/I0}, {r_reg[seq]__0 r[hold]_i_4/I1}, {v[bcnt][0] r[hold]_i_4/I2}, {r_reg[bd_n_0_] r[hold]_i_4/I3}, {r[hold]_i_7_n_0 r[hold]_i_4/I4}, {r_reg[spi][state][1] r[hold]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF0F0F0F0FFFF4F40, 
LOC: SLICE_X10Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hold]_i_5 - 
nets: {r[hold]_i_5_n_0 r[hold]_i_5/O}, {r_reg[go]__0 r[hold]_i_5/I0}, {spio[sck] r[hold]_i_5/I1}, {r_reg[spi][state][0] r[hold]_i_5/I2}, {v[bcnt][0] r[hold]_i_5/I3}, {r[hold]_i_7_n_0 r[hold]_i_5/I4}, {r_reg[spi][state][1] r[hold]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hF0FFF010F00FF00F, 
LOC: SLICE_X10Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hold]_i_6 - 
nets: {r[hold]_i_6_n_0 r[hold]_i_6/O}, {spio[csn] r[hold]_i_6/I0}, {r_reg[spimstate][1] r[hold]_i_6/I1}, {r_reg[spimstate][0] r[hold]_i_6/I2}, {r_reg[hsel]__0 r[hold]_i_6/I3}, {r_reg[hmbsel_n_0_][1] r[hold]_i_6/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFEFFFFFF, 
LOC: SLICE_X10Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[hold]_i_7 - 
nets: {r[hold]_i_7_n_0 r[hold]_i_7/O}, {FSM_sequential_r[spimstate][1]_i_5_n_0 r[hold]_i_7/I0}, {r_reg[hsel]__0 r[hold]_i_7/I1}, {r_reg[hmbsel_n_0_][1] r[hold]_i_7/I2}, {r_reg[spimstate][1] r[hold]_i_7/I3}, {r_reg[bd_n_0_] r[hold]_i_7/I4}, {r_reg[spimstate][0] r[hold]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FF080008, 
LOC: SLICE_X11Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hready]_i_1 - 
nets: {r_reg[spimstate]0 r[hready]_i_1/O}, {r_reg[rst]__0 r[hready]_i_1/I0}, {rstn r[hready]_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X6Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[hready]_i_2 - 
nets: {v[hready] r[hready]_i_2/O}, {r[hready]_i_3_n_0 r[hready]_i_2/I0}, {r_reg[spimstate][0] r[hready]_i_2/I1}, {r_reg[spimstate][1] r[hready]_i_2/I2}, {r[hready]_i_4_n_0 r[hready]_i_2/I3}, {v[hsel]135_out r[hready]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFF04, 
LOC: SLICE_X4Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[hready]_i_3 - 
nets: {r[hready]_i_3_n_0 r[hready]_i_3/O}, {ahbsi[htrans][1] r[hready]_i_3/I0}, {ahbsi[hsel][7] r[hready]_i_3/I1}, {ahbsi[hready] r[hready]_i_3/I2}, {ahbso[hready] r[hready]_i_3/I3}, {ahbso[hresp][0] r[hready]_i_3/I4}, {spio[ready] r[hready]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h7F7F7F00FFFFFFFF, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hready]_i_4 - 
nets: {r[hready]_i_4_n_0 r[hready]_i_4/O}, {ahbso[hresp][0] r[hready]_i_4/I0}, {ahbso[hready] r[hready]_i_4/I1}, {r[hresp][0]_i_3_n_0 r[hready]_i_4/I2}, {ahbsi[hmbsel][0] r[hready]_i_4/I3}, {ahbsi[hwrite] r[hready]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEEE0E0E0, 
LOC: SLICE_X4Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[hresp][0]_i_1 - 
nets: {r[hresp][0]_i_1_n_0 r[hresp][0]_i_1/O}, {r[hresp][0]_i_2_n_0 r[hresp][0]_i_1/I0}, {spio[ready] r[hresp][0]_i_1/I1}, {r[hresp][0]_i_3_n_0 r[hresp][0]_i_1/I2}, {r[hresp][0]_i_4_n_0 r[hresp][0]_i_1/I3}, {ahbso[hready] r[hresp][0]_i_1/I4}, {ahbso[hresp][0] r[hresp][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0105F3FF01050105, 
LOC: SLICE_X4Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hresp][0]_i_2 - 
nets: {r[hresp][0]_i_2_n_0 r[hresp][0]_i_2/O}, {ahbsi[hwrite] r[hresp][0]_i_2/I0}, {spio[initialized] r[hresp][0]_i_2/I1}, {r_reg[spimstate][0] r[hresp][0]_i_2/I2}, {r_reg[spimstate][1] r[hresp][0]_i_2/I3}, {p_2_in[0] r[hresp][0]_i_2/I4}, {ahbsi[hmbsel][1] r[hresp][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00004044FFFFFFFF, 
LOC: SLICE_X4Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hresp][0]_i_3 - 
nets: {r[hresp][0]_i_3_n_0 r[hresp][0]_i_3/O}, {ahbsi[htrans][1] r[hresp][0]_i_3/I0}, {ahbsi[hsel][7] r[hresp][0]_i_3/I1}, {ahbsi[hready] r[hresp][0]_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X4Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[hresp][0]_i_4 - 
nets: {r[hresp][0]_i_4_n_0 r[hresp][0]_i_4/O}, {r_reg[spimstate][0] r[hresp][0]_i_4/I0}, {r_reg[spimstate][1] r[hresp][0]_i_4/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X2Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[hsel]_i_1 - 
nets: {r[hsel]_i_1_n_0 r[hsel]_i_1/O}, {v[hsel] r[hsel]_i_1/I0}, {r[hready]_i_3_n_0 r[hsel]_i_1/I1}, {r[hresp][0]_i_4_n_0 r[hsel]_i_1/I2}, {ahbsi[hready] r[hsel]_i_1/I3}, {v[hsel]135_out r[hsel]_i_1/I4}, {r_reg[hsel]__0 r[hsel]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEFAAAAAA20, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hsel]_i_2 - 
nets: {v[hsel] r[hsel]_i_2/O}, {r[hready]_i_3_n_0 r[hsel]_i_2/I0}, {r[hresp][0]_i_4_n_0 r[hsel]_i_2/I1}, {ahbsi[hsel][7] r[hsel]_i_2/I2}, {ahbsi[htrans][1] r[hsel]_i_2/I3}, {v[hsel]135_out r[hsel]_i_2/I4}, {r[hresp][0]_i_2_n_0 r[hsel]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000B00000000000, 
LOC: SLICE_X4Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[hwrite]_i_1 - 
nets: {r[hwrite]_i_1_n_0 r[hwrite]_i_1/O}, {ahbsi[hwrite] r[hwrite]_i_1/I0}, {ahbsi[hready] r[hwrite]_i_1/I1}, {ahbsi[hsel][7] r[hwrite]_i_1/I2}, {ahbsi[htrans][1] r[hwrite]_i_1/I3}, {r_reg[hwrite]__0 r[hwrite]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFFF8000, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[irq]_i_1 - 
nets: {v[irq] r[irq]_i_1/O}, {r_reg[spimstate][1] r[irq]_i_1/I0}, {r_reg[spimstate][0] r[irq]_i_1/I1}, {p_2_in[1] r[irq]_i_1/I2}, {r_reg[go]__0 r[irq]_i_1/I3}, {spio[sck] r[irq]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00000080, 
LOC: SLICE_X7Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[reg][ctrl][usrc]_i_1 - 
nets: {v[rst] r[reg][ctrl][usrc]_i_1/O}, {p_0_in[1] r[reg][ctrl][usrc]_i_1/I0}, {p_0_in[0] r[reg][ctrl][usrc]_i_1/I1}, {p_0_in[2] r[reg][ctrl][usrc]_i_1/I2}, {r[reg][ctrl][usrc]_i_2_n_0 r[reg][ctrl][usrc]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h0400, 
LOC: SLICE_X2Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[reg][ctrl][usrc]_i_2 - 
nets: {r[reg][ctrl][usrc]_i_2_n_0 r[reg][ctrl][usrc]_i_2/O}, {p_0_in[3] r[reg][ctrl][usrc]_i_2/I0}, {p_0_in[5] r[reg][ctrl][usrc]_i_2/I1}, {p_0_in[4] r[reg][ctrl][usrc]_i_2/I2}, {r_reg[hwrite]__0 r[reg][ctrl][usrc]_i_2/I3}, {p_0_in40_in r[reg][ctrl][usrc]_i_2/I4}, {r_reg[hsel]__0 r[reg][ctrl][usrc]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0100000000000000, 
LOC: SLICE_X5Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[reg][stat][busy]_i_1 - 
nets: {v[reg][stat][busy] r[reg][stat][busy]_i_1/O}, {r_reg[spimstate][0] r[reg][stat][busy]_i_1/I0}, {r_reg[spimstate][1] r[reg][stat][busy]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X6Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[reg][stat][done]_i_1 - 
nets: {r[reg][stat][done]_i_1_n_0 r[reg][stat][done]_i_1/O}, {ahbsi[hwdata][0] r[reg][stat][done]_i_1/I0}, {r[reg][stat][done]_i_2_n_0 r[reg][stat][done]_i_1/I1}, {r_reg[spimstate][0] r[reg][stat][done]_i_1/I2}, {r_reg[spimstate][1] r[reg][stat][done]_i_1/I3}, {v[reg][stat][done]2_out r[reg][stat][done]_i_1/I4}, {r_reg[reg][stat][done]__0 r[reg][stat][done]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7555FFFF30003000, 
LOC: SLICE_X5Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[reg][stat][done]_i_2 - 
nets: {r[reg][stat][done]_i_2_n_0 r[reg][stat][done]_i_2/O}, {spio[sck] r[reg][stat][done]_i_2/I0}, {r_reg[go]__0 r[reg][stat][done]_i_2/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X8Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[reg][stat][done]_i_3 - 
nets: {v[reg][stat][done]2_out r[reg][stat][done]_i_3/O}, {p_0_in[0] r[reg][stat][done]_i_3/I0}, {p_0_in[1] r[reg][stat][done]_i_3/I1}, {p_0_in[2] r[reg][stat][done]_i_3/I2}, {r[reg][ctrl][usrc]_i_2_n_0 r[reg][stat][done]_i_3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h0400, 
LOC: SLICE_X4Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[rrdata][0]_i_1 - 
nets: {r[rrdata][0]_i_1_n_0 r[rrdata][0]_i_1/O}, {r_reg[reg][stat][done]__0 r[rrdata][0]_i_1/I0}, {r_reg[ar_n_0_][0] r[rrdata][0]_i_1/I1}, {p_0_in[1] r[rrdata][0]_i_1/I2}, {r[rrdata][3]_i_3_n_0 r[rrdata][0]_i_1/I3}, {p_2_in[0] r[rrdata][0]_i_1/I4}, {p_0_in[0] r[rrdata][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00CF00C000AF00AF, 
LOC: SLICE_X5Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rrdata][1]_i_1 - 
nets: {r[rrdata][1]_i_1_n_0 r[rrdata][1]_i_1/O}, {r_reg[reg][stat][busy]__0 r[rrdata][1]_i_1/I0}, {r_reg[ar_n_0_][1] r[rrdata][1]_i_1/I1}, {p_0_in[1] r[rrdata][1]_i_1/I2}, {r[rrdata][3]_i_3_n_0 r[rrdata][1]_i_1/I3}, {p_2_in[1] r[rrdata][1]_i_1/I4}, {p_0_in[0] r[rrdata][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00CF00C000AF00AF, 
LOC: SLICE_X7Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rrdata][2]_i_1 - 
nets: {r[rrdata][2]_i_1_n_0 r[rrdata][2]_i_1/O}, {p_2_in[2] r[rrdata][2]_i_1/I0}, {spio[initialized] r[rrdata][2]_i_1/I1}, {r_reg[ar_n_0_][2] r[rrdata][2]_i_1/I2}, {r[rrdata][3]_i_3_n_0 r[rrdata][2]_i_1/I3}, {p_0_in[1] r[rrdata][2]_i_1/I4}, {p_0_in[0] r[rrdata][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00F000AA00CC0000, 
LOC: SLICE_X7Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[rrdata][3]_i_1 - 
nets: {v[hsel]135_out r[rrdata][3]_i_1/O}, {p_0_in40_in r[rrdata][3]_i_1/I0}, {r_reg[hsel]__0 r[rrdata][3]_i_1/I1}, {r_reg[hwrite]__0 r[rrdata][3]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X5Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[rrdata][3]_i_2 - 
nets: {r[rrdata][3]_i_2_n_0 r[rrdata][3]_i_2/O}, {spio[csn] r[rrdata][3]_i_2/I0}, {r_reg[ar_n_0_][3] r[rrdata][3]_i_2/I1}, {r[rrdata][3]_i_3_n_0 r[rrdata][3]_i_2/I2}, {p_0_in[1] r[rrdata][3]_i_2/I3}, {p_0_in[0] r[rrdata][3]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0C0A000F, 
LOC: SLICE_X7Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[rrdata][3]_i_3 - 
nets: {r[rrdata][3]_i_3_n_0 r[rrdata][3]_i_3/O}, {p_0_in[4] r[rrdata][3]_i_3/I0}, {p_0_in[5] r[rrdata][3]_i_3/I1}, {p_0_in[3] r[rrdata][3]_i_3/I2}, {p_0_in[2] r[rrdata][3]_i_3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X7Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[rrdata][7]_i_1 - 
nets: {r[rrdata][7]_i_1_n_0 r[rrdata][7]_i_1/O}, {r_reg[hwrite]__0 r[rrdata][7]_i_1/I0}, {r_reg[hsel]__0 r[rrdata][7]_i_1/I1}, {p_0_in40_in r[rrdata][7]_i_1/I2}, {r[rrdata][7]_i_2_n_0 r[rrdata][7]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0040, 
LOC: SLICE_X5Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[rrdata][7]_i_2 - 
nets: {r[rrdata][7]_i_2_n_0 r[rrdata][7]_i_2/O}, {p_0_in[4] r[rrdata][7]_i_2/I0}, {p_0_in[5] r[rrdata][7]_i_2/I1}, {p_0_in[3] r[rrdata][7]_i_2/I2}, {p_0_in[2] r[rrdata][7]_i_2/I3}, {p_0_in[1] r[rrdata][7]_i_2/I4}, {p_0_in[0] r[rrdata][7]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0001000000000000, 
LOC: SLICE_X5Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sample][0]_i_1 - 
nets: {r[sample][0]_i_1_n_0 r[sample][0]_i_1/O}, {r_reg[spimstate]0 r[sample][0]_i_1/I0}, {r_reg[go]__0 r[sample][0]_i_1/I1}, {spio[sck] r[sample][0]_i_1/I2}, {r_reg[timer_n_0_][0] r[sample][0]_i_1/I3}, {spio[initialized] r[sample][0]_i_1/I4}, {p_2_in[2] r[sample][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0004000404040004, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[seq]_i_1 - 
nets: {r[seq]_i_1_n_0 r[seq]_i_1/O}, {ahbsi[htrans][0] r[seq]_i_1/I0}, {r[seq]_i_2_n_0 r[seq]_i_1/I1}, {r[seq]_i_3_n_0 r[seq]_i_1/I2}, {ahbsi[hmbsel][1] r[seq]_i_1/I3}, {r[hresp][0]_i_3_n_0 r[seq]_i_1/I4}, {r_reg[seq]__0 r[seq]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEAFFC0C0EAC0, 
LOC: SLICE_X5Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[seq]_i_2 - 
nets: {r[seq]_i_2_n_0 r[seq]_i_2/O}, {r_reg[spi][hburst_n_0_][0] r[seq]_i_2/I0}, {r_reg[go]__0 r[seq]_i_2/I1}, {spio[sck] r[seq]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X8Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[seq]_i_3 - 
nets: {r[seq]_i_3_n_0 r[seq]_i_3/O}, {v[bcnt][0] r[seq]_i_3/I0}, {r_reg[spi][state][0] r[seq]_i_3/I1}, {r_reg[spi][state][1] r[seq]_i_3/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X5Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[spi][cnt][0]_i_1 - 
nets: {v[spi][cnt][0] r[spi][cnt][0]_i_1/O}, {r[spi][cnt][0]_i_2_n_0 r[spi][cnt][0]_i_1/I0}, {r_reg[spi][state][1] r[spi][cnt][0]_i_1/I1}, {hsize[2] r[spi][cnt][0]_i_1/I2}, {hsize[1] r[spi][cnt][0]_i_1/I3}, {hsize[0] r[spi][cnt][0]_i_1/I4}, {v[bcnt][0] r[spi][cnt][0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBBBBBB8BBBBBBBB, 
LOC: SLICE_X7Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][0]_i_2 - 
nets: {r[spi][cnt][0]_i_2_n_0 r[spi][cnt][0]_i_2/O}, {r_reg[spi][state][0] r[spi][cnt][0]_i_2/I0}, {hsize[2] r[spi][cnt][0]_i_2/I1}, {hsize[0] r[spi][cnt][0]_i_2/I2}, {hsize[1] r[spi][cnt][0]_i_2/I3}, {r_reg[spi][cnt_n_0_][0] r[spi][cnt][0]_i_2/I4}, {r[spi][cnt][3]_i_3_n_0 r[spi][cnt][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000FFFF5554FFFE, 
LOC: SLICE_X7Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][1]_i_1 - 
nets: {v[spi][cnt][1] r[spi][cnt][1]_i_1/O}, {r[spi][cnt][1]_i_2_n_0 r[spi][cnt][1]_i_1/I0}, {r_reg[spi][state][1] r[spi][cnt][1]_i_1/I1}, {hsize[2] r[spi][cnt][1]_i_1/I2}, {hsize[1] r[spi][cnt][1]_i_1/I3}, {v[bcnt][0] r[spi][cnt][1]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBBB8BBBB, 
LOC: SLICE_X5Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spi][cnt][1]_i_2 - 
nets: {r[spi][cnt][1]_i_2_n_0 r[spi][cnt][1]_i_2/O}, {r_reg[spi][state][0] r[spi][cnt][1]_i_2/I0}, {hsize[2] r[spi][cnt][1]_i_2/I1}, {hsize[1] r[spi][cnt][1]_i_2/I2}, {r[spi][cnt][3]_i_3_n_0 r[spi][cnt][1]_i_2/I3}, {r_reg[spi][cnt_n_0_][1] r[spi][cnt][1]_i_2/I4}, {r_reg[spi][cnt_n_0_][0] r[spi][cnt][1]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFE00540054FFFE, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][2]_i_1 - 
nets: {v[spi][cnt][2] r[spi][cnt][2]_i_1/O}, {r[spi][cnt][2]_i_2_n_0 r[spi][cnt][2]_i_1/I0}, {r_reg[spi][state][1] r[spi][cnt][2]_i_1/I1}, {v[bcnt][0] r[spi][cnt][2]_i_1/I2}, {hsize[1] r[spi][cnt][2]_i_1/I3}, {hsize[0] r[spi][cnt][2]_i_1/I4}, {hsize[2] r[spi][cnt][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B8888888, 
LOC: SLICE_X7Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][2]_i_2 - 
nets: {r[spi][cnt][2]_i_2_n_0 r[spi][cnt][2]_i_2/O}, {r_reg[spi][state][0] r[spi][cnt][2]_i_2/I0}, {hsize[2] r[spi][cnt][2]_i_2/I1}, {hsize[0] r[spi][cnt][2]_i_2/I2}, {hsize[1] r[spi][cnt][2]_i_2/I3}, {r[spi][cnt][2]_i_3_n_0 r[spi][cnt][2]_i_2/I4}, {r[spi][cnt][3]_i_3_n_0 r[spi][cnt][2]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF0000FEEE5444, 
LOC: SLICE_X7Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][2]_i_3 - 
nets: {r[spi][cnt][2]_i_3_n_0 r[spi][cnt][2]_i_3/O}, {r_reg[spi][cnt_n_0_][2] r[spi][cnt][2]_i_3/I0}, {r_reg[spi][cnt_n_0_][0] r[spi][cnt][2]_i_3/I1}, {r_reg[spi][cnt_n_0_][1] r[spi][cnt][2]_i_3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hA9, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[spi][cnt][3]_i_1 - 
nets: {v[spi][cnt][3] r[spi][cnt][3]_i_1/O}, {r_reg[spi][state][0] r[spi][cnt][3]_i_1/I0}, {r[spi][cnt][3]_i_2_n_0 r[spi][cnt][3]_i_1/I1}, {r[spi][cnt][3]_i_3_n_0 r[spi][cnt][3]_i_1/I2}, {r_reg[spi][state][1] r[spi][cnt][3]_i_1/I3}, {v[bcnt][0] r[spi][cnt][3]_i_1/I4}, {hsize[2] r[spi][cnt][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDFFCD00C800C800, 
LOC: SLICE_X5Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][3]_i_2 - 
nets: {r[spi][cnt][3]_i_2_n_0 r[spi][cnt][3]_i_2/O}, {r_reg[spi][cnt_n_0_][3] r[spi][cnt][3]_i_2/I0}, {r_reg[spi][cnt_n_0_][1] r[spi][cnt][3]_i_2/I1}, {r_reg[spi][cnt_n_0_][0] r[spi][cnt][3]_i_2/I2}, {r_reg[spi][cnt_n_0_][2] r[spi][cnt][3]_i_2/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hAAA9, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[spi][cnt][3]_i_3 - 
nets: {r[spi][cnt][3]_i_3_n_0 r[spi][cnt][3]_i_3/O}, {r_reg[spi][cnt_n_0_][1] r[spi][cnt][3]_i_3/I0}, {r_reg[spi][cnt_n_0_][0] r[spi][cnt][3]_i_3/I1}, {r_reg[spi][cnt_n_0_][2] r[spi][cnt][3]_i_3/I2}, {r_reg[spi][cnt_n_0_][4] r[spi][cnt][3]_i_3/I3}, {r_reg[spi][cnt_n_0_][3] r[spi][cnt][3]_i_3/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spi][cnt][4]_i_1 - 
nets: {r[spi][cnt][4]_i_1_n_0 r[spi][cnt][4]_i_1/O}, {rin[bd] r[spi][cnt][4]_i_1/I0}, {r_reg[spi][state][0] r[spi][cnt][4]_i_1/I1}, {r_reg[bd_n_0_] r[spi][cnt][4]_i_1/I2}, {r_reg[spi][state][1] r[spi][cnt][4]_i_1/I3}, {v[bcnt][0] r[spi][cnt][4]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0033B8CC, 
LOC: SLICE_X5Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spi][cnt][4]_i_2 - 
nets: {v[spi][cnt][4] r[spi][cnt][4]_i_2/O}, {r[spi][cnt][4]_i_3_n_0 r[spi][cnt][4]_i_2/I0}, {r_reg[spi][state][1] r[spi][cnt][4]_i_2/I1}, {v[bcnt][0] r[spi][cnt][4]_i_2/I2}, {hsize[2] r[spi][cnt][4]_i_2/I3}, {hsize[1] r[spi][cnt][4]_i_2/I4}, {hsize[0] r[spi][cnt][4]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB888B888B8888888, 
LOC: SLICE_X5Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][4]_i_3 - 
nets: {r[spi][cnt][4]_i_3_n_0 r[spi][cnt][4]_i_3/O}, {r_reg[spi][state][0] r[spi][cnt][4]_i_3/I0}, {r[spi][cnt][4]_i_4_n_0 r[spi][cnt][4]_i_3/I1}, {hsize[1] r[spi][cnt][4]_i_3/I2}, {hsize[0] r[spi][cnt][4]_i_3/I3}, {hsize[2] r[spi][cnt][4]_i_3/I4}, {r[spi][cnt][3]_i_3_n_0 r[spi][cnt][4]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hCCCCCCCCDDD88888, 
LOC: SLICE_X5Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spi][cnt][4]_i_4 - 
nets: {r[spi][cnt][4]_i_4_n_0 r[spi][cnt][4]_i_4/O}, {r_reg[spi][cnt_n_0_][3] r[spi][cnt][4]_i_4/I0}, {r_reg[spi][cnt_n_0_][4] r[spi][cnt][4]_i_4/I1}, {r_reg[spi][cnt_n_0_][1] r[spi][cnt][4]_i_4/I2}, {r_reg[spi][cnt_n_0_][0] r[spi][cnt][4]_i_4/I3}, {r_reg[spi][cnt_n_0_][2] r[spi][cnt][4]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hCCCCCCC9, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spi][hburst][0]_i_1 - 
nets: {v[spi][hsize] r[spi][hburst][0]_i_1/O}, {v[bcnt][0] r[spi][hburst][0]_i_1/I0}, {r_reg[spi][state][1] r[spi][hburst][0]_i_1/I1}, {r_reg[spi][state][0] r[spi][hburst][0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X10Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[spio][csn]_i_1 - 
nets: {r[spio][csn]_i_1_n_0 r[spio][csn]_i_1/O}, {r[spio][csn]_i_2_n_0 r[spio][csn]_i_1/I0}, {r[spio][csn]_i_3_n_0 r[spio][csn]_i_1/I1}, {r[spio][csn]_i_4_n_0 r[spio][csn]_i_1/I2}, {r_reg[spi][state][0] r[spio][csn]_i_1/I3}, {r[spio][csn]_i_5_n_0 r[spio][csn]_i_1/I4}, {spio[csn] r[spio][csn]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFCCAFFFA0CCA000, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][csn]_i_10 - 
nets: {r[spio][csn]_i_10_n_0 r[spio][csn]_i_10/O}, {v[spio][csn]27_out r[spio][csn]_i_10/I0}, {r_reg[seq]__0 r[spio][csn]_i_10/I1}, {r_reg[go]__0 r[spio][csn]_i_10/I2}, {spio[sck] r[spio][csn]_i_10/I3}, {spio[initialized] r[spio][csn]_i_10/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hAAABAAAA, 
LOC: SLICE_X8Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spio][csn]_i_11 - 
nets: {v[spio][csn]27_out r[spio][csn]_i_11/O}, {ahbsi[hwdata][0] r[spio][csn]_i_11/I0}, {p_2_in[0] r[spio][csn]_i_11/I1}, {p_0_in[0] r[spio][csn]_i_11/I2}, {p_0_in[1] r[spio][csn]_i_11/I3}, {p_0_in[2] r[spio][csn]_i_11/I4}, {r[reg][ctrl][usrc]_i_2_n_0 r[spio][csn]_i_11/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h000000E000000000, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][csn]_i_12 - 
nets: {r[spio][csn]_i_12_n_0 r[spio][csn]_i_12/O}, {spio[csn] r[spio][csn]_i_12/I0}, {v[spio][csn]27_out r[spio][csn]_i_12/I1}, {r_reg[seq]__0 r[spio][csn]_i_12/I2}, {read_flash r[spio][csn]_i_12/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hEFCC, 
LOC: SLICE_X8Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[spio][csn]_i_2 - 
nets: {r[spio][csn]_i_2_n_0 r[spio][csn]_i_2/O}, {r[spio][csn]_i_6_n_0 r[spio][csn]_i_2/I0}, {r[reg][stat][done]_i_2_n_0 r[spio][csn]_i_2/I1}, {r_reg[spi][hburst_n_0_][0] r[spio][csn]_i_2/I2}, {r_reg[spi][state][1] r[spio][csn]_i_2/I3}, {v[spio][csn]22_in r[spio][csn]_i_2/I4}, {v[bcnt][0] r[spio][csn]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAFFFF0300, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][csn]_i_3 - 
nets: {r[spio][csn]_i_3_n_0 r[spio][csn]_i_3/O}, {r_reg[spi][state][1] r[spio][csn]_i_3/I0}, {r[spio][csn]_i_8_n_0 r[spio][csn]_i_3/I1}, {v[spio][csn]22_in r[spio][csn]_i_3/I2}, {r[spio][csn]_i_9_n_0 r[spio][csn]_i_3/I3}, {v[bcnt][0] r[spio][csn]_i_3/I4}, {r[spio][csn]_i_6_n_0 r[spio][csn]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFEEEF5F55444A0A0, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][csn]_i_4 - 
nets: {r[spio][csn]_i_4_n_0 r[spio][csn]_i_4/O}, {r[spio][csn]_i_10_n_0 r[spio][csn]_i_4/I0}, {r[reg][stat][done]_i_2_n_0 r[spio][csn]_i_4/I1}, {r_reg[spi][hburst_n_0_][0] r[spio][csn]_i_4/I2}, {r_reg[spi][state][1] r[spio][csn]_i_4/I3}, {v[spio][csn]27_out r[spio][csn]_i_4/I4}, {v[bcnt][0] r[spio][csn]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAFFFF0300, 
LOC: SLICE_X8Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][csn]_i_5 - 
nets: {r[spio][csn]_i_5_n_0 r[spio][csn]_i_5/O}, {v[spio][csn]27_out r[spio][csn]_i_5/I0}, {r_reg[spi][state][1] r[spio][csn]_i_5/I1}, {r[spio][csn]_i_12_n_0 r[spio][csn]_i_5/I2}, {v[bcnt][0] r[spio][csn]_i_5/I3}, {r[spio][csn]_i_10_n_0 r[spio][csn]_i_5/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X8Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spio][csn]_i_6 - 
nets: {r[spio][csn]_i_6_n_0 r[spio][csn]_i_6/O}, {r_reg[seq]__0 r[spio][csn]_i_6/I0}, {r[reg][stat][done]_i_2_n_0 r[spio][csn]_i_6/I1}, {spio[initialized] r[spio][csn]_i_6/I2}, {ahbsi[hwdata][3] r[spio][csn]_i_6/I3}, {p_2_in[0] r[spio][csn]_i_6/I4}, {ahbsi[hwdata][0] r[spio][csn]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEF00EF00EFEFEF00, 
LOC: SLICE_X5Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][csn]_i_7 - 
nets: {v[spio][csn]22_in r[spio][csn]_i_7/O}, {ahbsi[hwdata][0] r[spio][csn]_i_7/I0}, {p_2_in[0] r[spio][csn]_i_7/I1}, {ahbsi[hwdata][3] r[spio][csn]_i_7/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hF4, 
LOC: SLICE_X5Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[spio][csn]_i_8 - 
nets: {r[spio][csn]_i_8_n_0 r[spio][csn]_i_8/O}, {r_reg[hmbsel_n_0_][1] r[spio][csn]_i_8/I0}, {r_reg[hsel]__0 r[spio][csn]_i_8/I1}, {r_reg[spimstate][0] r[spio][csn]_i_8/I2}, {r_reg[spimstate][1] r[spio][csn]_i_8/I3}, {spio[csn] r[spio][csn]_i_8/I4}, {r_reg[seq]__0 r[spio][csn]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000008, 
LOC: SLICE_X8Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][csn]_i_9 - 
nets: {r[spio][csn]_i_9_n_0 r[spio][csn]_i_9/O}, {spio[csn] r[spio][csn]_i_9/I0}, {r_reg[spimstate][1] r[spio][csn]_i_9/I1}, {r_reg[spimstate][0] r[spio][csn]_i_9/I2}, {r_reg[hsel]__0 r[spio][csn]_i_9/I3}, {r_reg[hmbsel_n_0_][1] r[spio][csn]_i_9/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFDFFFFFF, 
LOC: SLICE_X8Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spio][initialized]_i_1 - 
nets: {r[spio][initialized]_i_1_n_0 r[spio][initialized]_i_1/O}, {r_reg[spi][state][0] r[spio][initialized]_i_1/I0}, {v[bcnt][0] r[spio][initialized]_i_1/I1}, {r_reg[spi][state][1] r[spio][initialized]_i_1/I2}, {spio[initialized] r[spio][initialized]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hFFC9, 
LOC: SLICE_X6Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[spio][mosi]_i_1 - 
nets: {r[spio][mosi]_i_1_n_0 r[spio][mosi]_i_1/O}, {spio[mosi] r[spio][mosi]_i_1/I0}, {r[spio][mosi]_i_2_n_0 r[spio][mosi]_i_1/I1}, {r[spio][mosi]_i_3_n_0 r[spio][mosi]_i_1/I2}, {r_reg[spi][state][0] r[spio][mosi]_i_1/I3}, {r[spio][mosi]_i_4_n_0 r[spio][mosi]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X5Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spio][mosi]_i_10 - 
nets: {r[spio][mosi]_i_10_n_0 r[spio][mosi]_i_10/O}, {ahbsi[hwdata][7] r[spio][mosi]_i_10/I0}, {r[spio][mosi]_i_7_n_0 r[spio][mosi]_i_10/I1}, {r_reg[sreg]__0[7] r[spio][mosi]_i_10/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[spio][mosi]_i_11 - 
nets: {r[spio][mosi]_i_11_n_0 r[spio][mosi]_i_11/O}, {p_0_in[1] r[spio][mosi]_i_11/I0}, {p_0_in[0] r[spio][mosi]_i_11/I1}, {p_2_in[0] r[spio][mosi]_i_11/I2}, {p_0_in[2] r[spio][mosi]_i_11/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h1000, 
LOC: SLICE_X9Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[spio][mosi]_i_12 - 
nets: {r[spio][mosi]_i_12_n_0 r[spio][mosi]_i_12/O}, {r_reg[hwrite]__0 r[spio][mosi]_i_12/I0}, {p_0_in[4] r[spio][mosi]_i_12/I1}, {p_0_in[5] r[spio][mosi]_i_12/I2}, {p_0_in[3] r[spio][mosi]_i_12/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0002, 
LOC: SLICE_X7Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[spio][mosi]_i_2 - 
nets: {r[spio][mosi]_i_2_n_0 r[spio][mosi]_i_2/O}, {v[go] r[spio][mosi]_i_2/I0}, {r[spio][mosi]_i_6_n_0 r[spio][mosi]_i_2/I1}, {r_reg[spi][state][0] r[spio][mosi]_i_2/I2}, {r[go]_i_3_n_0 r[spio][mosi]_i_2/I3}, {spio[sck] r[spio][mosi]_i_2/I4}, {r_reg[go]__0 r[spio][mosi]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h550055FF15FF15FF, 
LOC: SLICE_X7Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][mosi]_i_3 - 
nets: {r[spio][mosi]_i_3_n_0 r[spio][mosi]_i_3/O}, {r_reg[ar_n_0_][23] r[spio][mosi]_i_3/I0}, {rin[bd] r[spio][mosi]_i_3/I1}, {r[spio][mosi]_i_6_n_0 r[spio][mosi]_i_3/I2}, {ahbsi[hwdata][7] r[spio][mosi]_i_3/I3}, {r[spio][mosi]_i_7_n_0 r[spio][mosi]_i_3/I4}, {r_reg[sreg]__0[7] r[spio][mosi]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X2Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][mosi]_i_4 - 
nets: {r[spio][mosi]_i_4_n_0 r[spio][mosi]_i_4/O}, {r[spio][mosi]_i_8_n_0 r[spio][mosi]_i_4/I0}, {r[spio][mosi]_i_9_n_0 r[spio][mosi]_i_4/I1}, {r_reg[spi][state][1] r[spio][mosi]_i_4/I2}, {read_flash r[spio][mosi]_i_4/I3}, {v[bcnt][0] r[spio][mosi]_i_4/I4}, {r[spio][mosi]_i_10_n_0 r[spio][mosi]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF0FFEFEF0000E0E0, 
LOC: SLICE_X1Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][mosi]_i_5 - 
nets: {v[go] r[spio][mosi]_i_5/O}, {r[spio][mosi]_i_11_n_0 r[spio][mosi]_i_5/I0}, {r[spio][mosi]_i_12_n_0 r[spio][mosi]_i_5/I1}, {r_reg[hsel]__0 r[spio][mosi]_i_5/I2}, {r_reg[hmbsel_n_0_][1] r[spio][mosi]_i_5/I3}, {r_reg[spimstate][0] r[spio][mosi]_i_5/I4}, {r_reg[spimstate][1] r[spio][mosi]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000080, 
LOC: SLICE_X10Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[spio][mosi]_i_6 - 
nets: {r[spio][mosi]_i_6_n_0 r[spio][mosi]_i_6/O}, {r_reg[spi][state][1] r[spio][mosi]_i_6/I0}, {v[bcnt][0] r[spio][mosi]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X4Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[spio][mosi]_i_7 - 
nets: {r[spio][mosi]_i_7_n_0 r[spio][mosi]_i_7/O}, {p_0_in[2] r[spio][mosi]_i_7/I0}, {p_2_in[0] r[spio][mosi]_i_7/I1}, {p_0_in[0] r[spio][mosi]_i_7/I2}, {p_0_in[1] r[spio][mosi]_i_7/I3}, {r[reg][ctrl][usrc]_i_2_n_0 r[spio][mosi]_i_7/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00080000, 
LOC: SLICE_X4Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spio][mosi]_i_8 - 
nets: {r[spio][mosi]_i_8_n_0 r[spio][mosi]_i_8/O}, {r_reg[ar_n_0_][22] r[spio][mosi]_i_8/I0}, {r_reg[bcnt_n_0_][0] r[spio][mosi]_i_8/I1}, {r_reg[bcnt_n_0_][1] r[spio][mosi]_i_8/I2}, {p_31_in r[spio][mosi]_i_8/I3}, {r_reg[sample_n_0_][0] r[spio][mosi]_i_8/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X2Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spio][mosi]_i_9 - 
nets: {r[spio][mosi]_i_9_n_0 r[spio][mosi]_i_9/O}, {r_reg[sreg]__0[7] r[spio][mosi]_i_9/I0}, {ahbsi[hwdata][7] r[spio][mosi]_i_9/I1}, {r[spio][mosi]_i_7_n_0 r[spio][mosi]_i_9/I2}, {rin[bd] r[spio][mosi]_i_9/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X2Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[spio][ready]_i_1 - 
nets: {r[spio][ready]_i_1_n_0 r[spio][ready]_i_1/O}, {read_flash r[spio][ready]_i_1/I0}, {v[bcnt][0] r[spio][ready]_i_1/I1}, {r_reg[spi][state][1] r[spio][ready]_i_1/I2}, {r_reg[spi][state][0] r[spio][ready]_i_1/I3}, {spio[ready] r[spio][ready]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFF70004, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[spio][ready]_i_2 - 
nets: {read_flash r[spio][ready]_i_2/O}, {r_reg[hmbsel_n_0_][1] r[spio][ready]_i_2/I0}, {r_reg[hsel]__0 r[spio][ready]_i_2/I1}, {r_reg[spimstate][0] r[spio][ready]_i_2/I2}, {r_reg[spimstate][1] r[spio][ready]_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0008, 
LOC: SLICE_X10Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[spio][sck]_i_1 - 
nets: {r[spio][sck]_i_1_n_0 r[spio][sck]_i_1/O}, {r_reg[go]__0 r[spio][sck]_i_1/I0}, {p_2_in[2] r[spio][sck]_i_1/I1}, {spio[initialized] r[spio][sck]_i_1/I2}, {r_reg[timer_n_0_][0] r[spio][sck]_i_1/I3}, {spio[sck] r[spio][sck]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hCF0020AA, 
LOC: SLICE_X6Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][0]_i_1 - 
nets: {r[sreg][0]_i_1_n_0 r[sreg][0]_i_1/O}, {r[sreg][1]_i_3_n_0 r[sreg][0]_i_1/I0}, {r_reg[spi][state][0] r[sreg][0]_i_1/I1}, {r[sreg][1]_i_2_n_0 r[sreg][0]_i_1/I2}, {r[sreg][7]_i_2_n_0 r[sreg][0]_i_1/I3}, {r_reg[rst]__0 r[sreg][0]_i_1/I4}, {rstn r[sreg][0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFE2FFFFFFFFFF, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][1]_i_1 - 
nets: {r[sreg][1]_i_1_n_0 r[sreg][1]_i_1/O}, {r[sreg][2]_i_2_n_0 r[sreg][1]_i_1/I0}, {r[sreg][2]_i_3_n_0 r[sreg][1]_i_1/I1}, {r[sreg][7]_i_2_n_0 r[sreg][1]_i_1/I2}, {r[sreg][1]_i_2_n_0 r[sreg][1]_i_1/I3}, {r_reg[spi][state][0] r[sreg][1]_i_1/I4}, {r[sreg][1]_i_3_n_0 r[sreg][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X4Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][1]_i_2 - 
nets: {r[sreg][1]_i_2_n_0 r[sreg][1]_i_2/O}, {r_reg[ar_n_0_][16] r[sreg][1]_i_2/I0}, {rin[bd] r[sreg][1]_i_2/I1}, {r[spio][mosi]_i_6_n_0 r[sreg][1]_i_2/I2}, {ahbsi[hwdata][0] r[sreg][1]_i_2/I3}, {r[spio][mosi]_i_7_n_0 r[sreg][1]_i_2/I4}, {r_reg[sreg]__0[0] r[sreg][1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X5Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][1]_i_3 - 
nets: {r[sreg][1]_i_3_n_0 r[sreg][1]_i_3/O}, {r[sreg][1]_i_4_n_0 r[sreg][1]_i_3/I0}, {r_reg[spi][state][1] r[sreg][1]_i_3/I1}, {read_flash r[sreg][1]_i_3/I2}, {v[bcnt][0] r[sreg][1]_i_3/I3}, {r[sreg][1]_i_5_n_0 r[sreg][1]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X5Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][1]_i_4 - 
nets: {r[sreg][1]_i_4_n_0 r[sreg][1]_i_4/O}, {v[bcnt][0] r[sreg][1]_i_4/I0}, {r_reg[ar_n_0_][15] r[sreg][1]_i_4/I1}, {rin[bd] r[sreg][1]_i_4/I2}, {r[spio][mosi]_i_7_n_0 r[sreg][1]_i_4/I3}, {ahbsi[hwdata][0] r[sreg][1]_i_4/I4}, {r_reg[sreg]__0[0] r[sreg][1]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hEFEF40EFEF404040, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][1]_i_5 - 
nets: {r[sreg][1]_i_5_n_0 r[sreg][1]_i_5/O}, {ahbsi[hwdata][0] r[sreg][1]_i_5/I0}, {r[spio][mosi]_i_7_n_0 r[sreg][1]_i_5/I1}, {r_reg[sreg]__0[0] r[sreg][1]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X5Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[sreg][2]_i_1 - 
nets: {r[sreg][2]_i_1_n_0 r[sreg][2]_i_1/O}, {r[sreg][3]_i_2_n_0 r[sreg][2]_i_1/I0}, {r[sreg][3]_i_3_n_0 r[sreg][2]_i_1/I1}, {r[sreg][7]_i_2_n_0 r[sreg][2]_i_1/I2}, {r[sreg][2]_i_2_n_0 r[sreg][2]_i_1/I3}, {r_reg[spi][state][0] r[sreg][2]_i_1/I4}, {r[sreg][2]_i_3_n_0 r[sreg][2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X2Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][2]_i_2 - 
nets: {r[sreg][2]_i_2_n_0 r[sreg][2]_i_2/O}, {r_reg[ar_n_0_][17] r[sreg][2]_i_2/I0}, {rin[bd] r[sreg][2]_i_2/I1}, {r[spio][mosi]_i_6_n_0 r[sreg][2]_i_2/I2}, {ahbsi[hwdata][1] r[sreg][2]_i_2/I3}, {r[spio][mosi]_i_7_n_0 r[sreg][2]_i_2/I4}, {r_reg[sreg]__0[1] r[sreg][2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X0Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][2]_i_3 - 
nets: {r[sreg][2]_i_3_n_0 r[sreg][2]_i_3/O}, {r[sreg][2]_i_4_n_0 r[sreg][2]_i_3/I0}, {r[sreg][2]_i_5_n_0 r[sreg][2]_i_3/I1}, {r_reg[spi][state][1] r[sreg][2]_i_3/I2}, {read_flash r[sreg][2]_i_3/I3}, {v[bcnt][0] r[sreg][2]_i_3/I4}, {r[sreg][2]_i_6_n_0 r[sreg][2]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEFEF0F00E0E0, 
LOC: SLICE_X1Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][2]_i_4 - 
nets: {r[sreg][2]_i_4_n_0 r[sreg][2]_i_4/O}, {r_reg[ar_n_0_][16] r[sreg][2]_i_4/I0}, {r_reg[bcnt_n_0_][0] r[sreg][2]_i_4/I1}, {r_reg[bcnt_n_0_][1] r[sreg][2]_i_4/I2}, {p_31_in r[sreg][2]_i_4/I3}, {r_reg[sample_n_0_][0] r[sreg][2]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X1Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][2]_i_5 - 
nets: {r[sreg][2]_i_5_n_0 r[sreg][2]_i_5/O}, {r_reg[sreg]__0[1] r[sreg][2]_i_5/I0}, {ahbsi[hwdata][1] r[sreg][2]_i_5/I1}, {r[spio][mosi]_i_7_n_0 r[sreg][2]_i_5/I2}, {rin[bd] r[sreg][2]_i_5/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X0Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[sreg][2]_i_6 - 
nets: {r[sreg][2]_i_6_n_0 r[sreg][2]_i_6/O}, {ahbsi[hwdata][1] r[sreg][2]_i_6/I0}, {r[spio][mosi]_i_7_n_0 r[sreg][2]_i_6/I1}, {r_reg[sreg]__0[1] r[sreg][2]_i_6/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X0Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[sreg][3]_i_1 - 
nets: {r[sreg][3]_i_1_n_0 r[sreg][3]_i_1/O}, {r[sreg][4]_i_2_n_0 r[sreg][3]_i_1/I0}, {r[sreg][4]_i_3_n_0 r[sreg][3]_i_1/I1}, {r[sreg][7]_i_2_n_0 r[sreg][3]_i_1/I2}, {r[sreg][3]_i_2_n_0 r[sreg][3]_i_1/I3}, {r_reg[spi][state][0] r[sreg][3]_i_1/I4}, {r[sreg][3]_i_3_n_0 r[sreg][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][3]_i_2 - 
nets: {r[sreg][3]_i_2_n_0 r[sreg][3]_i_2/O}, {r_reg[ar_n_0_][18] r[sreg][3]_i_2/I0}, {rin[bd] r[sreg][3]_i_2/I1}, {r[spio][mosi]_i_6_n_0 r[sreg][3]_i_2/I2}, {ahbsi[hwdata][2] r[sreg][3]_i_2/I3}, {r[spio][mosi]_i_7_n_0 r[sreg][3]_i_2/I4}, {r_reg[sreg]__0[2] r[sreg][3]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X0Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][3]_i_3 - 
nets: {r[sreg][3]_i_3_n_0 r[sreg][3]_i_3/O}, {r[sreg][3]_i_4_n_0 r[sreg][3]_i_3/I0}, {r[sreg][3]_i_5_n_0 r[sreg][3]_i_3/I1}, {r_reg[spi][state][1] r[sreg][3]_i_3/I2}, {read_flash r[sreg][3]_i_3/I3}, {v[bcnt][0] r[sreg][3]_i_3/I4}, {r[sreg][3]_i_6_n_0 r[sreg][3]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF0FFEFEF0000E0E0, 
LOC: SLICE_X1Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][3]_i_4 - 
nets: {r[sreg][3]_i_4_n_0 r[sreg][3]_i_4/O}, {r_reg[ar_n_0_][17] r[sreg][3]_i_4/I0}, {r_reg[bcnt_n_0_][0] r[sreg][3]_i_4/I1}, {r_reg[bcnt_n_0_][1] r[sreg][3]_i_4/I2}, {p_31_in r[sreg][3]_i_4/I3}, {r_reg[sample_n_0_][0] r[sreg][3]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X1Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][3]_i_5 - 
nets: {r[sreg][3]_i_5_n_0 r[sreg][3]_i_5/O}, {r_reg[sreg]__0[2] r[sreg][3]_i_5/I0}, {ahbsi[hwdata][2] r[sreg][3]_i_5/I1}, {r[spio][mosi]_i_7_n_0 r[sreg][3]_i_5/I2}, {rin[bd] r[sreg][3]_i_5/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X1Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[sreg][3]_i_6 - 
nets: {r[sreg][3]_i_6_n_0 r[sreg][3]_i_6/O}, {ahbsi[hwdata][2] r[sreg][3]_i_6/I0}, {r[spio][mosi]_i_7_n_0 r[sreg][3]_i_6/I1}, {r_reg[sreg]__0[2] r[sreg][3]_i_6/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X1Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[sreg][4]_i_1 - 
nets: {r[sreg][4]_i_1_n_0 r[sreg][4]_i_1/O}, {r[sreg][5]_i_2_n_0 r[sreg][4]_i_1/I0}, {r[sreg][5]_i_3_n_0 r[sreg][4]_i_1/I1}, {r[sreg][7]_i_2_n_0 r[sreg][4]_i_1/I2}, {r[sreg][4]_i_2_n_0 r[sreg][4]_i_1/I3}, {r_reg[spi][state][0] r[sreg][4]_i_1/I4}, {r[sreg][4]_i_3_n_0 r[sreg][4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][4]_i_2 - 
nets: {r[sreg][4]_i_2_n_0 r[sreg][4]_i_2/O}, {r_reg[ar_n_0_][19] r[sreg][4]_i_2/I0}, {rin[bd] r[sreg][4]_i_2/I1}, {r[spio][mosi]_i_6_n_0 r[sreg][4]_i_2/I2}, {ahbsi[hwdata][3] r[sreg][4]_i_2/I3}, {r[spio][mosi]_i_7_n_0 r[sreg][4]_i_2/I4}, {r_reg[sreg]__0[3] r[sreg][4]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X4Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][4]_i_3 - 
nets: {r[sreg][4]_i_3_n_0 r[sreg][4]_i_3/O}, {r[sreg][4]_i_4_n_0 r[sreg][4]_i_3/I0}, {r[sreg][4]_i_5_n_0 r[sreg][4]_i_3/I1}, {r_reg[spi][state][1] r[sreg][4]_i_3/I2}, {read_flash r[sreg][4]_i_3/I3}, {v[bcnt][0] r[sreg][4]_i_3/I4}, {r[sreg][4]_i_6_n_0 r[sreg][4]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEFEF0F00E0E0, 
LOC: SLICE_X4Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][4]_i_4 - 
nets: {r[sreg][4]_i_4_n_0 r[sreg][4]_i_4/O}, {r_reg[ar_n_0_][18] r[sreg][4]_i_4/I0}, {r_reg[bcnt_n_0_][0] r[sreg][4]_i_4/I1}, {r_reg[bcnt_n_0_][1] r[sreg][4]_i_4/I2}, {p_31_in r[sreg][4]_i_4/I3}, {r_reg[sample_n_0_][0] r[sreg][4]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X3Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][4]_i_5 - 
nets: {r[sreg][4]_i_5_n_0 r[sreg][4]_i_5/O}, {r_reg[sreg]__0[3] r[sreg][4]_i_5/I0}, {ahbsi[hwdata][3] r[sreg][4]_i_5/I1}, {r[spio][mosi]_i_7_n_0 r[sreg][4]_i_5/I2}, {rin[bd] r[sreg][4]_i_5/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X4Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[sreg][4]_i_6 - 
nets: {r[sreg][4]_i_6_n_0 r[sreg][4]_i_6/O}, {ahbsi[hwdata][3] r[sreg][4]_i_6/I0}, {r[spio][mosi]_i_7_n_0 r[sreg][4]_i_6/I1}, {r_reg[sreg]__0[3] r[sreg][4]_i_6/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[sreg][5]_i_1 - 
nets: {r[sreg][5]_i_1_n_0 r[sreg][5]_i_1/O}, {r[sreg][6]_i_2_n_0 r[sreg][5]_i_1/I0}, {r[sreg][6]_i_3_n_0 r[sreg][5]_i_1/I1}, {r[sreg][7]_i_2_n_0 r[sreg][5]_i_1/I2}, {r[sreg][5]_i_2_n_0 r[sreg][5]_i_1/I3}, {r_reg[spi][state][0] r[sreg][5]_i_1/I4}, {r[sreg][5]_i_3_n_0 r[sreg][5]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][5]_i_2 - 
nets: {r[sreg][5]_i_2_n_0 r[sreg][5]_i_2/O}, {r_reg[ar_n_0_][20] r[sreg][5]_i_2/I0}, {rin[bd] r[sreg][5]_i_2/I1}, {r[spio][mosi]_i_6_n_0 r[sreg][5]_i_2/I2}, {ahbsi[hwdata][4] r[sreg][5]_i_2/I3}, {r[spio][mosi]_i_7_n_0 r[sreg][5]_i_2/I4}, {r_reg[sreg]__0[4] r[sreg][5]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X3Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][5]_i_3 - 
nets: {r[sreg][5]_i_3_n_0 r[sreg][5]_i_3/O}, {r[sreg][5]_i_4_n_0 r[sreg][5]_i_3/I0}, {r[sreg][5]_i_5_n_0 r[sreg][5]_i_3/I1}, {r_reg[spi][state][1] r[sreg][5]_i_3/I2}, {read_flash r[sreg][5]_i_3/I3}, {v[bcnt][0] r[sreg][5]_i_3/I4}, {r[sreg][5]_i_6_n_0 r[sreg][5]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF0FFEFEF0000E0E0, 
LOC: SLICE_X3Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][5]_i_4 - 
nets: {r[sreg][5]_i_4_n_0 r[sreg][5]_i_4/O}, {r_reg[ar_n_0_][19] r[sreg][5]_i_4/I0}, {r_reg[bcnt_n_0_][0] r[sreg][5]_i_4/I1}, {r_reg[bcnt_n_0_][1] r[sreg][5]_i_4/I2}, {p_31_in r[sreg][5]_i_4/I3}, {r_reg[sample_n_0_][0] r[sreg][5]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X3Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][5]_i_5 - 
nets: {r[sreg][5]_i_5_n_0 r[sreg][5]_i_5/O}, {r_reg[sreg]__0[4] r[sreg][5]_i_5/I0}, {ahbsi[hwdata][4] r[sreg][5]_i_5/I1}, {r[spio][mosi]_i_7_n_0 r[sreg][5]_i_5/I2}, {rin[bd] r[sreg][5]_i_5/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X3Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[sreg][5]_i_6 - 
nets: {r[sreg][5]_i_6_n_0 r[sreg][5]_i_6/O}, {ahbsi[hwdata][4] r[sreg][5]_i_6/I0}, {r[spio][mosi]_i_7_n_0 r[sreg][5]_i_6/I1}, {r_reg[sreg]__0[4] r[sreg][5]_i_6/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X3Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[sreg][6]_i_1 - 
nets: {r[sreg][6]_i_1_n_0 r[sreg][6]_i_1/O}, {r[sreg][7]_i_3_n_0 r[sreg][6]_i_1/I0}, {r[sreg][7]_i_4_n_0 r[sreg][6]_i_1/I1}, {r[sreg][7]_i_2_n_0 r[sreg][6]_i_1/I2}, {r[sreg][6]_i_2_n_0 r[sreg][6]_i_1/I3}, {r_reg[spi][state][0] r[sreg][6]_i_1/I4}, {r[sreg][6]_i_3_n_0 r[sreg][6]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][6]_i_2 - 
nets: {r[sreg][6]_i_2_n_0 r[sreg][6]_i_2/O}, {r_reg[ar_n_0_][21] r[sreg][6]_i_2/I0}, {rin[bd] r[sreg][6]_i_2/I1}, {r[spio][mosi]_i_6_n_0 r[sreg][6]_i_2/I2}, {ahbsi[hwdata][5] r[sreg][6]_i_2/I3}, {r[spio][mosi]_i_7_n_0 r[sreg][6]_i_2/I4}, {r_reg[sreg]__0[5] r[sreg][6]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X4Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][6]_i_3 - 
nets: {r[sreg][6]_i_3_n_0 r[sreg][6]_i_3/O}, {r[sreg][6]_i_4_n_0 r[sreg][6]_i_3/I0}, {r[sreg][6]_i_5_n_0 r[sreg][6]_i_3/I1}, {r_reg[spi][state][1] r[sreg][6]_i_3/I2}, {read_flash r[sreg][6]_i_3/I3}, {v[bcnt][0] r[sreg][6]_i_3/I4}, {r[sreg][6]_i_6_n_0 r[sreg][6]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF0FFEFEF0000E0E0, 
LOC: SLICE_X4Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][6]_i_4 - 
nets: {r[sreg][6]_i_4_n_0 r[sreg][6]_i_4/O}, {r_reg[ar_n_0_][20] r[sreg][6]_i_4/I0}, {r_reg[bcnt_n_0_][0] r[sreg][6]_i_4/I1}, {r_reg[bcnt_n_0_][1] r[sreg][6]_i_4/I2}, {p_31_in r[sreg][6]_i_4/I3}, {r_reg[sample_n_0_][0] r[sreg][6]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X3Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][6]_i_5 - 
nets: {r[sreg][6]_i_5_n_0 r[sreg][6]_i_5/O}, {r_reg[sreg]__0[5] r[sreg][6]_i_5/I0}, {ahbsi[hwdata][5] r[sreg][6]_i_5/I1}, {r[spio][mosi]_i_7_n_0 r[sreg][6]_i_5/I2}, {rin[bd] r[sreg][6]_i_5/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X4Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[sreg][6]_i_6 - 
nets: {r[sreg][6]_i_6_n_0 r[sreg][6]_i_6/O}, {ahbsi[hwdata][5] r[sreg][6]_i_6/I0}, {r[spio][mosi]_i_7_n_0 r[sreg][6]_i_6/I1}, {r_reg[sreg]__0[5] r[sreg][6]_i_6/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X4Y0, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[sreg][7]_i_1 - 
nets: {r[sreg][7]_i_1_n_0 r[sreg][7]_i_1/O}, {r[spio][mosi]_i_3_n_0 r[sreg][7]_i_1/I0}, {r[spio][mosi]_i_4_n_0 r[sreg][7]_i_1/I1}, {r[sreg][7]_i_2_n_0 r[sreg][7]_i_1/I2}, {r[sreg][7]_i_3_n_0 r[sreg][7]_i_1/I3}, {r_reg[spi][state][0] r[sreg][7]_i_1/I4}, {r[sreg][7]_i_4_n_0 r[sreg][7]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X2Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][7]_i_2 - 
nets: {r[sreg][7]_i_2_n_0 r[sreg][7]_i_2/O}, {r[spio][mosi]_i_2_n_0 r[sreg][7]_i_2/I0}, {v[bcnt][0] r[sreg][7]_i_2/I1}, {r_reg[spi][state][0] r[sreg][7]_i_2/I2}, {r_reg[spi][state][1] r[sreg][7]_i_2/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hAAAB, 
LOC: SLICE_X5Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[sreg][7]_i_3 - 
nets: {r[sreg][7]_i_3_n_0 r[sreg][7]_i_3/O}, {r_reg[ar_n_0_][22] r[sreg][7]_i_3/I0}, {rin[bd] r[sreg][7]_i_3/I1}, {r[spio][mosi]_i_6_n_0 r[sreg][7]_i_3/I2}, {ahbsi[hwdata][6] r[sreg][7]_i_3/I3}, {r[spio][mosi]_i_7_n_0 r[sreg][7]_i_3/I4}, {r_reg[sreg]__0[6] r[sreg][7]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BFBFBF808080, 
LOC: SLICE_X2Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][7]_i_4 - 
nets: {r[sreg][7]_i_4_n_0 r[sreg][7]_i_4/O}, {r[sreg][7]_i_5_n_0 r[sreg][7]_i_4/I0}, {r[sreg][7]_i_6_n_0 r[sreg][7]_i_4/I1}, {r_reg[spi][state][1] r[sreg][7]_i_4/I2}, {read_flash r[sreg][7]_i_4/I3}, {v[bcnt][0] r[sreg][7]_i_4/I4}, {r[sreg][7]_i_7_n_0 r[sreg][7]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hF0FFEFEF0000E0E0, 
LOC: SLICE_X2Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[sreg][7]_i_5 - 
nets: {r[sreg][7]_i_5_n_0 r[sreg][7]_i_5/O}, {r_reg[ar_n_0_][21] r[sreg][7]_i_5/I0}, {r_reg[bcnt_n_0_][0] r[sreg][7]_i_5/I1}, {r_reg[bcnt_n_0_][1] r[sreg][7]_i_5/I2}, {p_31_in r[sreg][7]_i_5/I3}, {r_reg[sample_n_0_][0] r[sreg][7]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X3Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[sreg][7]_i_6 - 
nets: {r[sreg][7]_i_6_n_0 r[sreg][7]_i_6/O}, {r_reg[sreg]__0[6] r[sreg][7]_i_6/I0}, {ahbsi[hwdata][6] r[sreg][7]_i_6/I1}, {r[spio][mosi]_i_7_n_0 r[sreg][7]_i_6/I2}, {rin[bd] r[sreg][7]_i_6/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X2Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[sreg][7]_i_7 - 
nets: {r[sreg][7]_i_7_n_0 r[sreg][7]_i_7/O}, {ahbsi[hwdata][6] r[sreg][7]_i_7/I0}, {r[spio][mosi]_i_7_n_0 r[sreg][7]_i_7/I1}, {r_reg[sreg]__0[6] r[sreg][7]_i_7/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X2Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[stop]_i_1 - 
nets: {r[stop]_i_1_n_0 r[stop]_i_1/O}, {r_reg[rst]__0 r[stop]_i_1/I0}, {rstn r[stop]_i_1/I1}, {r[go]_i_3_n_0 r[stop]_i_1/I2}, {r_reg[go]_i_4_n_0 r[stop]_i_1/I3}, {spio[sck] r[stop]_i_1/I4}, {r[go]_i_5_n_0 r[stop]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4400440044004000, 
LOC: SLICE_X7Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[timer][0]_i_1 - 
nets: {r[timer][0]_i_1_n_0 r[timer][0]_i_1/O}, {r_reg[timer_n_0_][0] r[timer][0]_i_1/I0}, {spio[sck] r[timer][0]_i_1/I1}, {r_reg[go]__0 r[timer][0]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_reg[ar][0] - 
nets: {r_reg[ar_n_0_][0] r_reg[ar][0]/Q}, {clk r_reg[ar][0]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][0]/CE}, {rin[ar][0] r_reg[ar][0]/D}, {<const0> r_reg[ar][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][10] - 
nets: {r_reg[ar_n_0_][10] r_reg[ar][10]/Q}, {clk r_reg[ar][10]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][10]/CE}, {rin[ar][10] r_reg[ar][10]/D}, {<const0> r_reg[ar][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][11] - 
nets: {r_reg[ar_n_0_][11] r_reg[ar][11]/Q}, {clk r_reg[ar][11]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][11]/CE}, {rin[ar][11] r_reg[ar][11]/D}, {<const0> r_reg[ar][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][12] - 
nets: {r_reg[ar_n_0_][12] r_reg[ar][12]/Q}, {clk r_reg[ar][12]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][12]/CE}, {rin[ar][12] r_reg[ar][12]/D}, {<const0> r_reg[ar][12]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][13] - 
nets: {r_reg[ar_n_0_][13] r_reg[ar][13]/Q}, {clk r_reg[ar][13]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][13]/CE}, {rin[ar][13] r_reg[ar][13]/D}, {<const0> r_reg[ar][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][14] - 
nets: {r_reg[ar_n_0_][14] r_reg[ar][14]/Q}, {clk r_reg[ar][14]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][14]/CE}, {rin[ar][14] r_reg[ar][14]/D}, {<const0> r_reg[ar][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][15] - 
nets: {r_reg[ar_n_0_][15] r_reg[ar][15]/Q}, {clk r_reg[ar][15]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][15]/CE}, {rin[ar][15] r_reg[ar][15]/D}, {<const0> r_reg[ar][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][16] - 
nets: {r_reg[ar_n_0_][16] r_reg[ar][16]/Q}, {clk r_reg[ar][16]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][16]/CE}, {rin[ar][16] r_reg[ar][16]/D}, {<const0> r_reg[ar][16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][17] - 
nets: {r_reg[ar_n_0_][17] r_reg[ar][17]/Q}, {clk r_reg[ar][17]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][17]/CE}, {rin[ar][17] r_reg[ar][17]/D}, {<const0> r_reg[ar][17]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][18] - 
nets: {r_reg[ar_n_0_][18] r_reg[ar][18]/Q}, {clk r_reg[ar][18]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][18]/CE}, {rin[ar][18] r_reg[ar][18]/D}, {<const0> r_reg[ar][18]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][19] - 
nets: {r_reg[ar_n_0_][19] r_reg[ar][19]/Q}, {clk r_reg[ar][19]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][19]/CE}, {rin[ar][19] r_reg[ar][19]/D}, {<const0> r_reg[ar][19]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][1] - 
nets: {r_reg[ar_n_0_][1] r_reg[ar][1]/Q}, {clk r_reg[ar][1]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][1]/CE}, {rin[ar][1] r_reg[ar][1]/D}, {<const0> r_reg[ar][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][20] - 
nets: {r_reg[ar_n_0_][20] r_reg[ar][20]/Q}, {clk r_reg[ar][20]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][20]/CE}, {rin[ar][20] r_reg[ar][20]/D}, {<const0> r_reg[ar][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][21] - 
nets: {r_reg[ar_n_0_][21] r_reg[ar][21]/Q}, {clk r_reg[ar][21]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][21]/CE}, {rin[ar][21] r_reg[ar][21]/D}, {<const0> r_reg[ar][21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][22] - 
nets: {r_reg[ar_n_0_][22] r_reg[ar][22]/Q}, {clk r_reg[ar][22]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][22]/CE}, {rin[ar][22] r_reg[ar][22]/D}, {<const0> r_reg[ar][22]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][23] - 
nets: {r_reg[ar_n_0_][23] r_reg[ar][23]/Q}, {clk r_reg[ar][23]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][23]/CE}, {rin[ar][23] r_reg[ar][23]/D}, {<const0> r_reg[ar][23]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][24] - 
nets: {r_reg[ar_n_0_][24] r_reg[ar][24]/Q}, {clk r_reg[ar][24]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][24]/CE}, {r_reg[ar_n_0_][23] r_reg[ar][24]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][25] - 
nets: {r_reg[ar_n_0_][25] r_reg[ar][25]/Q}, {clk r_reg[ar][25]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][25]/CE}, {r_reg[ar_n_0_][24] r_reg[ar][25]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][26] - 
nets: {r_reg[ar_n_0_][26] r_reg[ar][26]/Q}, {clk r_reg[ar][26]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][26]/CE}, {r_reg[ar_n_0_][25] r_reg[ar][26]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][27] - 
nets: {r_reg[ar_n_0_][27] r_reg[ar][27]/Q}, {clk r_reg[ar][27]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][27]/CE}, {r_reg[ar_n_0_][26] r_reg[ar][27]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][28] - 
nets: {r_reg[ar_n_0_][28] r_reg[ar][28]/Q}, {clk r_reg[ar][28]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][28]/CE}, {r_reg[ar_n_0_][27] r_reg[ar][28]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][29] - 
nets: {r_reg[ar_n_0_][29] r_reg[ar][29]/Q}, {clk r_reg[ar][29]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][29]/CE}, {r_reg[ar_n_0_][28] r_reg[ar][29]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][2] - 
nets: {r_reg[ar_n_0_][2] r_reg[ar][2]/Q}, {clk r_reg[ar][2]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][2]/CE}, {rin[ar][2] r_reg[ar][2]/D}, {<const0> r_reg[ar][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][30] - 
nets: {r_reg[ar_n_0_][30] r_reg[ar][30]/Q}, {clk r_reg[ar][30]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][30]/CE}, {r_reg[ar_n_0_][29] r_reg[ar][30]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][31] - 
nets: {r_reg[ar_n_0_][31] r_reg[ar][31]/Q}, {clk r_reg[ar][31]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][31]/CE}, {r_reg[ar_n_0_][30] r_reg[ar][31]/D}, {r[ar][31]_i_1_n_0 r_reg[ar][31]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][3] - 
nets: {r_reg[ar_n_0_][3] r_reg[ar][3]/Q}, {clk r_reg[ar][3]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][3]/CE}, {rin[ar][3] r_reg[ar][3]/D}, {<const0> r_reg[ar][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][4] - 
nets: {r_reg[ar_n_0_][4] r_reg[ar][4]/Q}, {clk r_reg[ar][4]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][4]/CE}, {rin[ar][4] r_reg[ar][4]/D}, {<const0> r_reg[ar][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][5] - 
nets: {r_reg[ar_n_0_][5] r_reg[ar][5]/Q}, {clk r_reg[ar][5]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][5]/CE}, {rin[ar][5] r_reg[ar][5]/D}, {<const0> r_reg[ar][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][6] - 
nets: {r_reg[ar_n_0_][6] r_reg[ar][6]/Q}, {clk r_reg[ar][6]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][6]/CE}, {rin[ar][6] r_reg[ar][6]/D}, {<const0> r_reg[ar][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][7] - 
nets: {r_reg[ar_n_0_][7] r_reg[ar][7]/Q}, {clk r_reg[ar][7]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][7]/CE}, {rin[ar][7] r_reg[ar][7]/D}, {<const0> r_reg[ar][7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][8] - 
nets: {r_reg[ar_n_0_][8] r_reg[ar][8]/Q}, {clk r_reg[ar][8]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][8]/CE}, {rin[ar][8] r_reg[ar][8]/D}, {<const0> r_reg[ar][8]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[ar][9] - 
nets: {r_reg[ar_n_0_][9] r_reg[ar][9]/Q}, {clk r_reg[ar][9]/C}, {r[ar][23]_i_1_n_0 r_reg[ar][9]/CE}, {rin[ar][9] r_reg[ar][9]/D}, {<const0> r_reg[ar][9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bcnt][0] - 
nets: {r_reg[bcnt_n_0_][0] r_reg[bcnt][0]/Q}, {clk r_reg[bcnt][0]/C}, {<const1> r_reg[bcnt][0]/CE}, {r[bcnt][0]_i_1_n_0 r_reg[bcnt][0]/D}, {r_reg[spimstate]0 r_reg[bcnt][0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bcnt][1] - 
nets: {r_reg[bcnt_n_0_][1] r_reg[bcnt][1]/Q}, {clk r_reg[bcnt][1]/C}, {<const1> r_reg[bcnt][1]/CE}, {r[bcnt][1]_i_1_n_0 r_reg[bcnt][1]/D}, {r_reg[spimstate]0 r_reg[bcnt][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bcnt][2] - 
nets: {p_31_in r_reg[bcnt][2]/Q}, {clk r_reg[bcnt][2]/C}, {<const1> r_reg[bcnt][2]/CE}, {r[bcnt][2]_i_1_n_0 r_reg[bcnt][2]/D}, {r_reg[spimstate]0 r_reg[bcnt][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[bd] - 
nets: {r_reg[bd_n_0_] r_reg[bd]/Q}, {clk r_reg[bd]/C}, {<const1> r_reg[bd]/CE}, {rin[bd] r_reg[bd]/D}, {<const0> r_reg[bd]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][0] - 
nets: {r_reg[frdata]__0[0] r_reg[frdata][0]/Q}, {clk r_reg[frdata][0]/C}, {v[frdata] r_reg[frdata][0]/CE}, {r_reg[ar_n_0_][0] r_reg[frdata][0]/D}, {r_reg[spimstate]0 r_reg[frdata][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][10] - 
nets: {r_reg[frdata]__0[10] r_reg[frdata][10]/Q}, {clk r_reg[frdata][10]/C}, {v[frdata] r_reg[frdata][10]/CE}, {r[frdata][10]_i_1_n_0 r_reg[frdata][10]/D}, {r_reg[spimstate]0 r_reg[frdata][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][11] - 
nets: {r_reg[frdata]__0[11] r_reg[frdata][11]/Q}, {clk r_reg[frdata][11]/C}, {v[frdata] r_reg[frdata][11]/CE}, {r[frdata][11]_i_1_n_0 r_reg[frdata][11]/D}, {r_reg[spimstate]0 r_reg[frdata][11]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][12] - 
nets: {r_reg[frdata]__0[12] r_reg[frdata][12]/Q}, {clk r_reg[frdata][12]/C}, {v[frdata] r_reg[frdata][12]/CE}, {r[frdata][12]_i_1_n_0 r_reg[frdata][12]/D}, {r_reg[spimstate]0 r_reg[frdata][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][13] - 
nets: {r_reg[frdata]__0[13] r_reg[frdata][13]/Q}, {clk r_reg[frdata][13]/C}, {v[frdata] r_reg[frdata][13]/CE}, {r[frdata][13]_i_1_n_0 r_reg[frdata][13]/D}, {r_reg[spimstate]0 r_reg[frdata][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][14] - 
nets: {r_reg[frdata]__0[14] r_reg[frdata][14]/Q}, {clk r_reg[frdata][14]/C}, {v[frdata] r_reg[frdata][14]/CE}, {r[frdata][14]_i_1_n_0 r_reg[frdata][14]/D}, {r_reg[spimstate]0 r_reg[frdata][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][15] - 
nets: {r_reg[frdata]__0[15] r_reg[frdata][15]/Q}, {clk r_reg[frdata][15]/C}, {v[frdata] r_reg[frdata][15]/CE}, {r[frdata][15]_i_1_n_0 r_reg[frdata][15]/D}, {r_reg[spimstate]0 r_reg[frdata][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][16] - 
nets: {r_reg[frdata]__0[16] r_reg[frdata][16]/Q}, {clk r_reg[frdata][16]/C}, {v[frdata] r_reg[frdata][16]/CE}, {r[frdata][16]_i_1_n_0 r_reg[frdata][16]/D}, {r_reg[spimstate]0 r_reg[frdata][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X0Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][17] - 
nets: {r_reg[frdata]__0[17] r_reg[frdata][17]/Q}, {clk r_reg[frdata][17]/C}, {v[frdata] r_reg[frdata][17]/CE}, {r[frdata][17]_i_1_n_0 r_reg[frdata][17]/D}, {r_reg[spimstate]0 r_reg[frdata][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][18] - 
nets: {r_reg[frdata]__0[18] r_reg[frdata][18]/Q}, {clk r_reg[frdata][18]/C}, {v[frdata] r_reg[frdata][18]/CE}, {r[frdata][18]_i_1_n_0 r_reg[frdata][18]/D}, {r_reg[spimstate]0 r_reg[frdata][18]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][19] - 
nets: {r_reg[frdata]__0[19] r_reg[frdata][19]/Q}, {clk r_reg[frdata][19]/C}, {v[frdata] r_reg[frdata][19]/CE}, {r[frdata][19]_i_1_n_0 r_reg[frdata][19]/D}, {r_reg[spimstate]0 r_reg[frdata][19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][1] - 
nets: {r_reg[frdata]__0[1] r_reg[frdata][1]/Q}, {clk r_reg[frdata][1]/C}, {v[frdata] r_reg[frdata][1]/CE}, {r_reg[ar_n_0_][1] r_reg[frdata][1]/D}, {r_reg[spimstate]0 r_reg[frdata][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][20] - 
nets: {r_reg[frdata]__0[20] r_reg[frdata][20]/Q}, {clk r_reg[frdata][20]/C}, {v[frdata] r_reg[frdata][20]/CE}, {r[frdata][20]_i_1_n_0 r_reg[frdata][20]/D}, {r_reg[spimstate]0 r_reg[frdata][20]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][21] - 
nets: {r_reg[frdata]__0[21] r_reg[frdata][21]/Q}, {clk r_reg[frdata][21]/C}, {v[frdata] r_reg[frdata][21]/CE}, {r[frdata][21]_i_1_n_0 r_reg[frdata][21]/D}, {r_reg[spimstate]0 r_reg[frdata][21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][22] - 
nets: {r_reg[frdata]__0[22] r_reg[frdata][22]/Q}, {clk r_reg[frdata][22]/C}, {v[frdata] r_reg[frdata][22]/CE}, {r[frdata][22]_i_1_n_0 r_reg[frdata][22]/D}, {r_reg[spimstate]0 r_reg[frdata][22]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][23] - 
nets: {r_reg[frdata]__0[23] r_reg[frdata][23]/Q}, {clk r_reg[frdata][23]/C}, {v[frdata] r_reg[frdata][23]/CE}, {r[frdata][23]_i_1_n_0 r_reg[frdata][23]/D}, {r_reg[spimstate]0 r_reg[frdata][23]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][24] - 
nets: {r_reg[frdata]__0[24] r_reg[frdata][24]/Q}, {clk r_reg[frdata][24]/C}, {v[frdata] r_reg[frdata][24]/CE}, {r[frdata][24]_i_1_n_0 r_reg[frdata][24]/D}, {r_reg[spimstate]0 r_reg[frdata][24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][25] - 
nets: {r_reg[frdata]__0[25] r_reg[frdata][25]/Q}, {clk r_reg[frdata][25]/C}, {v[frdata] r_reg[frdata][25]/CE}, {r[frdata][25]_i_1_n_0 r_reg[frdata][25]/D}, {r_reg[spimstate]0 r_reg[frdata][25]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][26] - 
nets: {r_reg[frdata]__0[26] r_reg[frdata][26]/Q}, {clk r_reg[frdata][26]/C}, {v[frdata] r_reg[frdata][26]/CE}, {r[frdata][26]_i_1_n_0 r_reg[frdata][26]/D}, {r_reg[spimstate]0 r_reg[frdata][26]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][27] - 
nets: {r_reg[frdata]__0[27] r_reg[frdata][27]/Q}, {clk r_reg[frdata][27]/C}, {v[frdata] r_reg[frdata][27]/CE}, {r[frdata][27]_i_1_n_0 r_reg[frdata][27]/D}, {r_reg[spimstate]0 r_reg[frdata][27]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][28] - 
nets: {r_reg[frdata]__0[28] r_reg[frdata][28]/Q}, {clk r_reg[frdata][28]/C}, {v[frdata] r_reg[frdata][28]/CE}, {r[frdata][28]_i_1_n_0 r_reg[frdata][28]/D}, {r_reg[spimstate]0 r_reg[frdata][28]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][29] - 
nets: {r_reg[frdata]__0[29] r_reg[frdata][29]/Q}, {clk r_reg[frdata][29]/C}, {v[frdata] r_reg[frdata][29]/CE}, {r[frdata][29]_i_1_n_0 r_reg[frdata][29]/D}, {r_reg[spimstate]0 r_reg[frdata][29]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][2] - 
nets: {r_reg[frdata]__0[2] r_reg[frdata][2]/Q}, {clk r_reg[frdata][2]/C}, {v[frdata] r_reg[frdata][2]/CE}, {r_reg[ar_n_0_][2] r_reg[frdata][2]/D}, {r_reg[spimstate]0 r_reg[frdata][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][30] - 
nets: {r_reg[frdata]__0[30] r_reg[frdata][30]/Q}, {clk r_reg[frdata][30]/C}, {v[frdata] r_reg[frdata][30]/CE}, {r[frdata][30]_i_1_n_0 r_reg[frdata][30]/D}, {r_reg[spimstate]0 r_reg[frdata][30]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][31] - 
nets: {r_reg[frdata]__0[31] r_reg[frdata][31]/Q}, {clk r_reg[frdata][31]/C}, {v[frdata] r_reg[frdata][31]/CE}, {r[frdata][31]_i_2_n_0 r_reg[frdata][31]/D}, {r_reg[spimstate]0 r_reg[frdata][31]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][3] - 
nets: {r_reg[frdata]__0[3] r_reg[frdata][3]/Q}, {clk r_reg[frdata][3]/C}, {v[frdata] r_reg[frdata][3]/CE}, {r_reg[ar_n_0_][3] r_reg[frdata][3]/D}, {r_reg[spimstate]0 r_reg[frdata][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][4] - 
nets: {r_reg[frdata]__0[4] r_reg[frdata][4]/Q}, {clk r_reg[frdata][4]/C}, {v[frdata] r_reg[frdata][4]/CE}, {r_reg[ar_n_0_][4] r_reg[frdata][4]/D}, {r_reg[spimstate]0 r_reg[frdata][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][5] - 
nets: {r_reg[frdata]__0[5] r_reg[frdata][5]/Q}, {clk r_reg[frdata][5]/C}, {v[frdata] r_reg[frdata][5]/CE}, {r_reg[ar_n_0_][5] r_reg[frdata][5]/D}, {r_reg[spimstate]0 r_reg[frdata][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][6] - 
nets: {r_reg[frdata]__0[6] r_reg[frdata][6]/Q}, {clk r_reg[frdata][6]/C}, {v[frdata] r_reg[frdata][6]/CE}, {r_reg[ar_n_0_][6] r_reg[frdata][6]/D}, {r_reg[spimstate]0 r_reg[frdata][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][7] - 
nets: {r_reg[frdata]__0[7] r_reg[frdata][7]/Q}, {clk r_reg[frdata][7]/C}, {v[frdata] r_reg[frdata][7]/CE}, {r_reg[ar_n_0_][7] r_reg[frdata][7]/D}, {r_reg[spimstate]0 r_reg[frdata][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][8] - 
nets: {r_reg[frdata]__0[8] r_reg[frdata][8]/Q}, {clk r_reg[frdata][8]/C}, {v[frdata] r_reg[frdata][8]/CE}, {r[frdata][8]_i_1_n_0 r_reg[frdata][8]/D}, {r_reg[spimstate]0 r_reg[frdata][8]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[frdata][9] - 
nets: {r_reg[frdata]__0[9] r_reg[frdata][9]/Q}, {clk r_reg[frdata][9]/C}, {v[frdata] r_reg[frdata][9]/CE}, {r[frdata][9]_i_1_n_0 r_reg[frdata][9]/D}, {r_reg[spimstate]0 r_reg[frdata][9]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[go] - 
nets: {r_reg[go]__0 r_reg[go]/Q}, {clk r_reg[go]/C}, {<const1> r_reg[go]/CE}, {r[go]_i_1_n_0 r_reg[go]/D}, {<const0> r_reg[go]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[go]_i_4 - 
nets: {r_reg[go]_i_4_n_0 r_reg[go]_i_4/O}, {r[go]_i_10_n_0 r_reg[go]_i_4/I0}, {r[go]_i_11_n_0 r_reg[go]_i_4/I1}, {r_reg[spi][state][0] r_reg[go]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X9Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[haddr][0] - 
nets: {r_reg[haddr_n_0_][0] r_reg[haddr][0]/Q}, {clk r_reg[haddr][0]/C}, {v[hsize] r_reg[haddr][0]/CE}, {ahbsi[haddr][0] r_reg[haddr][0]/D}, {<const0> r_reg[haddr][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][10] - 
nets: {r_reg[haddr_n_0_][10] r_reg[haddr][10]/Q}, {clk r_reg[haddr][10]/C}, {v[hsize] r_reg[haddr][10]/CE}, {ahbsi[haddr][10] r_reg[haddr][10]/D}, {<const0> r_reg[haddr][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][11] - 
nets: {r_reg[haddr_n_0_][11] r_reg[haddr][11]/Q}, {clk r_reg[haddr][11]/C}, {v[hsize] r_reg[haddr][11]/CE}, {ahbsi[haddr][11] r_reg[haddr][11]/D}, {<const0> r_reg[haddr][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][12] - 
nets: {r_reg[haddr_n_0_][12] r_reg[haddr][12]/Q}, {clk r_reg[haddr][12]/C}, {v[hsize] r_reg[haddr][12]/CE}, {ahbsi[haddr][12] r_reg[haddr][12]/D}, {<const0> r_reg[haddr][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][13] - 
nets: {r_reg[haddr_n_0_][13] r_reg[haddr][13]/Q}, {clk r_reg[haddr][13]/C}, {v[hsize] r_reg[haddr][13]/CE}, {ahbsi[haddr][13] r_reg[haddr][13]/D}, {<const0> r_reg[haddr][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][14] - 
nets: {r_reg[haddr_n_0_][14] r_reg[haddr][14]/Q}, {clk r_reg[haddr][14]/C}, {v[hsize] r_reg[haddr][14]/CE}, {ahbsi[haddr][14] r_reg[haddr][14]/D}, {<const0> r_reg[haddr][14]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][15] - 
nets: {r_reg[haddr_n_0_][15] r_reg[haddr][15]/Q}, {clk r_reg[haddr][15]/C}, {v[hsize] r_reg[haddr][15]/CE}, {ahbsi[haddr][15] r_reg[haddr][15]/D}, {<const0> r_reg[haddr][15]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][16] - 
nets: {r_reg[haddr_n_0_][16] r_reg[haddr][16]/Q}, {clk r_reg[haddr][16]/C}, {v[hsize] r_reg[haddr][16]/CE}, {ahbsi[haddr][16] r_reg[haddr][16]/D}, {<const0> r_reg[haddr][16]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][17] - 
nets: {r_reg[haddr_n_0_][17] r_reg[haddr][17]/Q}, {clk r_reg[haddr][17]/C}, {v[hsize] r_reg[haddr][17]/CE}, {ahbsi[haddr][17] r_reg[haddr][17]/D}, {<const0> r_reg[haddr][17]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][18] - 
nets: {r_reg[haddr_n_0_][18] r_reg[haddr][18]/Q}, {clk r_reg[haddr][18]/C}, {v[hsize] r_reg[haddr][18]/CE}, {ahbsi[haddr][18] r_reg[haddr][18]/D}, {<const0> r_reg[haddr][18]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][19] - 
nets: {r_reg[haddr_n_0_][19] r_reg[haddr][19]/Q}, {clk r_reg[haddr][19]/C}, {v[hsize] r_reg[haddr][19]/CE}, {ahbsi[haddr][19] r_reg[haddr][19]/D}, {<const0> r_reg[haddr][19]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][1] - 
nets: {r_reg[haddr_n_0_][1] r_reg[haddr][1]/Q}, {clk r_reg[haddr][1]/C}, {v[hsize] r_reg[haddr][1]/CE}, {ahbsi[haddr][1] r_reg[haddr][1]/D}, {<const0> r_reg[haddr][1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][20] - 
nets: {r_reg[haddr_n_0_][20] r_reg[haddr][20]/Q}, {clk r_reg[haddr][20]/C}, {v[hsize] r_reg[haddr][20]/CE}, {ahbsi[haddr][20] r_reg[haddr][20]/D}, {<const0> r_reg[haddr][20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][21] - 
nets: {r_reg[haddr_n_0_][21] r_reg[haddr][21]/Q}, {clk r_reg[haddr][21]/C}, {v[hsize] r_reg[haddr][21]/CE}, {ahbsi[haddr][21] r_reg[haddr][21]/D}, {<const0> r_reg[haddr][21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][22] - 
nets: {r_reg[haddr_n_0_][22] r_reg[haddr][22]/Q}, {clk r_reg[haddr][22]/C}, {v[hsize] r_reg[haddr][22]/CE}, {ahbsi[haddr][22] r_reg[haddr][22]/D}, {<const0> r_reg[haddr][22]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][23] - 
nets: {r_reg[haddr_n_0_][23] r_reg[haddr][23]/Q}, {clk r_reg[haddr][23]/C}, {v[hsize] r_reg[haddr][23]/CE}, {ahbsi[haddr][23] r_reg[haddr][23]/D}, {<const0> r_reg[haddr][23]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][2] - 
nets: {p_0_in[0] r_reg[haddr][2]/Q}, {clk r_reg[haddr][2]/C}, {v[hsize] r_reg[haddr][2]/CE}, {ahbsi[haddr][2] r_reg[haddr][2]/D}, {<const0> r_reg[haddr][2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][3] - 
nets: {p_0_in[1] r_reg[haddr][3]/Q}, {clk r_reg[haddr][3]/C}, {v[hsize] r_reg[haddr][3]/CE}, {ahbsi[haddr][3] r_reg[haddr][3]/D}, {<const0> r_reg[haddr][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][4] - 
nets: {p_0_in[2] r_reg[haddr][4]/Q}, {clk r_reg[haddr][4]/C}, {v[hsize] r_reg[haddr][4]/CE}, {ahbsi[haddr][4] r_reg[haddr][4]/D}, {<const0> r_reg[haddr][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][5] - 
nets: {p_0_in[3] r_reg[haddr][5]/Q}, {clk r_reg[haddr][5]/C}, {v[hsize] r_reg[haddr][5]/CE}, {ahbsi[haddr][5] r_reg[haddr][5]/D}, {<const0> r_reg[haddr][5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][6] - 
nets: {p_0_in[4] r_reg[haddr][6]/Q}, {clk r_reg[haddr][6]/C}, {v[hsize] r_reg[haddr][6]/CE}, {ahbsi[haddr][6] r_reg[haddr][6]/D}, {<const0> r_reg[haddr][6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][7] - 
nets: {p_0_in[5] r_reg[haddr][7]/Q}, {clk r_reg[haddr][7]/C}, {v[hsize] r_reg[haddr][7]/CE}, {ahbsi[haddr][7] r_reg[haddr][7]/D}, {<const0> r_reg[haddr][7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][8] - 
nets: {r_reg[haddr_n_0_][8] r_reg[haddr][8]/Q}, {clk r_reg[haddr][8]/C}, {v[hsize] r_reg[haddr][8]/CE}, {ahbsi[haddr][8] r_reg[haddr][8]/D}, {<const0> r_reg[haddr][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y9, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[haddr][9] - 
nets: {r_reg[haddr_n_0_][9] r_reg[haddr][9]/Q}, {clk r_reg[haddr][9]/C}, {v[hsize] r_reg[haddr][9]/CE}, {ahbsi[haddr][9] r_reg[haddr][9]/D}, {<const0> r_reg[haddr][9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hburst][0] - 
nets: {r_reg[hburst] r_reg[hburst][0]/Q}, {clk r_reg[hburst][0]/C}, {<const1> r_reg[hburst][0]/CE}, {r[hburst][0]_i_1_n_0 r_reg[hburst][0]/D}, {<const0> r_reg[hburst][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hmbsel][0] - 
nets: {p_0_in40_in r_reg[hmbsel][0]/Q}, {clk r_reg[hmbsel][0]/C}, {<const1> r_reg[hmbsel][0]/CE}, {r[hmbsel][0]_i_1_n_0 r_reg[hmbsel][0]/D}, {r_reg[spimstate]0 r_reg[hmbsel][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hmbsel][1] - 
nets: {r_reg[hmbsel_n_0_][1] r_reg[hmbsel][1]/Q}, {clk r_reg[hmbsel][1]/C}, {<const1> r_reg[hmbsel][1]/CE}, {r[hmbsel][1]_i_1_n_0 r_reg[hmbsel][1]/D}, {r_reg[spimstate]0 r_reg[hmbsel][1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hold] - 
nets: {r_reg[hold_n_0_] r_reg[hold]/Q}, {clk r_reg[hold]/C}, {<const1> r_reg[hold]/CE}, {r[hold]_i_1_n_0 r_reg[hold]/D}, {r_reg[spimstate]0 r_reg[hold]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hready] - 
nets: {ahbso[hready] r_reg[hready]/Q}, {clk r_reg[hready]/C}, {<const1> r_reg[hready]/CE}, {v[hready] r_reg[hready]/D}, {r_reg[spimstate]0 r_reg[hready]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[hresp][0] - 
nets: {ahbso[hresp][0] r_reg[hresp][0]/Q}, {clk r_reg[hresp][0]/C}, {<const1> r_reg[hresp][0]/CE}, {r[hresp][0]_i_1_n_0 r_reg[hresp][0]/D}, {<const0> r_reg[hresp][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hsel] - 
nets: {r_reg[hsel]__0 r_reg[hsel]/Q}, {clk r_reg[hsel]/C}, {<const1> r_reg[hsel]/CE}, {r[hsel]_i_1_n_0 r_reg[hsel]/D}, {r_reg[spimstate]0 r_reg[hsel]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hsize][0] - 
nets: {r_reg[hsize]__0[0] r_reg[hsize][0]/Q}, {clk r_reg[hsize][0]/C}, {v[hsize] r_reg[hsize][0]/CE}, {ahbsi[hsize][0] r_reg[hsize][0]/D}, {<const0> r_reg[hsize][0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hsize][1] - 
nets: {r_reg[hsize]__0[1] r_reg[hsize][1]/Q}, {clk r_reg[hsize][1]/C}, {v[hsize] r_reg[hsize][1]/CE}, {ahbsi[hsize][1] r_reg[hsize][1]/D}, {<const0> r_reg[hsize][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hsize][2] - 
nets: {r_reg[hsize]__0[2] r_reg[hsize][2]/Q}, {clk r_reg[hsize][2]/C}, {v[hsize] r_reg[hsize][2]/CE}, {ahbsi[hsize][2] r_reg[hsize][2]/D}, {<const0> r_reg[hsize][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[hwrite] - 
nets: {r_reg[hwrite]__0 r_reg[hwrite]/Q}, {clk r_reg[hwrite]/C}, {<const1> r_reg[hwrite]/CE}, {r[hwrite]_i_1_n_0 r_reg[hwrite]/D}, {r_reg[spimstate]0 r_reg[hwrite]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[irq] - 
nets: {ahbso[hirq][7] r_reg[irq]/Q}, {clk r_reg[irq]/C}, {<const1> r_reg[irq]/CE}, {v[irq] r_reg[irq]/D}, {<const0> r_reg[irq]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[reg][ctrl][eas] - 
nets: {p_2_in[2] r_reg[reg][ctrl][eas]/Q}, {clk r_reg[reg][ctrl][eas]/C}, {v[rst] r_reg[reg][ctrl][eas]/CE}, {ahbsi[hwdata][2] r_reg[reg][ctrl][eas]/D}, {r_reg[spimstate]0 r_reg[reg][ctrl][eas]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[reg][ctrl][ien] - 
nets: {p_2_in[1] r_reg[reg][ctrl][ien]/Q}, {clk r_reg[reg][ctrl][ien]/C}, {v[rst] r_reg[reg][ctrl][ien]/CE}, {ahbsi[hwdata][1] r_reg[reg][ctrl][ien]/D}, {r_reg[spimstate]0 r_reg[reg][ctrl][ien]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X1Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[reg][ctrl][usrc] - 
nets: {p_2_in[0] r_reg[reg][ctrl][usrc]/Q}, {clk r_reg[reg][ctrl][usrc]/C}, {v[rst] r_reg[reg][ctrl][usrc]/CE}, {ahbsi[hwdata][0] r_reg[reg][ctrl][usrc]/D}, {r_reg[spimstate]0 r_reg[reg][ctrl][usrc]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[reg][stat][busy] - 
nets: {r_reg[reg][stat][busy]__0 r_reg[reg][stat][busy]/Q}, {clk r_reg[reg][stat][busy]/C}, {<const1> r_reg[reg][stat][busy]/CE}, {v[reg][stat][busy] r_reg[reg][stat][busy]/D}, {<const0> r_reg[reg][stat][busy]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[reg][stat][done] - 
nets: {r_reg[reg][stat][done]__0 r_reg[reg][stat][done]/Q}, {clk r_reg[reg][stat][done]/C}, {<const1> r_reg[reg][stat][done]/CE}, {r[reg][stat][done]_i_1_n_0 r_reg[reg][stat][done]/D}, {r_reg[spimstate]0 r_reg[reg][stat][done]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][0] - 
nets: {r_reg[rrdata]__0[0] r_reg[rrdata][0]/Q}, {clk r_reg[rrdata][0]/C}, {v[hsel]135_out r_reg[rrdata][0]/CE}, {r[rrdata][0]_i_1_n_0 r_reg[rrdata][0]/D}, {<const0> r_reg[rrdata][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][1] - 
nets: {r_reg[rrdata]__0[1] r_reg[rrdata][1]/Q}, {clk r_reg[rrdata][1]/C}, {v[hsel]135_out r_reg[rrdata][1]/CE}, {r[rrdata][1]_i_1_n_0 r_reg[rrdata][1]/D}, {<const0> r_reg[rrdata][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][2] - 
nets: {r_reg[rrdata]__0[2] r_reg[rrdata][2]/Q}, {clk r_reg[rrdata][2]/C}, {v[hsel]135_out r_reg[rrdata][2]/CE}, {r[rrdata][2]_i_1_n_0 r_reg[rrdata][2]/D}, {<const0> r_reg[rrdata][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][3] - 
nets: {r_reg[rrdata]__0[3] r_reg[rrdata][3]/Q}, {clk r_reg[rrdata][3]/C}, {v[hsel]135_out r_reg[rrdata][3]/CE}, {r[rrdata][3]_i_2_n_0 r_reg[rrdata][3]/D}, {<const0> r_reg[rrdata][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][4] - 
nets: {r_reg[rrdata]__0[4] r_reg[rrdata][4]/Q}, {clk r_reg[rrdata][4]/C}, {v[hsel]135_out r_reg[rrdata][4]/CE}, {r_reg[ar_n_0_][4] r_reg[rrdata][4]/D}, {r[rrdata][7]_i_1_n_0 r_reg[rrdata][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][5] - 
nets: {r_reg[rrdata]__0[5] r_reg[rrdata][5]/Q}, {clk r_reg[rrdata][5]/C}, {v[hsel]135_out r_reg[rrdata][5]/CE}, {r_reg[ar_n_0_][5] r_reg[rrdata][5]/D}, {r[rrdata][7]_i_1_n_0 r_reg[rrdata][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][6] - 
nets: {r_reg[rrdata]__0[6] r_reg[rrdata][6]/Q}, {clk r_reg[rrdata][6]/C}, {v[hsel]135_out r_reg[rrdata][6]/CE}, {r_reg[ar_n_0_][6] r_reg[rrdata][6]/D}, {r[rrdata][7]_i_1_n_0 r_reg[rrdata][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rrdata][7] - 
nets: {r_reg[rrdata]__0[7] r_reg[rrdata][7]/Q}, {clk r_reg[rrdata][7]/C}, {v[hsel]135_out r_reg[rrdata][7]/CE}, {r_reg[ar_n_0_][7] r_reg[rrdata][7]/D}, {r[rrdata][7]_i_1_n_0 r_reg[rrdata][7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y7, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[rst] - 
nets: {r_reg[rst]__0 r_reg[rst]/Q}, {clk r_reg[rst]/C}, {v[rst] r_reg[rst]/CE}, {ahbsi[hwdata][4] r_reg[rst]/D}, {r_reg[spimstate]0 r_reg[rst]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X2Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[sample][0] - 
nets: {r_reg[sample_n_0_][0] r_reg[sample][0]/Q}, {clk r_reg[sample][0]/C}, {<const1> r_reg[sample][0]/CE}, {r[sample][0]_i_1_n_0 r_reg[sample][0]/D}, {<const0> r_reg[sample][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[sample][1] - 
nets: {p_1_in r_reg[sample][1]/Q}, {clk r_reg[sample][1]/C}, {<const1> r_reg[sample][1]/CE}, {r_reg[sample_n_0_][0] r_reg[sample][1]/D}, {r_reg[spimstate]0 r_reg[sample][1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[seq] - 
nets: {r_reg[seq]__0 r_reg[seq]/Q}, {clk r_reg[seq]/C}, {<const1> r_reg[seq]/CE}, {r[seq]_i_1_n_0 r_reg[seq]/D}, {<const0> r_reg[seq]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][cnt][0] - 
nets: {r_reg[spi][cnt_n_0_][0] r_reg[spi][cnt][0]/Q}, {clk r_reg[spi][cnt][0]/C}, {r[spi][cnt][4]_i_1_n_0 r_reg[spi][cnt][0]/CE}, {v[spi][cnt][0] r_reg[spi][cnt][0]/D}, {<const0> r_reg[spi][cnt][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][cnt][1] - 
nets: {r_reg[spi][cnt_n_0_][1] r_reg[spi][cnt][1]/Q}, {clk r_reg[spi][cnt][1]/C}, {r[spi][cnt][4]_i_1_n_0 r_reg[spi][cnt][1]/CE}, {v[spi][cnt][1] r_reg[spi][cnt][1]/D}, {<const0> r_reg[spi][cnt][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][cnt][2] - 
nets: {r_reg[spi][cnt_n_0_][2] r_reg[spi][cnt][2]/Q}, {clk r_reg[spi][cnt][2]/C}, {r[spi][cnt][4]_i_1_n_0 r_reg[spi][cnt][2]/CE}, {v[spi][cnt][2] r_reg[spi][cnt][2]/D}, {<const0> r_reg[spi][cnt][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][cnt][3] - 
nets: {r_reg[spi][cnt_n_0_][3] r_reg[spi][cnt][3]/Q}, {clk r_reg[spi][cnt][3]/C}, {r[spi][cnt][4]_i_1_n_0 r_reg[spi][cnt][3]/CE}, {v[spi][cnt][3] r_reg[spi][cnt][3]/D}, {<const0> r_reg[spi][cnt][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][cnt][4] - 
nets: {r_reg[spi][cnt_n_0_][4] r_reg[spi][cnt][4]/Q}, {clk r_reg[spi][cnt][4]/C}, {r[spi][cnt][4]_i_1_n_0 r_reg[spi][cnt][4]/CE}, {v[spi][cnt][4] r_reg[spi][cnt][4]/D}, {<const0> r_reg[spi][cnt][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][hburst][0] - 
nets: {r_reg[spi][hburst_n_0_][0] r_reg[spi][hburst][0]/Q}, {clk r_reg[spi][hburst][0]/C}, {v[spi][hsize] r_reg[spi][hburst][0]/CE}, {r_reg[hburst] r_reg[spi][hburst][0]/D}, {<const0> r_reg[spi][hburst][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][hsize][0] - 
nets: {hsize[0] r_reg[spi][hsize][0]/Q}, {clk r_reg[spi][hsize][0]/C}, {v[spi][hsize] r_reg[spi][hsize][0]/CE}, {r_reg[hsize]__0[0] r_reg[spi][hsize][0]/D}, {<const0> r_reg[spi][hsize][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][hsize][1] - 
nets: {hsize[1] r_reg[spi][hsize][1]/Q}, {clk r_reg[spi][hsize][1]/C}, {v[spi][hsize] r_reg[spi][hsize][1]/CE}, {r_reg[hsize]__0[1] r_reg[spi][hsize][1]/D}, {<const0> r_reg[spi][hsize][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spi][hsize][2] - 
nets: {hsize[2] r_reg[spi][hsize][2]/Q}, {clk r_reg[spi][hsize][2]/C}, {v[spi][hsize] r_reg[spi][hsize][2]/CE}, {r_reg[hsize]__0[2] r_reg[spi][hsize][2]/D}, {<const0> r_reg[spi][hsize][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y6, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spii][0][miso] - 
nets: {r_reg[spii][0][miso]__0 r_reg[spii][0][miso]/Q}, {clk r_reg[spii][0][miso]/C}, {<const1> r_reg[spii][0][miso]/CE}, {spii[miso] r_reg[spii][0][miso]/D}, {<const0> r_reg[spii][0][miso]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spii][1][miso] - 
nets: {r_reg[spii][1][miso]__0 r_reg[spii][1][miso]/Q}, {clk r_reg[spii][1][miso]/C}, {<const1> r_reg[spii][1][miso]/CE}, {r_reg[spii][0][miso]__0 r_reg[spii][1][miso]/D}, {<const0> r_reg[spii][1][miso]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y4, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spio][csn] - 
nets: {spio[csn] r_reg[spio][csn]/Q}, {clk r_reg[spio][csn]/C}, {<const1> r_reg[spio][csn]/CE}, {r[spio][csn]_i_1_n_0 r_reg[spio][csn]/D}, {r_reg[spimstate]0 r_reg[spio][csn]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X7Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[spio][initialized] - 
nets: {spio[initialized] r_reg[spio][initialized]/Q}, {clk r_reg[spio][initialized]/C}, {<const1> r_reg[spio][initialized]/CE}, {r[spio][initialized]_i_1_n_0 r_reg[spio][initialized]/D}, {r_reg[spimstate]0 r_reg[spio][initialized]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spio][mosi] - 
nets: {spio[mosi] r_reg[spio][mosi]/Q}, {clk r_reg[spio][mosi]/C}, {<const1> r_reg[spio][mosi]/CE}, {r[spio][mosi]_i_1_n_0 r_reg[spio][mosi]/D}, {r_reg[spimstate]0 r_reg[spio][mosi]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X5Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[spio][ready] - 
nets: {spio[ready] r_reg[spio][ready]/Q}, {clk r_reg[spio][ready]/C}, {<const1> r_reg[spio][ready]/CE}, {r[spio][ready]_i_1_n_0 r_reg[spio][ready]/D}, {r_reg[spimstate]0 r_reg[spio][ready]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y5, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[spio][sck] - 
nets: {spio[sck] r_reg[spio][sck]/Q}, {clk r_reg[spio][sck]/C}, {<const1> r_reg[spio][sck]/CE}, {r[spio][sck]_i_1_n_0 r_reg[spio][sck]/D}, {r_reg[spimstate]0 r_reg[spio][sck]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[sreg][0] - 
nets: {r_reg[sreg]__0[0] r_reg[sreg][0]/Q}, {clk r_reg[sreg][0]/C}, {<const1> r_reg[sreg][0]/CE}, {r[sreg][0]_i_1_n_0 r_reg[sreg][0]/D}, {<const0> r_reg[sreg][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[sreg][1] - 
nets: {r_reg[sreg]__0[1] r_reg[sreg][1]/Q}, {clk r_reg[sreg][1]/C}, {<const1> r_reg[sreg][1]/CE}, {r[sreg][1]_i_1_n_0 r_reg[sreg][1]/D}, {r_reg[spimstate]0 r_reg[sreg][1]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X4Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[sreg][2] - 
nets: {r_reg[sreg]__0[2] r_reg[sreg][2]/Q}, {clk r_reg[sreg][2]/C}, {<const1> r_reg[sreg][2]/CE}, {r[sreg][2]_i_1_n_0 r_reg[sreg][2]/D}, {r_reg[spimstate]0 r_reg[sreg][2]/S}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y2, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[sreg][3] - 
nets: {r_reg[sreg]__0[3] r_reg[sreg][3]/Q}, {clk r_reg[sreg][3]/C}, {<const1> r_reg[sreg][3]/CE}, {r[sreg][3]_i_1_n_0 r_reg[sreg][3]/D}, {r_reg[spimstate]0 r_reg[sreg][3]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[sreg][4] - 
nets: {r_reg[sreg]__0[4] r_reg[sreg][4]/Q}, {clk r_reg[sreg][4]/C}, {<const1> r_reg[sreg][4]/CE}, {r[sreg][4]_i_1_n_0 r_reg[sreg][4]/D}, {r_reg[spimstate]0 r_reg[sreg][4]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[sreg][5] - 
nets: {r_reg[sreg]__0[5] r_reg[sreg][5]/Q}, {clk r_reg[sreg][5]/C}, {<const1> r_reg[sreg][5]/CE}, {r[sreg][5]_i_1_n_0 r_reg[sreg][5]/D}, {r_reg[spimstate]0 r_reg[sreg][5]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[sreg][6] - 
nets: {r_reg[sreg]__0[6] r_reg[sreg][6]/Q}, {clk r_reg[sreg][6]/C}, {<const1> r_reg[sreg][6]/CE}, {r[sreg][6]_i_1_n_0 r_reg[sreg][6]/D}, {r_reg[spimstate]0 r_reg[sreg][6]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X3Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[sreg][7] - 
nets: {r_reg[sreg]__0[7] r_reg[sreg][7]/Q}, {clk r_reg[sreg][7]/C}, {<const1> r_reg[sreg][7]/CE}, {r[sreg][7]_i_1_n_0 r_reg[sreg][7]/D}, {r_reg[spimstate]0 r_reg[sreg][7]/S}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X2Y1, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

r_reg[stop] - 
nets: {r_reg[stop_n_0_] r_reg[stop]/Q}, {clk r_reg[stop]/C}, {<const1> r_reg[stop]/CE}, {r[stop]_i_1_n_0 r_reg[stop]/D}, {<const0> r_reg[stop]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[timer][0] - 
nets: {r_reg[timer_n_0_][0] r_reg[timer][0]/Q}, {clk r_reg[timer][0]/C}, {<const1> r_reg[timer][0]/CE}, {r[timer][0]_i_1_n_0 r_reg[timer][0]/D}, {<const0> r_reg[timer][0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y3, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
ahbsi[haddr][0], 
ahbsi[haddr][10], 
ahbsi[haddr][11], 
ahbsi[haddr][12], 
ahbsi[haddr][13], 
ahbsi[haddr][14], 
ahbsi[haddr][15], 
ahbsi[haddr][16], 
ahbsi[haddr][17], 
ahbsi[haddr][18], 
ahbsi[haddr][19], 
ahbsi[haddr][1], 
ahbsi[haddr][20], 
ahbsi[haddr][21], 
ahbsi[haddr][22], 
ahbsi[haddr][23], 
ahbsi[haddr][2], 
ahbsi[haddr][3], 
ahbsi[haddr][4], 
ahbsi[haddr][5], 
ahbsi[haddr][6], 
ahbsi[haddr][7], 
ahbsi[haddr][8], 
ahbsi[haddr][9], 
ahbsi[hburst][0], 
ahbsi[hmbsel][0], 
ahbsi[hmbsel][1], 
ahbsi[hready], 
ahbsi[hsel][7], 
ahbsi[hsize][0], 
ahbsi[hsize][1], 
ahbsi[hsize][2], 
ahbsi[htrans][0], 
ahbsi[htrans][1], 
ahbsi[hwdata][0], 
ahbsi[hwdata][1], 
ahbsi[hwdata][2], 
ahbsi[hwdata][3], 
ahbsi[hwdata][4], 
ahbsi[hwdata][5], 
ahbsi[hwdata][6], 
ahbsi[hwdata][7], 
ahbsi[hwrite], 
ahbso[hirq][7], 
ahbso[hrdata][0], 
ahbso[hrdata][10], 
ahbso[hrdata][11], 
ahbso[hrdata][12], 
ahbso[hrdata][13], 
ahbso[hrdata][14], 
ahbso[hrdata][15], 
ahbso[hrdata][16], 
ahbso[hrdata][17], 
ahbso[hrdata][18], 
ahbso[hrdata][19], 
ahbso[hrdata][1], 
ahbso[hrdata][20], 
ahbso[hrdata][21], 
ahbso[hrdata][22], 
ahbso[hrdata][23], 
ahbso[hrdata][24], 
ahbso[hrdata][25], 
ahbso[hrdata][26], 
ahbso[hrdata][27], 
ahbso[hrdata][28], 
ahbso[hrdata][29], 
ahbso[hrdata][2], 
ahbso[hrdata][30], 
ahbso[hrdata][31], 
ahbso[hrdata][3], 
ahbso[hrdata][4], 
ahbso[hrdata][5], 
ahbso[hrdata][6], 
ahbso[hrdata][7], 
ahbso[hrdata][8], 
ahbso[hrdata][9], 
ahbso[hready], 
ahbso[hresp][0], 
clk, 
rstn, 
spii[miso], 
spio[csn], 
spio[initialized], 
spio[mosi], 
spio[ready], 
spio[sck], 

FSM_sequential_r[spi][state][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spi][state][0]_i_2_n_0 - 
wires: CLBLM_R_X5Y0/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y0/CLBLM_L_A CLBLM_R_X5Y0/CLBLM_L_AMUX CLBLM_R_X5Y1/CLBLM_IMUX9 CLBLM_R_X5Y1/CLBLM_L_A5 INT_R_X5Y0/LOGIC_OUTS16 INT_R_X5Y0/NL1BEG1 INT_R_X5Y1/IMUX9 INT_R_X5Y1/NL1END1 
pips: CLBLM_R_X5Y0/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X5Y0/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y0/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X5Y1/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r_reg[spi][state][2]_i_3_n_0 - 
wires: CLBLM_R_X5Y1/CLBLM_IMUX22 CLBLM_R_X5Y1/CLBLM_IMUX6 CLBLM_R_X5Y1/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y1/CLBLM_L_A1 CLBLM_R_X5Y1/CLBLM_M_AMUX CLBLM_R_X5Y1/CLBLM_M_C3 INT_R_X5Y1/BYP_ALT2 INT_R_X5Y1/BYP_BOUNCE2 INT_R_X5Y1/IMUX22 INT_R_X5Y1/IMUX6 INT_R_X5Y1/LOGIC_OUTS20 INT_R_X5Y2/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y1/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y1/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y1/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X5Y1/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X5Y1/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[spi][state][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y5/BRAM_EE2BEG0_0 CLBLL_L_X4Y1/CLBLL_IMUX19 CLBLL_L_X4Y1/CLBLL_L_B2 CLBLL_L_X4Y1/CLBLL_SW2A0 CLBLL_L_X4Y2/CLBLL_IMUX26 CLBLL_L_X4Y2/CLBLL_IMUX41 CLBLL_L_X4Y2/CLBLL_L_B4 CLBLL_L_X4Y2/CLBLL_L_D1 CLBLL_L_X4Y3/CLBLL_IMUX15 CLBLL_L_X4Y3/CLBLL_IMUX19 CLBLL_L_X4Y3/CLBLL_LL_B1 CLBLL_L_X4Y3/CLBLL_L_B2 CLBLL_L_X4Y4/CLBLL_IMUX16 CLBLL_L_X4Y4/CLBLL_IMUX46 CLBLL_L_X4Y4/CLBLL_L_B3 CLBLL_L_X4Y4/CLBLL_L_D5 CLBLL_L_X4Y5/CLBLL_IMUX36 CLBLL_L_X4Y5/CLBLL_IMUX5 CLBLL_L_X4Y5/CLBLL_L_A6 CLBLL_L_X4Y5/CLBLL_L_D2 CLBLL_L_X4Y5/CLBLL_NW2A3 CLBLL_L_X4Y6/CLBLL_WR1END2 CLBLM_L_X8Y2/CLBLM_IMUX22 CLBLM_L_X8Y2/CLBLM_M_C3 CLBLM_L_X8Y3/CLBLM_IMUX9 CLBLM_L_X8Y3/CLBLM_L_A5 CLBLM_L_X8Y5/CLBLM_ER1BEG1 CLBLM_L_X8Y5/CLBLM_IMUX4 CLBLM_L_X8Y5/CLBLM_M_A6 CLBLM_R_X3Y1/CLBLM_IMUX0 CLBLM_R_X3Y1/CLBLM_IMUX16 CLBLM_R_X3Y1/CLBLM_IMUX18 CLBLM_R_X3Y1/CLBLM_IMUX20 CLBLM_R_X3Y1/CLBLM_IMUX36 CLBLM_R_X3Y1/CLBLM_L_A3 CLBLM_R_X3Y1/CLBLM_L_B3 CLBLM_R_X3Y1/CLBLM_L_C2 CLBLM_R_X3Y1/CLBLM_L_D2 CLBLM_R_X3Y1/CLBLM_M_B2 CLBLM_R_X3Y1/CLBLM_SW2A0 CLBLM_R_X3Y2/CLBLM_IMUX17 CLBLM_R_X3Y2/CLBLM_M_B3 CLBLM_R_X3Y5/CLBLM_IMUX30 CLBLM_R_X3Y5/CLBLM_L_C5 CLBLM_R_X3Y5/CLBLM_NW2A3 CLBLM_R_X3Y6/CLBLM_IMUX13 CLBLM_R_X3Y6/CLBLM_IMUX6 CLBLM_R_X3Y6/CLBLM_L_A1 CLBLM_R_X3Y6/CLBLM_L_B6 CLBLM_R_X3Y6/CLBLM_WR1END2 CLBLM_R_X5Y0/CLBLM_IMUX0 CLBLM_R_X5Y0/CLBLM_IMUX25 CLBLM_R_X5Y0/CLBLM_IMUX33 CLBLM_R_X5Y0/CLBLM_L_A3 CLBLM_R_X5Y0/CLBLM_L_B5 CLBLM_R_X5Y0/CLBLM_L_C1 CLBLM_R_X5Y1/CLBLM_BYP1 CLBLM_R_X5Y1/CLBLM_IMUX0 CLBLM_R_X5Y1/CLBLM_IMUX26 CLBLM_R_X5Y1/CLBLM_IMUX40 CLBLM_R_X5Y1/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y1/CLBLM_L_A3 CLBLM_R_X5Y1/CLBLM_L_AQ CLBLM_R_X5Y1/CLBLM_L_B4 CLBLM_R_X5Y1/CLBLM_M_AX CLBLM_R_X5Y1/CLBLM_M_D1 CLBLM_R_X5Y2/CLBLM_IMUX16 CLBLM_R_X5Y2/CLBLM_L_B3 CLBLM_R_X5Y3/CLBLM_IMUX41 CLBLM_R_X5Y3/CLBLM_L_D1 CLBLM_R_X5Y5/CLBLM_EE2BEG0 CLBLM_R_X5Y5/CLBLM_IMUX30 CLBLM_R_X5Y5/CLBLM_IMUX40 CLBLM_R_X5Y5/CLBLM_IMUX46 CLBLM_R_X5Y5/CLBLM_L_C5 CLBLM_R_X5Y5/CLBLM_L_D5 CLBLM_R_X5Y5/CLBLM_M_D1 CLBLM_R_X5Y6/CLBLM_IMUX25 CLBLM_R_X5Y6/CLBLM_L_B5 CLBLM_R_X7Y3/CLBLM_BYP0 CLBLM_R_X7Y3/CLBLM_L_AX CLBLM_R_X7Y5/CLBLM_ER1BEG1 INT_L_X2Y2/EL1BEG0 INT_L_X2Y2/NW2END1 INT_L_X4Y1/IMUX_L19 INT_L_X4Y1/SR1END1 INT_L_X4Y1/SW2A0 INT_L_X4Y2/IMUX_L26 INT_L_X4Y2/IMUX_L41 INT_L_X4Y2/SR1BEG1 INT_L_X4Y2/SW2BEG0 INT_L_X4Y2/WR1END1 INT_L_X4Y3/IMUX_L15 INT_L_X4Y3/IMUX_L19 INT_L_X4Y3/NL1BEG0 INT_L_X4Y3/NL1END_S3_0 INT_L_X4Y3/WR1END1 INT_L_X4Y4/IMUX_L16 INT_L_X4Y4/IMUX_L46 INT_L_X4Y4/NE2BEG0 INT_L_X4Y4/NL1BEG2 INT_L_X4Y4/NL1BEG_N3 INT_L_X4Y4/NL1END0 INT_L_X4Y4/NW2BEG3 INT_L_X4Y5/BYP_ALT5 INT_L_X4Y5/BYP_BOUNCE5 INT_L_X4Y5/IMUX_L36 INT_L_X4Y5/IMUX_L5 INT_L_X4Y5/NE2A0 INT_L_X4Y5/NL1BEG1 INT_L_X4Y5/NL1END2 INT_L_X4Y5/NW2A3 INT_L_X4Y6/NL1END1 INT_L_X4Y6/WR1BEG2 INT_L_X6Y5/EE2A0 INT_L_X8Y2/FAN_BOUNCE_S3_6 INT_L_X8Y2/IMUX_L22 INT_L_X8Y2/SR1END2 INT_L_X8Y3/FAN_ALT6 INT_L_X8Y3/FAN_BOUNCE6 INT_L_X8Y3/IMUX_L9 INT_L_X8Y3/SR1BEG2 INT_L_X8Y3/SS2END1 INT_L_X8Y4/SS2A1 INT_L_X8Y5/ER1END1 INT_L_X8Y5/IMUX_L4 INT_L_X8Y5/SS2BEG1 INT_R_X3Y0/FAN_BOUNCE_S3_2 INT_R_X3Y1/BYP_ALT0 INT_R_X3Y1/BYP_BOUNCE0 INT_R_X3Y1/EL1END_S3_0 INT_R_X3Y1/FAN_ALT2 INT_R_X3Y1/FAN_BOUNCE2 INT_R_X3Y1/IMUX0 INT_R_X3Y1/IMUX16 INT_R_X3Y1/IMUX18 INT_R_X3Y1/IMUX20 INT_R_X3Y1/IMUX36 INT_R_X3Y1/NW2BEG1 INT_R_X3Y1/SW2END0 INT_R_X3Y2/EL1END0 INT_R_X3Y2/IMUX17 INT_R_X3Y2/NW2A1 INT_R_X3Y5/IMUX30 INT_R_X3Y5/NW2END3 INT_R_X3Y6/BYP_ALT2 INT_R_X3Y6/BYP_BOUNCE2 INT_R_X3Y6/IMUX13 INT_R_X3Y6/IMUX6 INT_R_X3Y6/WR1END2 INT_R_X3Y7/BYP_BOUNCE_N3_2 INT_R_X5Y0/IMUX0 INT_R_X5Y0/IMUX25 INT_R_X5Y0/IMUX33 INT_R_X5Y0/SL1END0 INT_R_X5Y1/BYP1 INT_R_X5Y1/BYP_ALT0 INT_R_X5Y1/BYP_ALT1 INT_R_X5Y1/BYP_BOUNCE0 INT_R_X5Y1/IMUX0 INT_R_X5Y1/IMUX26 INT_R_X5Y1/IMUX40 INT_R_X5Y1/LOGIC_OUTS0 INT_R_X5Y1/NR1BEG0 INT_R_X5Y1/SL1BEG0 INT_R_X5Y2/IMUX16 INT_R_X5Y2/NR1BEG0 INT_R_X5Y2/NR1END0 INT_R_X5Y2/WR1BEG1 INT_R_X5Y3/IMUX41 INT_R_X5Y3/NR1END0 INT_R_X5Y3/WR1BEG1 INT_R_X5Y4/NE2END_S3_0 INT_R_X5Y5/EE2BEG0 INT_R_X5Y5/IMUX30 INT_R_X5Y5/IMUX40 INT_R_X5Y5/IMUX46 INT_R_X5Y5/NE2END0 INT_R_X5Y5/NL1BEG_N3 INT_R_X5Y5/NR1BEG0 INT_R_X5Y6/IMUX25 INT_R_X5Y6/NR1END0 INT_R_X7Y3/BYP0 INT_R_X7Y3/BYP_ALT0 INT_R_X7Y3/SS2END0 INT_R_X7Y4/SS2A0 INT_R_X7Y5/EE2END0 INT_R_X7Y5/ER1BEG1 INT_R_X7Y5/SS2BEG0 VBRK_X18Y6/VBRK_EE2BEG0 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y5/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y1/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y1/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y3/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X2Y2/INT_L.NW2END1->>EL1BEG0 INT_L_X4Y1/INT_L.SR1END1->>IMUX_L19 INT_L_X4Y2/INT_L.WR1END1->>IMUX_L26 INT_L_X4Y2/INT_L.WR1END1->>IMUX_L41 INT_L_X4Y2/INT_L.WR1END1->>SR1BEG1 INT_L_X4Y2/INT_L.WR1END1->>SW2BEG0 INT_L_X4Y3/INT_L.NL1END_S3_0->>IMUX_L15 INT_L_X4Y3/INT_L.WR1END1->>IMUX_L19 INT_L_X4Y3/INT_L.WR1END1->>NL1BEG0 INT_L_X4Y4/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X4Y4/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y4/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X4Y4/INT_L.NL1END0->>IMUX_L16 INT_L_X4Y4/INT_L.NL1END0->>NE2BEG0 INT_L_X4Y4/INT_L.NL1END0->>NL1BEG_N3 INT_L_X4Y5/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y5/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X4Y5/INT_L.NL1END2->>BYP_ALT5 INT_L_X4Y5/INT_L.NL1END2->>IMUX_L36 INT_L_X4Y5/INT_L.NL1END2->>NL1BEG1 INT_L_X4Y6/INT_L.NL1END1->>WR1BEG2 INT_L_X8Y2/INT_L.SR1END2->>IMUX_L22 INT_L_X8Y3/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X8Y3/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X8Y3/INT_L.SS2END1->>FAN_ALT6 INT_L_X8Y3/INT_L.SS2END1->>SR1BEG2 INT_L_X8Y5/INT_L.ER1END1->>IMUX_L4 INT_L_X8Y5/INT_L.ER1END1->>SS2BEG1 INT_R_X3Y1/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y1/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X3Y1/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X3Y1/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X3Y1/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X3Y1/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X3Y1/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X3Y1/INT_R.SW2END0->>FAN_ALT2 INT_R_X3Y1/INT_R.SW2END0->>IMUX18 INT_R_X3Y1/INT_R.SW2END0->>NW2BEG1 INT_R_X3Y2/INT_R.EL1END0->>IMUX17 INT_R_X3Y5/INT_R.NW2END3->>IMUX30 INT_R_X3Y6/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y6/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X3Y6/INT_R.WR1END2->>BYP_ALT2 INT_R_X3Y6/INT_R.WR1END2->>IMUX13 INT_R_X5Y0/INT_R.SL1END0->>IMUX0 INT_R_X5Y0/INT_R.SL1END0->>IMUX25 INT_R_X5Y0/INT_R.SL1END0->>IMUX33 INT_R_X5Y1/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y1/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y1/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X5Y1/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X5Y1/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X5Y1/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y1/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X5Y1/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y1/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X5Y2/INT_R.NR1END0->>IMUX16 INT_R_X5Y2/INT_R.NR1END0->>NR1BEG0 INT_R_X5Y2/INT_R.NR1END0->>WR1BEG1 INT_R_X5Y3/INT_R.NR1END0->>IMUX41 INT_R_X5Y3/INT_R.NR1END0->>WR1BEG1 INT_R_X5Y5/INT_R.NE2END0->>EE2BEG0 INT_R_X5Y5/INT_R.NE2END0->>IMUX40 INT_R_X5Y5/INT_R.NE2END0->>NL1BEG_N3 INT_R_X5Y5/INT_R.NE2END0->>NR1BEG0 INT_R_X5Y5/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y5/INT_R.NL1BEG_N3->>IMUX46 INT_R_X5Y6/INT_R.NR1END0->>IMUX25 INT_R_X7Y3/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y3/INT_R.SS2END0->>BYP_ALT0 INT_R_X7Y5/INT_R.EE2END0->>ER1BEG1 INT_R_X7Y5/INT_R.EE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 36, 

v[bcnt][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y0/BRAM_EE2BEG2_1 CLBLL_L_X2Y1/CLBLL_IMUX10 CLBLL_L_X2Y1/CLBLL_L_A4 CLBLL_L_X2Y2/CLBLL_IMUX6 CLBLL_L_X2Y2/CLBLL_L_A1 CLBLL_L_X2Y3/CLBLL_IMUX19 CLBLL_L_X2Y3/CLBLL_L_B2 CLBLL_L_X4Y0/CLBLL_IMUX29 CLBLL_L_X4Y0/CLBLL_IMUX44 CLBLL_L_X4Y0/CLBLL_LL_C2 CLBLL_L_X4Y0/CLBLL_LL_D4 CLBLL_L_X4Y2/CLBLL_IMUX11 CLBLL_L_X4Y2/CLBLL_IMUX19 CLBLL_L_X4Y2/CLBLL_IMUX36 CLBLL_L_X4Y2/CLBLL_LL_A4 CLBLL_L_X4Y2/CLBLL_L_B2 CLBLL_L_X4Y2/CLBLL_L_D2 CLBLL_L_X4Y2/CLBLL_WL1END0 CLBLL_L_X4Y3/CLBLL_IMUX41 CLBLL_L_X4Y3/CLBLL_L_D1 CLBLL_L_X4Y4/CLBLL_IMUX19 CLBLL_L_X4Y4/CLBLL_IMUX23 CLBLL_L_X4Y4/CLBLL_IMUX42 CLBLL_L_X4Y4/CLBLL_L_B2 CLBLL_L_X4Y4/CLBLL_L_C3 CLBLL_L_X4Y4/CLBLL_L_D6 CLBLL_L_X4Y4/CLBLL_WR1END2 CLBLL_L_X4Y5/CLBLL_EE2BEG1 CLBLL_L_X4Y5/CLBLL_IMUX0 CLBLL_L_X4Y5/CLBLL_IMUX20 CLBLL_L_X4Y5/CLBLL_IMUX26 CLBLL_L_X4Y5/CLBLL_L_A3 CLBLL_L_X4Y5/CLBLL_L_B4 CLBLL_L_X4Y5/CLBLL_L_C2 CLBLL_L_X4Y6/CLBLL_NW2A0 CLBLM_L_X8Y2/CLBLM_IMUX18 CLBLM_L_X8Y2/CLBLM_IMUX2 CLBLM_L_X8Y2/CLBLM_IMUX31 CLBLM_L_X8Y2/CLBLM_M_A2 CLBLM_L_X8Y2/CLBLM_M_B2 CLBLM_L_X8Y2/CLBLM_M_C5 CLBLM_L_X8Y3/CLBLM_EL1BEG1 CLBLM_L_X8Y3/CLBLM_IMUX18 CLBLM_L_X8Y3/CLBLM_IMUX2 CLBLM_L_X8Y3/CLBLM_IMUX26 CLBLM_L_X8Y3/CLBLM_IMUX33 CLBLM_L_X8Y3/CLBLM_L_B4 CLBLM_L_X8Y3/CLBLM_L_C1 CLBLM_L_X8Y3/CLBLM_M_A2 CLBLM_L_X8Y3/CLBLM_M_B2 CLBLM_L_X8Y5/CLBLM_IMUX11 CLBLM_L_X8Y5/CLBLM_M_A4 CLBLM_R_X3Y2/CLBLM_IMUX32 CLBLM_R_X3Y2/CLBLM_M_C1 CLBLM_R_X3Y2/CLBLM_WL1END0 CLBLM_R_X3Y3/CLBLM_IMUX22 CLBLM_R_X3Y3/CLBLM_IMUX30 CLBLM_R_X3Y3/CLBLM_L_C5 CLBLM_R_X3Y3/CLBLM_M_C3 CLBLM_R_X3Y4/CLBLM_IMUX5 CLBLM_R_X3Y4/CLBLM_L_A6 CLBLM_R_X3Y4/CLBLM_WR1END2 CLBLM_R_X3Y5/CLBLM_EE2BEG1 CLBLM_R_X3Y5/CLBLM_IMUX33 CLBLM_R_X3Y5/CLBLM_L_C1 CLBLM_R_X3Y6/CLBLM_IMUX10 CLBLM_R_X3Y6/CLBLM_IMUX16 CLBLM_R_X3Y6/CLBLM_L_A4 CLBLM_R_X3Y6/CLBLM_L_B3 CLBLM_R_X3Y6/CLBLM_NW2A0 CLBLM_R_X5Y0/CLBLM_IMUX19 CLBLM_R_X5Y0/CLBLM_IMUX23 CLBLM_R_X5Y0/CLBLM_IMUX3 CLBLM_R_X5Y0/CLBLM_L_A2 CLBLM_R_X5Y0/CLBLM_L_B2 CLBLM_R_X5Y0/CLBLM_L_C3 CLBLM_R_X5Y1/CLBLM_EE2BEG2 CLBLM_R_X5Y1/CLBLM_IMUX17 CLBLM_R_X5Y1/CLBLM_IMUX3 CLBLM_R_X5Y1/CLBLM_IMUX33 CLBLM_R_X5Y1/CLBLM_IMUX41 CLBLM_R_X5Y1/CLBLM_IMUX45 CLBLM_R_X5Y1/CLBLM_IMUX8 CLBLM_R_X5Y1/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y1/CLBLM_L_A2 CLBLM_R_X5Y1/CLBLM_L_AMUX CLBLM_R_X5Y1/CLBLM_L_C1 CLBLM_R_X5Y1/CLBLM_L_D1 CLBLM_R_X5Y1/CLBLM_M_A5 CLBLM_R_X5Y1/CLBLM_M_B3 CLBLM_R_X5Y1/CLBLM_M_D2 CLBLM_R_X5Y2/CLBLM_IMUX19 CLBLM_R_X5Y2/CLBLM_L_B2 CLBLM_R_X5Y5/CLBLM_IMUX19 CLBLM_R_X5Y5/CLBLM_IMUX3 CLBLM_R_X5Y5/CLBLM_L_A2 CLBLM_R_X5Y5/CLBLM_L_B2 CLBLM_R_X5Y6/CLBLM_IMUX19 CLBLM_R_X5Y6/CLBLM_L_B2 CLBLM_R_X7Y1/CLBLM_IMUX12 CLBLM_R_X7Y1/CLBLM_IMUX28 CLBLM_R_X7Y1/CLBLM_M_B6 CLBLM_R_X7Y1/CLBLM_M_C4 CLBLM_R_X7Y3/CLBLM_EL1BEG1 CLBLM_R_X7Y3/CLBLM_IMUX0 CLBLM_R_X7Y3/CLBLM_IMUX26 CLBLM_R_X7Y3/CLBLM_L_A3 CLBLM_R_X7Y3/CLBLM_L_B4 INT_L_X2Y1/IMUX_L10 INT_L_X2Y1/SR1BEG_S0 INT_L_X2Y1/SR1END3 INT_L_X2Y2/IMUX_L6 INT_L_X2Y2/SR1BEG3 INT_L_X2Y2/SR1END2 INT_L_X2Y2/SR1END_N3_3 INT_L_X2Y3/IMUX_L19 INT_L_X2Y3/SR1BEG2 INT_L_X2Y3/WL1END1 INT_L_X4Y0/IMUX_L29 INT_L_X4Y0/IMUX_L44 INT_L_X4Y0/WL1END2 INT_L_X4Y2/EL1BEG1 INT_L_X4Y2/IMUX_L11 INT_L_X4Y2/IMUX_L19 INT_L_X4Y2/IMUX_L36 INT_L_X4Y2/NL1BEG1 INT_L_X4Y2/NW2END2 INT_L_X4Y2/WL1BEG0 INT_L_X4Y3/IMUX_L41 INT_L_X4Y3/NL1END1 INT_L_X4Y3/NR1BEG1 INT_L_X4Y4/IMUX_L19 INT_L_X4Y4/IMUX_L23 INT_L_X4Y4/IMUX_L42 INT_L_X4Y4/NL1BEG0 INT_L_X4Y4/NL1END_S3_0 INT_L_X4Y4/NR1END1 INT_L_X4Y4/WR1BEG2 INT_L_X4Y5/BYP_ALT0 INT_L_X4Y5/BYP_BOUNCE0 INT_L_X4Y5/EE2A1 INT_L_X4Y5/IMUX_L0 INT_L_X4Y5/IMUX_L20 INT_L_X4Y5/IMUX_L26 INT_L_X4Y5/NL1END0 INT_L_X4Y5/NW2BEG0 INT_L_X4Y6/NW2A0 INT_L_X6Y1/EE2A2 INT_L_X8Y2/BYP_ALT5 INT_L_X8Y2/BYP_BOUNCE5 INT_L_X8Y2/IMUX_L18 INT_L_X8Y2/IMUX_L2 INT_L_X8Y2/IMUX_L31 INT_L_X8Y2/SL1END1 INT_L_X8Y3/EL1END1 INT_L_X8Y3/IMUX_L18 INT_L_X8Y3/IMUX_L2 INT_L_X8Y3/IMUX_L26 INT_L_X8Y3/IMUX_L33 INT_L_X8Y3/NR1BEG1 INT_L_X8Y3/SL1BEG1 INT_L_X8Y4/NR1BEG1 INT_L_X8Y4/NR1END1 INT_L_X8Y5/IMUX_L11 INT_L_X8Y5/NR1END1 INT_R_X3Y2/IMUX32 INT_R_X3Y2/WL1END0 INT_R_X3Y3/IMUX22 INT_R_X3Y3/IMUX30 INT_R_X3Y3/SR1END2 INT_R_X3Y3/WL1BEG1 INT_R_X3Y4/IMUX5 INT_R_X3Y4/NL1BEG1 INT_R_X3Y4/SR1BEG2 INT_R_X3Y4/WR1END2 INT_R_X3Y5/EE2BEG1 INT_R_X3Y5/IMUX33 INT_R_X3Y5/NL1END1 INT_R_X3Y5/NR1BEG1 INT_R_X3Y5/NW2END_S0_0 INT_R_X3Y6/IMUX10 INT_R_X3Y6/IMUX16 INT_R_X3Y6/NR1END1 INT_R_X3Y6/NW2END0 INT_R_X5Y0/IMUX19 INT_R_X5Y0/IMUX23 INT_R_X5Y0/IMUX3 INT_R_X5Y0/SR1END3 INT_R_X5Y0/SS2END1 INT_R_X5Y0/WL1BEG2 INT_R_X5Y1/EE2BEG2 INT_R_X5Y1/FAN_ALT5 INT_R_X5Y1/FAN_BOUNCE5 INT_R_X5Y1/IMUX17 INT_R_X5Y1/IMUX3 INT_R_X5Y1/IMUX33 INT_R_X5Y1/IMUX41 INT_R_X5Y1/IMUX45 INT_R_X5Y1/IMUX8 INT_R_X5Y1/LOGIC_OUTS16 INT_R_X5Y1/NW2BEG2 INT_R_X5Y1/SR1BEG3 INT_R_X5Y1/SR1END_N3_3 INT_R_X5Y1/SS2A1 INT_R_X5Y2/EL1END1 INT_R_X5Y2/IMUX19 INT_R_X5Y2/NW2A2 INT_R_X5Y2/SS2BEG1 INT_R_X5Y5/EE2END1 INT_R_X5Y5/IMUX19 INT_R_X5Y5/IMUX3 INT_R_X5Y5/NR1BEG1 INT_R_X5Y6/IMUX19 INT_R_X5Y6/NR1END1 INT_R_X7Y1/EE2END2 INT_R_X7Y1/IMUX12 INT_R_X7Y1/IMUX28 INT_R_X7Y1/NN2BEG2 INT_R_X7Y2/NN2A2 INT_R_X7Y3/EL1BEG1 INT_R_X7Y3/FAN_ALT7 INT_R_X7Y3/FAN_BOUNCE7 INT_R_X7Y3/IMUX0 INT_R_X7Y3/IMUX26 INT_R_X7Y3/NN2END2 VBRK_X18Y2/VBRK_EE2BEG2 
pips: CLBLL_L_X2Y1/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y5/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X2Y1/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X2Y1/INT_L.SR1END3->>SR1BEG_S0 INT_L_X2Y2/INT_L.SR1END2->>IMUX_L6 INT_L_X2Y2/INT_L.SR1END2->>SR1BEG3 INT_L_X2Y3/INT_L.WL1END1->>IMUX_L19 INT_L_X2Y3/INT_L.WL1END1->>SR1BEG2 INT_L_X4Y0/INT_L.WL1END2->>IMUX_L29 INT_L_X4Y0/INT_L.WL1END2->>IMUX_L44 INT_L_X4Y2/INT_L.NW2END2->>EL1BEG1 INT_L_X4Y2/INT_L.NW2END2->>IMUX_L11 INT_L_X4Y2/INT_L.NW2END2->>IMUX_L19 INT_L_X4Y2/INT_L.NW2END2->>IMUX_L36 INT_L_X4Y2/INT_L.NW2END2->>NL1BEG1 INT_L_X4Y2/INT_L.NW2END2->>WL1BEG0 INT_L_X4Y3/INT_L.NL1END1->>IMUX_L41 INT_L_X4Y3/INT_L.NL1END1->>NR1BEG1 INT_L_X4Y4/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X4Y4/INT_L.NR1END1->>IMUX_L19 INT_L_X4Y4/INT_L.NR1END1->>IMUX_L42 INT_L_X4Y4/INT_L.NR1END1->>NL1BEG0 INT_L_X4Y4/INT_L.NR1END1->>WR1BEG2 INT_L_X4Y5/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X4Y5/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X4Y5/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X4Y5/INT_L.NL1END0->>BYP_ALT0 INT_L_X4Y5/INT_L.NL1END0->>IMUX_L0 INT_L_X4Y5/INT_L.NL1END0->>NW2BEG0 INT_L_X8Y2/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y2/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X8Y2/INT_L.SL1END1->>BYP_ALT5 INT_L_X8Y2/INT_L.SL1END1->>IMUX_L18 INT_L_X8Y2/INT_L.SL1END1->>IMUX_L2 INT_L_X8Y3/INT_L.EL1END1->>IMUX_L18 INT_L_X8Y3/INT_L.EL1END1->>IMUX_L2 INT_L_X8Y3/INT_L.EL1END1->>IMUX_L26 INT_L_X8Y3/INT_L.EL1END1->>IMUX_L33 INT_L_X8Y3/INT_L.EL1END1->>NR1BEG1 INT_L_X8Y3/INT_L.EL1END1->>SL1BEG1 INT_L_X8Y4/INT_L.NR1END1->>NR1BEG1 INT_L_X8Y5/INT_L.NR1END1->>IMUX_L11 INT_R_X3Y2/INT_R.WL1END0->>IMUX32 INT_R_X3Y3/INT_R.SR1END2->>IMUX22 INT_R_X3Y3/INT_R.SR1END2->>IMUX30 INT_R_X3Y3/INT_R.SR1END2->>WL1BEG1 INT_R_X3Y4/INT_R.WR1END2->>IMUX5 INT_R_X3Y4/INT_R.WR1END2->>NL1BEG1 INT_R_X3Y4/INT_R.WR1END2->>SR1BEG2 INT_R_X3Y5/INT_R.NL1END1->>EE2BEG1 INT_R_X3Y5/INT_R.NL1END1->>IMUX33 INT_R_X3Y5/INT_R.NL1END1->>NR1BEG1 INT_R_X3Y6/INT_R.NR1END1->>IMUX10 INT_R_X3Y6/INT_R.NW2END0->>IMUX16 INT_R_X5Y0/INT_R.SR1END3->>IMUX23 INT_R_X5Y0/INT_R.SR1END3->>WL1BEG2 INT_R_X5Y0/INT_R.SS2END1->>IMUX19 INT_R_X5Y0/INT_R.SS2END1->>IMUX3 INT_R_X5Y1/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y1/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X5Y1/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X5Y1/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X5Y1/INT_R.FAN_BOUNCE5->>IMUX41 INT_R_X5Y1/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X5Y1/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X5Y1/INT_R.LOGIC_OUTS16->>IMUX45 INT_R_X5Y1/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X5Y1/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X5Y1/INT_R.SR1END_N3_3->>IMUX8 INT_R_X5Y2/INT_R.EL1END1->>IMUX19 INT_R_X5Y2/INT_R.EL1END1->>SS2BEG1 INT_R_X5Y5/INT_R.EE2END1->>IMUX19 INT_R_X5Y5/INT_R.EE2END1->>IMUX3 INT_R_X5Y5/INT_R.EE2END1->>NR1BEG1 INT_R_X5Y6/INT_R.NR1END1->>IMUX19 INT_R_X7Y1/INT_R.EE2END2->>IMUX12 INT_R_X7Y1/INT_R.EE2END2->>IMUX28 INT_R_X7Y1/INT_R.EE2END2->>NN2BEG2 INT_R_X7Y3/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y3/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X7Y3/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X7Y3/INT_R.NN2END2->>EL1BEG1 INT_R_X7Y3/INT_R.NN2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 48, 

r_reg[spi][state][1] - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_EL1BEG1 BRAM_L_X6Y0/BRAM_EL1BEG1_1 CLBLL_L_X2Y1/CLBLL_IMUX3 CLBLL_L_X2Y1/CLBLL_L_A2 CLBLL_L_X2Y2/CLBLL_IMUX0 CLBLL_L_X2Y2/CLBLL_L_A3 CLBLL_L_X2Y3/CLBLL_IMUX14 CLBLL_L_X2Y3/CLBLL_L_B1 CLBLL_L_X4Y0/CLBLL_IMUX35 CLBLL_L_X4Y0/CLBLL_IMUX40 CLBLL_L_X4Y0/CLBLL_LL_C6 CLBLL_L_X4Y0/CLBLL_LL_D1 CLBLL_L_X4Y1/CLBLL_WW2END2 CLBLL_L_X4Y2/CLBLL_IMUX13 CLBLL_L_X4Y2/CLBLL_IMUX39 CLBLL_L_X4Y2/CLBLL_IMUX4 CLBLL_L_X4Y2/CLBLL_LL_A6 CLBLL_L_X4Y2/CLBLL_L_B6 CLBLL_L_X4Y2/CLBLL_L_D3 CLBLL_L_X4Y3/CLBLL_WW2A2 CLBLL_L_X4Y4/CLBLL_IMUX14 CLBLL_L_X4Y4/CLBLL_IMUX20 CLBLL_L_X4Y4/CLBLL_IMUX36 CLBLL_L_X4Y4/CLBLL_L_B1 CLBLL_L_X4Y4/CLBLL_L_C2 CLBLL_L_X4Y4/CLBLL_L_D2 CLBLL_L_X4Y4/CLBLL_NE2A3 CLBLL_L_X4Y5/CLBLL_IMUX25 CLBLL_L_X4Y5/CLBLL_IMUX33 CLBLL_L_X4Y5/CLBLL_IMUX6 CLBLL_L_X4Y5/CLBLL_L_A1 CLBLL_L_X4Y5/CLBLL_L_B5 CLBLL_L_X4Y5/CLBLL_L_C1 CLBLL_L_X4Y5/CLBLL_WR1END2 CLBLL_L_X4Y6/CLBLL_NW2A1 CLBLM_L_X8Y2/CLBLM_IMUX17 CLBLM_L_X8Y2/CLBLM_IMUX28 CLBLM_L_X8Y2/CLBLM_IMUX8 CLBLM_L_X8Y2/CLBLM_M_A5 CLBLM_L_X8Y2/CLBLM_M_B3 CLBLM_L_X8Y2/CLBLM_M_C4 CLBLM_L_X8Y2/CLBLM_NE2A0 CLBLM_L_X8Y3/CLBLM_IMUX1 CLBLM_L_X8Y3/CLBLM_IMUX16 CLBLM_L_X8Y3/CLBLM_IMUX17 CLBLM_L_X8Y3/CLBLM_IMUX21 CLBLM_L_X8Y3/CLBLM_L_B3 CLBLM_L_X8Y3/CLBLM_L_C4 CLBLM_L_X8Y3/CLBLM_M_A3 CLBLM_L_X8Y3/CLBLM_M_B3 CLBLM_L_X8Y3/CLBLM_WR1END0 CLBLM_L_X8Y5/CLBLM_IMUX1 CLBLM_L_X8Y5/CLBLM_M_A3 CLBLM_R_X3Y1/CLBLM_WW2END2 CLBLM_R_X3Y3/CLBLM_IMUX23 CLBLM_R_X3Y3/CLBLM_IMUX29 CLBLM_R_X3Y3/CLBLM_L_C3 CLBLM_R_X3Y3/CLBLM_M_C2 CLBLM_R_X3Y3/CLBLM_WW2A2 CLBLM_R_X3Y4/CLBLM_NE2A3 CLBLM_R_X3Y5/CLBLM_IMUX21 CLBLM_R_X3Y5/CLBLM_L_C4 CLBLM_R_X3Y5/CLBLM_WR1END2 CLBLM_R_X3Y6/CLBLM_IMUX26 CLBLM_R_X3Y6/CLBLM_IMUX9 CLBLM_R_X3Y6/CLBLM_L_A5 CLBLM_R_X3Y6/CLBLM_L_B4 CLBLM_R_X3Y6/CLBLM_NW2A1 CLBLM_R_X5Y0/CLBLM_IMUX13 CLBLM_R_X5Y0/CLBLM_IMUX20 CLBLM_R_X5Y0/CLBLM_IMUX5 CLBLM_R_X5Y0/CLBLM_L_A6 CLBLM_R_X5Y0/CLBLM_L_B6 CLBLM_R_X5Y0/CLBLM_L_C2 CLBLM_R_X5Y1/CLBLM_EL1BEG1 CLBLM_R_X5Y1/CLBLM_IMUX11 CLBLM_R_X5Y1/CLBLM_IMUX23 CLBLM_R_X5Y1/CLBLM_IMUX27 CLBLM_R_X5Y1/CLBLM_IMUX31 CLBLM_R_X5Y1/CLBLM_IMUX37 CLBLM_R_X5Y1/CLBLM_IMUX47 CLBLM_R_X5Y1/CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y1/CLBLM_L_C3 CLBLM_R_X5Y1/CLBLM_L_D4 CLBLM_R_X5Y1/CLBLM_M_A4 CLBLM_R_X5Y1/CLBLM_M_B4 CLBLM_R_X5Y1/CLBLM_M_C5 CLBLM_R_X5Y1/CLBLM_M_CQ CLBLM_R_X5Y1/CLBLM_M_D5 CLBLM_R_X5Y2/CLBLM_IMUX25 CLBLM_R_X5Y2/CLBLM_L_B5 CLBLM_R_X5Y5/CLBLM_IMUX0 CLBLM_R_X5Y5/CLBLM_IMUX16 CLBLM_R_X5Y5/CLBLM_L_A3 CLBLM_R_X5Y5/CLBLM_L_B3 CLBLM_R_X5Y6/CLBLM_IMUX26 CLBLM_R_X5Y6/CLBLM_L_B4 CLBLM_R_X7Y1/CLBLM_IMUX17 CLBLM_R_X7Y1/CLBLM_IMUX32 CLBLM_R_X7Y1/CLBLM_M_B3 CLBLM_R_X7Y1/CLBLM_M_C1 CLBLM_R_X7Y2/CLBLM_NE2A0 CLBLM_R_X7Y3/CLBLM_IMUX16 CLBLM_R_X7Y3/CLBLM_IMUX6 CLBLM_R_X7Y3/CLBLM_L_A1 CLBLM_R_X7Y3/CLBLM_L_B3 CLBLM_R_X7Y3/CLBLM_WR1END0 INT_L_X2Y1/IMUX_L3 INT_L_X2Y1/WL1END1 INT_L_X2Y1/WR1END_S1_0 INT_L_X2Y2/IMUX_L0 INT_L_X2Y2/WR1END0 INT_L_X2Y3/ER1BEG3 INT_L_X2Y3/IMUX_L14 INT_L_X2Y3/WW2END2 INT_L_X4Y0/FAN_ALT7 INT_L_X4Y0/FAN_BOUNCE7 INT_L_X4Y0/IMUX_L35 INT_L_X4Y0/IMUX_L40 INT_L_X4Y0/NN2BEG2 INT_L_X4Y0/WL1END1 INT_L_X4Y1/NN2A2 INT_L_X4Y1/WW2A2 INT_L_X4Y2/IMUX_L13 INT_L_X4Y2/IMUX_L39 INT_L_X4Y2/IMUX_L4 INT_L_X4Y2/NN2BEG2 INT_L_X4Y2/NN2END2 INT_L_X4Y2/SR1END3 INT_L_X4Y3/NN2A2 INT_L_X4Y3/SR1BEG3 INT_L_X4Y3/SR1END2 INT_L_X4Y3/SR1END_N3_3 INT_L_X4Y3/WW2BEG2 INT_L_X4Y4/IMUX_L14 INT_L_X4Y4/IMUX_L20 INT_L_X4Y4/IMUX_L36 INT_L_X4Y4/NE2END3 INT_L_X4Y4/NL1BEG1 INT_L_X4Y4/NN2END2 INT_L_X4Y4/SR1BEG2 INT_L_X4Y5/EL1BEG0 INT_L_X4Y5/IMUX_L25 INT_L_X4Y5/IMUX_L33 INT_L_X4Y5/IMUX_L6 INT_L_X4Y5/NE2BEG1 INT_L_X4Y5/NL1END1 INT_L_X4Y5/NW2BEG1 INT_L_X4Y5/SR1END2 INT_L_X4Y5/WR1BEG2 INT_L_X4Y6/NE2A1 INT_L_X4Y6/NW2A1 INT_L_X4Y6/SR1BEG2 INT_L_X4Y6/WR1END2 INT_L_X6Y1/EL1BEG0 INT_L_X6Y1/EL1END1 INT_L_X8Y1/NE2END_S3_0 INT_L_X8Y2/FAN_ALT1 INT_L_X8Y2/FAN_BOUNCE1 INT_L_X8Y2/IMUX_L17 INT_L_X8Y2/IMUX_L28 INT_L_X8Y2/IMUX_L8 INT_L_X8Y2/NE2END0 INT_L_X8Y2/NL1BEG_N3 INT_L_X8Y2/NR1BEG0 INT_L_X8Y2/WR1BEG_S0 INT_L_X8Y3/IMUX_L1 INT_L_X8Y3/IMUX_L16 INT_L_X8Y3/IMUX_L17 INT_L_X8Y3/IMUX_L21 INT_L_X8Y3/NL1BEG_N3 INT_L_X8Y3/NN2BEG0 INT_L_X8Y3/NR1END0 INT_L_X8Y3/WR1BEG0 INT_L_X8Y4/NN2A0 INT_L_X8Y4/NN2END_S2_0 INT_L_X8Y5/IMUX_L1 INT_L_X8Y5/NN2END0 INT_R_X3Y1/WL1BEG1 INT_R_X3Y1/WR1BEG_S0 INT_R_X3Y1/WW2END2 INT_R_X3Y2/WR1BEG0 INT_R_X3Y3/ER1END3 INT_R_X3Y3/IMUX23 INT_R_X3Y3/IMUX29 INT_R_X3Y3/NE2BEG3 INT_R_X3Y3/SL1END2 INT_R_X3Y3/WW2A2 INT_R_X3Y4/ER1END_N3_3 INT_R_X3Y4/NE2A3 INT_R_X3Y4/SL1BEG2 INT_R_X3Y4/SR1END2 INT_R_X3Y5/IMUX21 INT_R_X3Y5/SR1BEG2 INT_R_X3Y5/WR1END2 INT_R_X3Y6/IMUX26 INT_R_X3Y6/IMUX9 INT_R_X3Y6/NW2END1 INT_R_X5Y0/IMUX13 INT_R_X5Y0/IMUX20 INT_R_X5Y0/IMUX5 INT_R_X5Y0/SL1END2 INT_R_X5Y0/WL1BEG1 INT_R_X5Y1/BYP_ALT3 INT_R_X5Y1/BYP_BOUNCE3 INT_R_X5Y1/EL1BEG1 INT_R_X5Y1/FAN_ALT3 INT_R_X5Y1/FAN_BOUNCE3 INT_R_X5Y1/IMUX11 INT_R_X5Y1/IMUX23 INT_R_X5Y1/IMUX27 INT_R_X5Y1/IMUX31 INT_R_X5Y1/IMUX37 INT_R_X5Y1/IMUX47 INT_R_X5Y1/LOGIC_OUTS6 INT_R_X5Y1/SL1BEG2 INT_R_X5Y1/WW2BEG2 INT_R_X5Y2/BYP_BOUNCE_N3_3 INT_R_X5Y2/IMUX25 INT_R_X5Y4/EL1END_S3_0 INT_R_X5Y5/EL1END0 INT_R_X5Y5/IMUX0 INT_R_X5Y5/IMUX16 INT_R_X5Y6/IMUX26 INT_R_X5Y6/NE2END1 INT_R_X5Y6/WR1BEG2 INT_R_X7Y0/EL1END_S3_0 INT_R_X7Y1/EL1END0 INT_R_X7Y1/IMUX17 INT_R_X7Y1/IMUX32 INT_R_X7Y1/NE2BEG0 INT_R_X7Y2/NE2A0 INT_R_X7Y2/WR1END_S1_0 INT_R_X7Y3/IMUX16 INT_R_X7Y3/IMUX6 INT_R_X7Y3/NL1BEG_N3 INT_R_X7Y3/WR1END0 VBRK_X18Y2/VBRK_EL1BEG1 
pips: CLBLL_L_X2Y1/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y5/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y1/INT_L.WL1END1->>IMUX_L3 INT_L_X2Y2/INT_L.WR1END0->>IMUX_L0 INT_L_X2Y3/INT_L.WW2END2->>ER1BEG3 INT_L_X2Y3/INT_L.WW2END2->>IMUX_L14 INT_L_X4Y0/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y0/INT_L.FAN_BOUNCE7->>IMUX_L40 INT_L_X4Y0/INT_L.WL1END1->>FAN_ALT7 INT_L_X4Y0/INT_L.WL1END1->>IMUX_L35 INT_L_X4Y0/INT_L.WL1END1->>NN2BEG2 INT_L_X4Y2/INT_L.NN2END2->>IMUX_L13 INT_L_X4Y2/INT_L.NN2END2->>IMUX_L4 INT_L_X4Y2/INT_L.NN2END2->>NN2BEG2 INT_L_X4Y2/INT_L.SR1END3->>IMUX_L39 INT_L_X4Y3/INT_L.SR1END2->>SR1BEG3 INT_L_X4Y3/INT_L.SR1END2->>WW2BEG2 INT_L_X4Y4/INT_L.NE2END3->>IMUX_L14 INT_L_X4Y4/INT_L.NN2END2->>IMUX_L20 INT_L_X4Y4/INT_L.NN2END2->>IMUX_L36 INT_L_X4Y4/INT_L.NN2END2->>NL1BEG1 INT_L_X4Y4/INT_L.NN2END2->>SR1BEG2 INT_L_X4Y5/INT_L.NL1END1->>EL1BEG0 INT_L_X4Y5/INT_L.NL1END1->>IMUX_L25 INT_L_X4Y5/INT_L.NL1END1->>IMUX_L33 INT_L_X4Y5/INT_L.NL1END1->>NE2BEG1 INT_L_X4Y5/INT_L.NL1END1->>NW2BEG1 INT_L_X4Y5/INT_L.NL1END1->>WR1BEG2 INT_L_X4Y5/INT_L.SR1END2->>IMUX_L6 INT_L_X4Y6/INT_L.WR1END2->>SR1BEG2 INT_L_X6Y1/INT_L.EL1END1->>EL1BEG0 INT_L_X8Y2/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y2/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X8Y2/INT_L.NE2END0->>IMUX_L17 INT_L_X8Y2/INT_L.NE2END0->>IMUX_L8 INT_L_X8Y2/INT_L.NE2END0->>NL1BEG_N3 INT_L_X8Y2/INT_L.NE2END0->>NR1BEG0 INT_L_X8Y2/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X8Y2/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X8Y3/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X8Y3/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y3/INT_L.NR1END0->>IMUX_L16 INT_L_X8Y3/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y3/INT_L.NR1END0->>NL1BEG_N3 INT_L_X8Y3/INT_L.NR1END0->>NN2BEG0 INT_L_X8Y5/INT_L.NN2END0->>IMUX_L1 INT_R_X3Y1/INT_R.WW2END2->>WL1BEG1 INT_R_X3Y1/INT_R.WW2END2->>WR1BEG_S0 INT_R_X3Y3/INT_R.ER1END3->>IMUX23 INT_R_X3Y3/INT_R.ER1END3->>NE2BEG3 INT_R_X3Y3/INT_R.SL1END2->>IMUX29 INT_R_X3Y4/INT_R.SR1END2->>SL1BEG2 INT_R_X3Y5/INT_R.WR1END2->>IMUX21 INT_R_X3Y5/INT_R.WR1END2->>SR1BEG2 INT_R_X3Y6/INT_R.NW2END1->>IMUX26 INT_R_X3Y6/INT_R.NW2END1->>IMUX9 INT_R_X5Y0/INT_R.SL1END2->>IMUX13 INT_R_X5Y0/INT_R.SL1END2->>IMUX20 INT_R_X5Y0/INT_R.SL1END2->>IMUX5 INT_R_X5Y0/INT_R.SL1END2->>WL1BEG1 INT_R_X5Y1/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y1/INT_R.BYP_BOUNCE3->>FAN_ALT3 INT_R_X5Y1/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X5Y1/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X5Y1/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X5Y1/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y1/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X5Y1/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X5Y1/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X5Y1/INT_R.LOGIC_OUTS6->>EL1BEG1 INT_R_X5Y1/INT_R.LOGIC_OUTS6->>IMUX37 INT_R_X5Y1/INT_R.LOGIC_OUTS6->>SL1BEG2 INT_R_X5Y1/INT_R.LOGIC_OUTS6->>WW2BEG2 INT_R_X5Y2/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X5Y5/INT_R.EL1END0->>IMUX0 INT_R_X5Y5/INT_R.EL1END0->>IMUX16 INT_R_X5Y6/INT_R.NE2END1->>IMUX26 INT_R_X5Y6/INT_R.NE2END1->>WR1BEG2 INT_R_X7Y1/INT_R.EL1END0->>IMUX17 INT_R_X7Y1/INT_R.EL1END0->>IMUX32 INT_R_X7Y1/INT_R.EL1END0->>NE2BEG0 INT_R_X7Y3/INT_R.NL1BEG_N3->>IMUX6 INT_R_X7Y3/INT_R.WR1END0->>IMUX16 INT_R_X7Y3/INT_R.WR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 45, 

r_reg[seq]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y0/INT_INTERFACE_EL1BEG0 BRAM_L_X6Y0/BRAM_EL1BEG0_0 B_TERM_INT_X21Y0/B_TERM_UTURN_INT_ER1END_N3_3 CLBLL_L_X4Y0/CLBLL_EE2BEG1 CLBLL_L_X4Y0/CLBLL_ER1BEG2 CLBLL_L_X4Y1/CLBLL_IMUX20 CLBLL_L_X4Y1/CLBLL_L_C2 CLBLL_L_X4Y4/CLBLL_IMUX0 CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y4/CLBLL_L_A3 CLBLL_L_X4Y4/CLBLL_L_AQ CLBLL_L_X4Y4/CLBLL_SW4A0 CLBLM_L_X8Y2/CLBLM_EL1BEG2 CLBLM_L_X8Y2/CLBLM_IMUX12 CLBLM_L_X8Y2/CLBLM_IMUX4 CLBLM_L_X8Y2/CLBLM_M_A6 CLBLM_L_X8Y2/CLBLM_M_B6 CLBLM_R_X3Y0/CLBLM_EE2BEG1 CLBLM_R_X3Y0/CLBLM_ER1BEG2 CLBLM_R_X3Y4/CLBLM_SW4A0 CLBLM_R_X5Y0/CLBLM_EL1BEG0 CLBLM_R_X5Y0/CLBLM_IMUX10 CLBLM_R_X5Y0/CLBLM_IMUX26 CLBLM_R_X5Y0/CLBLM_IMUX34 CLBLM_R_X5Y0/CLBLM_L_A4 CLBLM_R_X5Y0/CLBLM_L_B4 CLBLM_R_X5Y0/CLBLM_L_C6 CLBLM_R_X7Y1/CLBLM_IMUX40 CLBLM_R_X7Y1/CLBLM_IMUX8 CLBLM_R_X7Y1/CLBLM_M_A5 CLBLM_R_X7Y1/CLBLM_M_D1 CLBLM_R_X7Y2/CLBLM_EL1BEG2 CLBLM_R_X7Y2/CLBLM_IMUX24 CLBLM_R_X7Y2/CLBLM_M_B5 CLBLM_R_X7Y3/CLBLM_IMUX25 CLBLM_R_X7Y3/CLBLM_L_B5 INT_L_X2Y0/ER1BEG1 INT_L_X2Y0/SW6END0 INT_L_X4Y0/EE2A1 INT_L_X4Y0/ER1END2 INT_L_X4Y0/NR1BEG2 INT_L_X4Y1/IMUX_L20 INT_L_X4Y1/NR1END2 INT_L_X4Y4/IMUX_L0 INT_L_X4Y4/LOGIC_OUTS_L0 INT_L_X4Y4/SW6BEG0 INT_L_X6Y0/EL1END0 INT_L_X6Y0/ER1END_N3_3 INT_L_X6Y0/NE2BEG0 INT_L_X6Y1/NE2A0 INT_L_X8Y2/EL1END2 INT_L_X8Y2/IMUX_L12 INT_L_X8Y2/IMUX_L4 INT_R_X3Y0/EE2BEG1 INT_R_X3Y0/ER1BEG2 INT_R_X3Y0/ER1END1 INT_R_X3Y0/SW6E0 INT_R_X3Y1/SW6D0 INT_R_X3Y2/SW6C0 INT_R_X3Y3/SW6B0 INT_R_X3Y4/SW6A0 INT_R_X5Y0/EE2END1 INT_R_X5Y0/EL1BEG0 INT_R_X5Y0/IMUX10 INT_R_X5Y0/IMUX26 INT_R_X5Y0/IMUX34 INT_R_X7Y0/NE2END_S3_0 INT_R_X7Y1/IMUX40 INT_R_X7Y1/IMUX8 INT_R_X7Y1/NE2END0 INT_R_X7Y1/NR1BEG0 INT_R_X7Y2/EL1BEG2 INT_R_X7Y2/IMUX24 INT_R_X7Y2/NL1BEG_N3 INT_R_X7Y2/NR1BEG0 INT_R_X7Y2/NR1END0 INT_R_X7Y3/IMUX25 INT_R_X7Y3/NR1END0 VBRK_X18Y1/VBRK_EL1BEG0 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y4/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X2Y0/INT_L.SW6END0->>ER1BEG1 INT_L_X4Y0/INT_L.ER1END2->>NR1BEG2 INT_L_X4Y1/INT_L.NR1END2->>IMUX_L20 INT_L_X4Y4/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y4/INT_L.LOGIC_OUTS_L0->>SW6BEG0 INT_L_X6Y0/INT_L.EL1END0->>NE2BEG0 INT_L_X8Y2/INT_L.EL1END2->>IMUX_L12 INT_L_X8Y2/INT_L.EL1END2->>IMUX_L4 INT_R_X3Y0/INT_R.ER1END1->>EE2BEG1 INT_R_X3Y0/INT_R.ER1END1->>ER1BEG2 INT_R_X5Y0/INT_R.EE2END1->>EL1BEG0 INT_R_X5Y0/INT_R.EE2END1->>IMUX10 INT_R_X5Y0/INT_R.EE2END1->>IMUX26 INT_R_X5Y0/INT_R.EE2END1->>IMUX34 INT_R_X7Y1/INT_R.NE2END0->>IMUX40 INT_R_X7Y1/INT_R.NE2END0->>IMUX8 INT_R_X7Y1/INT_R.NE2END0->>NR1BEG0 INT_R_X7Y2/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X7Y2/INT_R.NR1END0->>IMUX24 INT_R_X7Y2/INT_R.NR1END0->>NL1BEG_N3 INT_R_X7Y2/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y3/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

FSM_sequential_r[spi][state][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spi][state][1]_i_2_n_0 - 
wires: CLBLM_R_X5Y0/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y0/CLBLM_L_C CLBLM_R_X5Y1/CLBLM_IMUX29 CLBLM_R_X5Y1/CLBLM_M_C2 INT_R_X5Y0/LOGIC_OUTS10 INT_R_X5Y0/NR1BEG2 INT_R_X5Y1/IMUX29 INT_R_X5Y1/NR1END2 
pips: CLBLM_R_X5Y0/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X5Y0/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X5Y1/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spi][state][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spi][state][2]_i_2_n_0 - 
wires: CLBLM_R_X5Y0/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y0/CLBLM_L_B CLBLM_R_X5Y1/CLBLM_IMUX10 CLBLM_R_X5Y1/CLBLM_L_A4 INT_R_X5Y0/LOGIC_OUTS9 INT_R_X5Y0/NR1BEG1 INT_R_X5Y1/IMUX10 INT_R_X5Y1/NR1END1 
pips: CLBLM_R_X5Y0/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X5Y0/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X5Y1/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[spi][hburst_n_0_][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y0/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_WL1END2 BRAM_L_X6Y0/BRAM_WL1END2_0 BRAM_L_X6Y0/BRAM_WL1END2_1 CLBLM_L_X8Y1/CLBLM_WL1END0 CLBLM_L_X8Y2/CLBLM_SE2A1 CLBLM_L_X8Y2/CLBLM_WL1END0 CLBLM_L_X8Y3/CLBLM_ER1BEG2 CLBLM_L_X8Y3/CLBLM_IMUX13 CLBLM_L_X8Y3/CLBLM_IMUX7 CLBLM_L_X8Y3/CLBLM_L_B6 CLBLM_L_X8Y3/CLBLM_M_A1 CLBLM_R_X5Y0/CLBLM_IMUX14 CLBLM_R_X5Y0/CLBLM_L_B1 CLBLM_R_X5Y0/CLBLM_WL1END2 CLBLM_R_X5Y1/CLBLM_IMUX21 CLBLM_R_X5Y1/CLBLM_L_C4 CLBLM_R_X5Y1/CLBLM_WL1END2 CLBLM_R_X7Y1/CLBLM_IMUX18 CLBLM_R_X7Y1/CLBLM_M_B2 CLBLM_R_X7Y1/CLBLM_WL1END0 CLBLM_R_X7Y2/CLBLM_IMUX2 CLBLM_R_X7Y2/CLBLM_M_A2 CLBLM_R_X7Y2/CLBLM_SE2A1 CLBLM_R_X7Y2/CLBLM_WL1END0 CLBLM_R_X7Y3/CLBLM_ER1BEG2 CLBLM_R_X7Y3/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y3/CLBLM_L_BQ INT_L_X6Y0/WL1BEG2 INT_L_X6Y0/WL1END3 INT_L_X6Y1/WL1BEG2 INT_L_X6Y1/WL1END3 INT_L_X6Y1/WL1END_N1_3 INT_L_X6Y2/WL1END_N1_3 INT_L_X8Y1/SL1END1 INT_L_X8Y1/WL1BEG0 INT_L_X8Y2/SE2END1 INT_L_X8Y2/SL1BEG1 INT_L_X8Y2/WL1BEG0 INT_L_X8Y3/BYP_ALT3 INT_L_X8Y3/BYP_BOUNCE3 INT_L_X8Y3/ER1END2 INT_L_X8Y3/IMUX_L13 INT_L_X8Y3/IMUX_L7 INT_L_X8Y4/BYP_BOUNCE_N3_3 INT_R_X5Y0/IMUX14 INT_R_X5Y0/WL1END2 INT_R_X5Y1/IMUX21 INT_R_X5Y1/WL1END2 INT_R_X7Y0/WL1BEG3 INT_R_X7Y1/IMUX18 INT_R_X7Y1/WL1BEG3 INT_R_X7Y1/WL1BEG_N3 INT_R_X7Y1/WL1END0 INT_R_X7Y2/IMUX2 INT_R_X7Y2/SE2A1 INT_R_X7Y2/WL1BEG_N3 INT_R_X7Y2/WL1END0 INT_R_X7Y3/ER1BEG2 INT_R_X7Y3/LOGIC_OUTS1 INT_R_X7Y3/SE2BEG1 VBRK_X18Y1/VBRK_WL1END2 VBRK_X18Y2/VBRK_WL1END2 
pips: CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y0/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y3/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y0/INT_L.WL1END3->>WL1BEG2 INT_L_X6Y1/INT_L.WL1END3->>WL1BEG2 INT_L_X8Y1/INT_L.SL1END1->>WL1BEG0 INT_L_X8Y2/INT_L.SE2END1->>SL1BEG1 INT_L_X8Y2/INT_L.SE2END1->>WL1BEG0 INT_L_X8Y3/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X8Y3/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X8Y3/INT_L.ER1END2->>BYP_ALT3 INT_L_X8Y3/INT_L.ER1END2->>IMUX_L13 INT_R_X5Y0/INT_R.WL1END2->>IMUX14 INT_R_X5Y1/INT_R.WL1END2->>IMUX21 INT_R_X7Y1/INT_R.WL1END0->>IMUX18 INT_R_X7Y1/INT_R.WL1END0->>WL1BEG_N3 INT_R_X7Y2/INT_R.WL1END0->>IMUX2 INT_R_X7Y2/INT_R.WL1END0->>WL1BEG_N3 INT_R_X7Y3/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X7Y3/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

FSM_sequential_r[spi][state][2]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[bd_n_0_] - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_ER1BEG0 BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y0/BRAM_EE2BEG3_3 BRAM_L_X6Y0/BRAM_ER1BEG0_2 CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y3/CLBLL_L_AMUX CLBLL_L_X4Y4/CLBLL_IMUX25 CLBLL_L_X4Y4/CLBLL_L_B5 CLBLM_L_X8Y2/CLBLM_EE2A0 CLBLM_L_X8Y2/CLBLM_IMUX0 CLBLM_L_X8Y2/CLBLM_IMUX1 CLBLM_L_X8Y2/CLBLM_IMUX24 CLBLM_L_X8Y2/CLBLM_L_A3 CLBLM_L_X8Y2/CLBLM_M_A3 CLBLM_L_X8Y2/CLBLM_M_B5 CLBLM_R_X5Y1/CLBLM_IMUX18 CLBLM_R_X5Y1/CLBLM_IMUX7 CLBLM_R_X5Y1/CLBLM_M_A1 CLBLM_R_X5Y1/CLBLM_M_B2 CLBLM_R_X5Y2/CLBLM_ER1BEG0 CLBLM_R_X5Y2/CLBLM_IMUX14 CLBLM_R_X5Y2/CLBLM_L_B1 CLBLM_R_X5Y3/CLBLM_EE2BEG3 CLBLM_R_X5Y3/CLBLM_IMUX31 CLBLM_R_X5Y3/CLBLM_M_C5 CLBLM_R_X7Y2/CLBLM_EE2A0 CLBLM_R_X7Y3/CLBLM_IMUX23 CLBLM_R_X7Y3/CLBLM_IMUX7 CLBLM_R_X7Y3/CLBLM_L_C3 CLBLM_R_X7Y3/CLBLM_M_A1 INT_L_X4Y3/BYP_ALT3 INT_L_X4Y3/BYP_BOUNCE3 INT_L_X4Y3/ER1BEG3 INT_L_X4Y3/LOGIC_OUTS_L16 INT_L_X4Y4/BYP_BOUNCE_N3_3 INT_L_X4Y4/IMUX_L25 INT_L_X6Y2/EE2BEG0 INT_L_X6Y2/ER1END0 INT_L_X6Y3/EE2A3 INT_L_X8Y2/EE2END0 INT_L_X8Y2/IMUX_L0 INT_L_X8Y2/IMUX_L1 INT_L_X8Y2/IMUX_L24 INT_R_X5Y1/ER1BEG_S0 INT_R_X5Y1/IMUX18 INT_R_X5Y1/IMUX7 INT_R_X5Y1/SL1END3 INT_R_X5Y1/SR1BEG_S0 INT_R_X5Y2/ER1BEG0 INT_R_X5Y2/IMUX14 INT_R_X5Y2/SL1BEG3 INT_R_X5Y2/SL1END3 INT_R_X5Y3/EE2BEG3 INT_R_X5Y3/ER1END3 INT_R_X5Y3/IMUX31 INT_R_X5Y3/SL1BEG3 INT_R_X5Y4/ER1END_N3_3 INT_R_X7Y2/EE2A0 INT_R_X7Y3/EE2END3 INT_R_X7Y3/IMUX23 INT_R_X7Y3/IMUX7 VBRK_X18Y3/VBRK_ER1BEG0 VBRK_X18Y4/VBRK_EE2BEG3 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y3/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y3/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X4Y3/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_L_X4Y4/INT_L.BYP_BOUNCE_N3_3->>IMUX_L25 INT_L_X6Y2/INT_L.ER1END0->>EE2BEG0 INT_L_X8Y2/INT_L.EE2END0->>IMUX_L0 INT_L_X8Y2/INT_L.EE2END0->>IMUX_L1 INT_L_X8Y2/INT_L.EE2END0->>IMUX_L24 INT_R_X5Y1/INT_R.SL1END3->>ER1BEG_S0 INT_R_X5Y1/INT_R.SL1END3->>IMUX7 INT_R_X5Y1/INT_R.SL1END3->>SR1BEG_S0 INT_R_X5Y1/INT_R.SR1BEG_S0->>IMUX18 INT_R_X5Y2/INT_R.SL1END3->>IMUX14 INT_R_X5Y2/INT_R.SL1END3->>SL1BEG3 INT_R_X5Y3/INT_R.ER1END3->>EE2BEG3 INT_R_X5Y3/INT_R.ER1END3->>IMUX31 INT_R_X5Y3/INT_R.ER1END3->>SL1BEG3 INT_R_X7Y3/INT_R.EE2END3->>IMUX23 INT_R_X7Y3/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

FSM_sequential_r[spi][state][2]_i_6_n_0 - 
wires: B_TERM_INT_X16Y0/B_TERM_UTURN_INT_SS6E3 CLBLM_R_X5Y1/CLBLM_IMUX12 CLBLM_R_X5Y1/CLBLM_M_B6 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y5/CLBLM_M_BMUX INT_R_X5Y0/NL1BEG2 INT_R_X5Y0/NL1BEG_N3 INT_R_X5Y0/NN6END0 INT_R_X5Y0/SS6E3 INT_R_X5Y1/IMUX12 INT_R_X5Y1/NL1END2 INT_R_X5Y1/SS6D3 INT_R_X5Y2/SS6C3 INT_R_X5Y3/SS6B3 INT_R_X5Y4/SS6A3 INT_R_X5Y5/LOGIC_OUTS21 INT_R_X5Y5/SS6BEG3 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y0/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y0/INT_R.NN6END0->>NL1BEG_N3 INT_R_X5Y1/INT_R.NL1END2->>IMUX12 INT_R_X5Y5/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

read_flash - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_WW2END3 BRAM_L_X6Y0/BRAM_WW2END3_1 CLBLL_L_X2Y1/CLBLL_IMUX6 CLBLL_L_X2Y1/CLBLL_L_A1 CLBLL_L_X2Y2/CLBLL_IMUX3 CLBLL_L_X2Y2/CLBLL_L_A2 CLBLL_L_X2Y3/CLBLL_IMUX26 CLBLL_L_X2Y3/CLBLL_L_B4 CLBLL_L_X4Y0/CLBLL_IMUX31 CLBLL_L_X4Y0/CLBLL_IMUX45 CLBLL_L_X4Y0/CLBLL_LL_C5 CLBLL_L_X4Y0/CLBLL_LL_D2 CLBLL_L_X4Y1/CLBLL_WW2A2 CLBLL_L_X4Y4/CLBLL_IMUX21 CLBLL_L_X4Y4/CLBLL_L_C4 CLBLL_L_X4Y4/CLBLL_NE2A2 CLBLL_L_X4Y5/CLBLL_WW2END3 CLBLM_L_X8Y3/CLBLM_IMUX12 CLBLM_L_X8Y3/CLBLM_IMUX20 CLBLM_L_X8Y3/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y3/CLBLM_L_C2 CLBLM_L_X8Y3/CLBLM_M_B6 CLBLM_L_X8Y3/CLBLM_M_C CLBLM_L_X8Y3/CLBLM_WL1END1 CLBLM_R_X3Y1/CLBLM_WW2A2 CLBLM_R_X3Y3/CLBLM_IMUX20 CLBLM_R_X3Y3/CLBLM_IMUX35 CLBLM_R_X3Y3/CLBLM_L_C2 CLBLM_R_X3Y3/CLBLM_M_C6 CLBLM_R_X3Y4/CLBLM_NE2A2 CLBLM_R_X3Y5/CLBLM_IMUX23 CLBLM_R_X3Y5/CLBLM_L_C3 CLBLM_R_X3Y5/CLBLM_WW2END3 CLBLM_R_X3Y6/CLBLM_IMUX0 CLBLM_R_X3Y6/CLBLM_L_A3 CLBLM_R_X5Y1/CLBLM_IMUX15 CLBLM_R_X5Y1/CLBLM_M_B1 CLBLM_R_X5Y1/CLBLM_WW2END3 CLBLM_R_X5Y6/CLBLM_IMUX16 CLBLM_R_X5Y6/CLBLM_L_B3 CLBLM_R_X7Y1/CLBLM_IMUX47 CLBLM_R_X7Y1/CLBLM_M_D5 CLBLM_R_X7Y3/CLBLM_IMUX19 CLBLM_R_X7Y3/CLBLM_L_B2 CLBLM_R_X7Y3/CLBLM_WL1END1 INT_L_X2Y1/IMUX_L6 INT_L_X2Y1/NL1BEG2 INT_L_X2Y1/WW2END2 INT_L_X2Y2/IMUX_L3 INT_L_X2Y2/NE2BEG2 INT_L_X2Y2/NL1BEG1 INT_L_X2Y2/NL1END2 INT_L_X2Y3/IMUX_L26 INT_L_X2Y3/NE2A2 INT_L_X2Y3/NL1END1 INT_L_X4Y0/FAN_ALT3 INT_L_X4Y0/FAN_BOUNCE3 INT_L_X4Y0/IMUX_L31 INT_L_X4Y0/IMUX_L45 INT_L_X4Y0/SR1END3 INT_L_X4Y1/SR1BEG3 INT_L_X4Y1/SR1END_N3_3 INT_L_X4Y1/WL1END2 INT_L_X4Y1/WW2BEG2 INT_L_X4Y4/IMUX_L21 INT_L_X4Y4/NE2END2 INT_L_X4Y5/WW2A3 INT_L_X6Y1/WW2A3 INT_L_X8Y3/IMUX_L12 INT_L_X8Y3/IMUX_L20 INT_L_X8Y3/LOGIC_OUTS_L14 INT_L_X8Y3/WL1BEG1 INT_R_X3Y1/WW2A2 INT_R_X3Y3/IMUX20 INT_R_X3Y3/IMUX35 INT_R_X3Y3/NE2BEG2 INT_R_X3Y3/NE2END2 INT_R_X3Y4/NE2A2 INT_R_X3Y5/IMUX23 INT_R_X3Y5/WW2END3 INT_R_X3Y6/IMUX0 INT_R_X3Y6/WW2END_N0_3 INT_R_X5Y1/IMUX15 INT_R_X5Y1/WL1BEG2 INT_R_X5Y1/WW2END3 INT_R_X5Y2/NN2BEG0 INT_R_X5Y2/WW2END_N0_3 INT_R_X5Y3/NN2A0 INT_R_X5Y3/NN2END_S2_0 INT_R_X5Y4/NN2BEG0 INT_R_X5Y4/NN2END0 INT_R_X5Y5/NN2A0 INT_R_X5Y5/NN2END_S2_0 INT_R_X5Y5/WW2BEG3 INT_R_X5Y6/IMUX16 INT_R_X5Y6/NN2END0 INT_R_X7Y1/IMUX47 INT_R_X7Y1/SR1END3 INT_R_X7Y1/WW2BEG3 INT_R_X7Y2/SR1BEG3 INT_R_X7Y2/SR1END2 INT_R_X7Y2/SR1END_N3_3 INT_R_X7Y3/IMUX19 INT_R_X7Y3/SR1BEG2 INT_R_X7Y3/WL1END1 VBRK_X18Y2/VBRK_WW2END3 
pips: CLBLL_L_X2Y1/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y3/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X2Y1/INT_L.WW2END2->>IMUX_L6 INT_L_X2Y1/INT_L.WW2END2->>NL1BEG2 INT_L_X2Y2/INT_L.NL1END2->>IMUX_L3 INT_L_X2Y2/INT_L.NL1END2->>NE2BEG2 INT_L_X2Y2/INT_L.NL1END2->>NL1BEG1 INT_L_X2Y3/INT_L.NL1END1->>IMUX_L26 INT_L_X4Y0/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y0/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X4Y0/INT_L.SR1END3->>FAN_ALT3 INT_L_X4Y0/INT_L.SR1END3->>IMUX_L31 INT_L_X4Y1/INT_L.WL1END2->>SR1BEG3 INT_L_X4Y1/INT_L.WL1END2->>WW2BEG2 INT_L_X4Y4/INT_L.NE2END2->>IMUX_L21 INT_L_X8Y3/INT_L.LOGIC_OUTS_L14->>IMUX_L12 INT_L_X8Y3/INT_L.LOGIC_OUTS_L14->>IMUX_L20 INT_L_X8Y3/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X3Y3/INT_R.NE2END2->>IMUX20 INT_R_X3Y3/INT_R.NE2END2->>IMUX35 INT_R_X3Y3/INT_R.NE2END2->>NE2BEG2 INT_R_X3Y5/INT_R.WW2END3->>IMUX23 INT_R_X3Y6/INT_R.WW2END_N0_3->>IMUX0 INT_R_X5Y1/INT_R.WW2END3->>IMUX15 INT_R_X5Y1/INT_R.WW2END3->>WL1BEG2 INT_R_X5Y2/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X5Y4/INT_R.NN2END0->>NN2BEG0 INT_R_X5Y5/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X5Y6/INT_R.NN2END0->>IMUX16 INT_R_X7Y1/INT_R.SR1END3->>IMUX47 INT_R_X7Y1/INT_R.SR1END3->>WW2BEG3 INT_R_X7Y2/INT_R.SR1END2->>SR1BEG3 INT_R_X7Y3/INT_R.WL1END1->>IMUX19 INT_R_X7Y3/INT_R.WL1END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

FSM_sequential_r[spi][state][2]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_WL1END0 BRAM_L_X6Y0/BRAM_WL1END0_1 CLBLM_R_X5Y1/CLBLM_IMUX24 CLBLM_R_X5Y1/CLBLM_M_B5 CLBLM_R_X5Y1/CLBLM_WL1END0 CLBLM_R_X7Y1/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y1/CLBLM_M_AMUX INT_L_X6Y1/WL1BEG0 INT_L_X6Y1/WL1END1 INT_R_X5Y1/IMUX24 INT_R_X5Y1/WL1END0 INT_R_X7Y1/LOGIC_OUTS20 INT_R_X7Y1/WL1BEG1 VBRK_X18Y2/VBRK_WL1END0 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y1/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y1/INT_L.WL1END1->>WL1BEG0 INT_R_X5Y1/INT_R.WL1END0->>IMUX24 INT_R_X7Y1/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spi][state][2]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[go]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y0/BRAM_EE2BEG1_3 BRAM_L_X6Y0/BRAM_ER1BEG2_1 CLBLL_L_X4Y3/CLBLL_IMUX33 CLBLL_L_X4Y3/CLBLL_IMUX9 CLBLL_L_X4Y3/CLBLL_L_A5 CLBLL_L_X4Y3/CLBLL_L_C1 CLBLM_L_X8Y2/CLBLM_ER1BEG0 CLBLM_L_X8Y2/CLBLM_IMUX32 CLBLM_L_X8Y2/CLBLM_M_C1 CLBLM_L_X8Y3/CLBLM_EL1BEG0 CLBLM_L_X8Y3/CLBLM_IMUX14 CLBLM_L_X8Y3/CLBLM_IMUX6 CLBLM_L_X8Y3/CLBLM_IMUX8 CLBLM_L_X8Y3/CLBLM_L_A1 CLBLM_L_X8Y3/CLBLM_L_B1 CLBLM_L_X8Y3/CLBLM_M_A5 CLBLM_L_X8Y3/CLBLM_NE2A3 CLBLM_R_X5Y1/CLBLM_ER1BEG2 CLBLM_R_X5Y1/CLBLM_IMUX4 CLBLM_R_X5Y1/CLBLM_M_A6 CLBLM_R_X5Y3/CLBLM_EE2BEG1 CLBLM_R_X5Y3/CLBLM_IMUX23 CLBLM_R_X5Y3/CLBLM_IMUX27 CLBLM_R_X5Y3/CLBLM_IMUX35 CLBLM_R_X5Y3/CLBLM_IMUX37 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y3/CLBLM_L_BQ CLBLM_R_X5Y3/CLBLM_L_C3 CLBLM_R_X5Y3/CLBLM_L_D4 CLBLM_R_X5Y3/CLBLM_M_B4 CLBLM_R_X5Y3/CLBLM_M_C6 CLBLM_R_X7Y1/CLBLM_IMUX2 CLBLM_R_X7Y1/CLBLM_M_A2 CLBLM_R_X7Y2/CLBLM_ER1BEG0 CLBLM_R_X7Y2/CLBLM_IMUX7 CLBLM_R_X7Y2/CLBLM_M_A1 CLBLM_R_X7Y3/CLBLM_EL1BEG0 CLBLM_R_X7Y3/CLBLM_IMUX10 CLBLM_R_X7Y3/CLBLM_IMUX11 CLBLM_R_X7Y3/CLBLM_IMUX18 CLBLM_R_X7Y3/CLBLM_L_A4 CLBLM_R_X7Y3/CLBLM_M_A4 CLBLM_R_X7Y3/CLBLM_M_B2 CLBLM_R_X7Y3/CLBLM_NE2A3 INT_L_X4Y3/IMUX_L33 INT_L_X4Y3/IMUX_L9 INT_L_X4Y3/WL1END0 INT_L_X6Y1/EL1BEG1 INT_L_X6Y1/ER1BEG3 INT_L_X6Y1/ER1END2 INT_L_X6Y3/EE2A1 INT_L_X8Y2/EL1END_S3_0 INT_L_X8Y2/ER1END0 INT_L_X8Y2/IMUX_L32 INT_L_X8Y3/EL1END0 INT_L_X8Y3/IMUX_L14 INT_L_X8Y3/IMUX_L6 INT_L_X8Y3/IMUX_L8 INT_L_X8Y3/NE2END3 INT_R_X5Y1/ER1BEG2 INT_R_X5Y1/IMUX4 INT_R_X5Y1/SS2END1 INT_R_X5Y2/SS2A1 INT_R_X5Y3/BYP_ALT5 INT_R_X5Y3/BYP_BOUNCE5 INT_R_X5Y3/EE2BEG1 INT_R_X5Y3/IMUX23 INT_R_X5Y3/IMUX27 INT_R_X5Y3/IMUX35 INT_R_X5Y3/IMUX37 INT_R_X5Y3/LOGIC_OUTS1 INT_R_X5Y3/SS2BEG1 INT_R_X5Y3/WL1BEG0 INT_R_X7Y1/EL1END1 INT_R_X7Y1/ER1BEG_S0 INT_R_X7Y1/ER1END3 INT_R_X7Y1/IMUX2 INT_R_X7Y1/NR1BEG3 INT_R_X7Y2/ER1BEG0 INT_R_X7Y2/ER1END_N3_3 INT_R_X7Y2/IMUX7 INT_R_X7Y2/NE2BEG3 INT_R_X7Y2/NR1END3 INT_R_X7Y3/EE2END1 INT_R_X7Y3/EL1BEG0 INT_R_X7Y3/IMUX10 INT_R_X7Y3/IMUX11 INT_R_X7Y3/IMUX18 INT_R_X7Y3/NE2A3 VBRK_X18Y2/VBRK_ER1BEG2 VBRK_X18Y4/VBRK_EE2BEG1 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y3/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y3/INT_L.WL1END0->>IMUX_L33 INT_L_X4Y3/INT_L.WL1END0->>IMUX_L9 INT_L_X6Y1/INT_L.ER1END2->>EL1BEG1 INT_L_X6Y1/INT_L.ER1END2->>ER1BEG3 INT_L_X8Y2/INT_L.ER1END0->>IMUX_L32 INT_L_X8Y3/INT_L.EL1END0->>IMUX_L8 INT_L_X8Y3/INT_L.NE2END3->>IMUX_L14 INT_L_X8Y3/INT_L.NE2END3->>IMUX_L6 INT_R_X5Y1/INT_R.SS2END1->>ER1BEG2 INT_R_X5Y1/INT_R.SS2END1->>IMUX4 INT_R_X5Y3/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y3/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X5Y3/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X5Y3/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X5Y3/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X5Y3/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X5Y3/INT_R.LOGIC_OUTS1->>IMUX35 INT_R_X5Y3/INT_R.LOGIC_OUTS1->>SS2BEG1 INT_R_X5Y3/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X7Y1/INT_R.EL1END1->>IMUX2 INT_R_X7Y1/INT_R.ER1END3->>ER1BEG_S0 INT_R_X7Y1/INT_R.ER1END3->>NR1BEG3 INT_R_X7Y2/INT_R.NR1END3->>IMUX7 INT_R_X7Y2/INT_R.NR1END3->>NE2BEG3 INT_R_X7Y3/INT_R.EE2END1->>EL1BEG0 INT_R_X7Y3/INT_R.EE2END1->>IMUX10 INT_R_X7Y3/INT_R.EE2END1->>IMUX11 INT_R_X7Y3/INT_R.EE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

r_reg[spi][cnt_n_0_][2] - 
wires: CLBLM_R_X5Y5/CLBLM_IMUX24 CLBLM_R_X5Y5/CLBLM_IMUX32 CLBLM_R_X5Y5/CLBLM_IMUX8 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y5/CLBLM_L_AQ CLBLM_R_X5Y5/CLBLM_M_A5 CLBLM_R_X5Y5/CLBLM_M_B5 CLBLM_R_X5Y5/CLBLM_M_C1 INT_R_X5Y5/IMUX24 INT_R_X5Y5/IMUX32 INT_R_X5Y5/IMUX8 INT_R_X5Y5/LOGIC_OUTS0 
pips: CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y5/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X5Y5/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X5Y5/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[spi][cnt_n_0_][0] - 
wires: CLBLM_R_X5Y5/CLBLM_IMUX11 CLBLM_R_X5Y5/CLBLM_IMUX23 CLBLM_R_X5Y5/CLBLM_IMUX27 CLBLM_R_X5Y5/CLBLM_IMUX29 CLBLM_R_X5Y5/CLBLM_IMUX45 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y5/CLBLM_L_BQ CLBLM_R_X5Y5/CLBLM_L_C3 CLBLM_R_X5Y5/CLBLM_M_A4 CLBLM_R_X5Y5/CLBLM_M_B4 CLBLM_R_X5Y5/CLBLM_M_C2 CLBLM_R_X5Y5/CLBLM_M_D2 INT_R_X5Y5/BYP_ALT5 INT_R_X5Y5/BYP_BOUNCE5 INT_R_X5Y5/IMUX11 INT_R_X5Y5/IMUX23 INT_R_X5Y5/IMUX27 INT_R_X5Y5/IMUX29 INT_R_X5Y5/IMUX45 INT_R_X5Y5/LOGIC_OUTS1 
pips: CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y5/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y5/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X5Y5/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X5Y5/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X5Y5/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X5Y5/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X5Y5/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_reg[spi][cnt_n_0_][1] - 
wires: CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y5/CLBLL_L_CQ CLBLM_R_X5Y5/CLBLM_IMUX18 CLBLM_R_X5Y5/CLBLM_IMUX31 CLBLM_R_X5Y5/CLBLM_IMUX47 CLBLM_R_X5Y5/CLBLM_IMUX7 CLBLM_R_X5Y5/CLBLM_M_A1 CLBLM_R_X5Y5/CLBLM_M_B2 CLBLM_R_X5Y5/CLBLM_M_C5 CLBLM_R_X5Y5/CLBLM_M_D5 INT_L_X4Y5/EL1BEG1 INT_L_X4Y5/ER1BEG3 INT_L_X4Y5/LOGIC_OUTS_L2 INT_R_X5Y5/EL1END1 INT_R_X5Y5/ER1END3 INT_R_X5Y5/IMUX18 INT_R_X5Y5/IMUX31 INT_R_X5Y5/IMUX47 INT_R_X5Y5/IMUX7 INT_R_X5Y6/ER1END_N3_3 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y5/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X4Y5/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X5Y5/INT_R.EL1END1->>IMUX18 INT_R_X5Y5/INT_R.ER1END3->>IMUX31 INT_R_X5Y5/INT_R.ER1END3->>IMUX47 INT_R_X5Y5/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

r_reg[spi][cnt_n_0_][4] - 
wires: CLBLL_L_X4Y4/CLBLL_SW2A1 CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y5/CLBLL_L_BQ CLBLM_R_X3Y4/CLBLM_IMUX26 CLBLM_R_X3Y4/CLBLM_L_B4 CLBLM_R_X3Y4/CLBLM_SW2A1 CLBLM_R_X5Y5/CLBLM_IMUX17 CLBLM_R_X5Y5/CLBLM_IMUX28 CLBLM_R_X5Y5/CLBLM_M_B3 CLBLM_R_X5Y5/CLBLM_M_C4 INT_L_X4Y4/SW2A1 INT_L_X4Y5/ER1BEG2 INT_L_X4Y5/LOGIC_OUTS_L1 INT_L_X4Y5/SW2BEG1 INT_R_X3Y4/IMUX26 INT_R_X3Y4/SW2END1 INT_R_X5Y5/ER1END2 INT_R_X5Y5/FAN_ALT5 INT_R_X5Y5/FAN_BOUNCE5 INT_R_X5Y5/IMUX17 INT_R_X5Y5/IMUX28 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X4Y5/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X4Y5/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X3Y4/INT_R.SW2END1->>IMUX26 INT_R_X5Y5/INT_R.ER1END2->>FAN_ALT5 INT_R_X5Y5/INT_R.ER1END2->>IMUX28 INT_R_X5Y5/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y5/INT_R.FAN_BOUNCE5->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[spi][cnt_n_0_][3] - 
wires: CLBLL_L_X4Y4/CLBLL_SW2A0 CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y5/CLBLL_L_AQ CLBLM_R_X3Y4/CLBLM_IMUX25 CLBLM_R_X3Y4/CLBLM_L_B5 CLBLM_R_X3Y4/CLBLM_SW2A0 CLBLM_R_X5Y5/CLBLM_IMUX15 CLBLM_R_X5Y5/CLBLM_IMUX22 CLBLM_R_X5Y5/CLBLM_M_B1 CLBLM_R_X5Y5/CLBLM_M_C3 INT_L_X4Y4/SW2A0 INT_L_X4Y5/EL1BEG3 INT_L_X4Y5/LOGIC_OUTS_L0 INT_L_X4Y5/NR1BEG0 INT_L_X4Y5/SW2BEG0 INT_L_X4Y6/EL1BEG_N3 INT_L_X4Y6/NR1END0 INT_R_X3Y4/IMUX25 INT_R_X3Y4/SW2END0 INT_R_X5Y5/EL1END3 INT_R_X5Y5/IMUX15 INT_R_X5Y5/IMUX22 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X4Y5/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X4Y5/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X4Y6/INT_L.NR1END0->>EL1BEG_N3 INT_R_X3Y4/INT_R.SW2END0->>IMUX25 INT_R_X5Y5/INT_R.EL1END3->>IMUX15 INT_R_X5Y5/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

FSM_sequential_r[spimstate][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spimstate][0]_i_2_n_0 - 
wires: CLBLM_R_X5Y3/CLBLM_IMUX8 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y3/CLBLM_M_A5 CLBLM_R_X5Y3/CLBLM_M_C CLBLM_R_X5Y3/CLBLM_M_CMUX INT_R_X5Y3/IMUX8 INT_R_X5Y3/LOGIC_OUTS22 
pips: CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y3/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X5Y3/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y3/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spimstate][1]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_WW2END1 BRAM_L_X6Y0/BRAM_WW2END1_3 CLBLM_R_X5Y3/CLBLM_IMUX11 CLBLM_R_X5Y3/CLBLM_M_A4 CLBLM_R_X5Y3/CLBLM_WW2END1 CLBLM_R_X7Y3/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y3/CLBLM_M_B INT_L_X6Y3/WW2A1 INT_R_X5Y3/IMUX11 INT_R_X5Y3/WW2END1 INT_R_X7Y3/LOGIC_OUTS13 INT_R_X7Y3/WW2BEG1 VBRK_X18Y4/VBRK_WW2END1 
pips: CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y3/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X5Y3/INT_R.WW2END1->>IMUX11 INT_R_X7Y3/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[spimstate][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_ER1BEG1 BRAM_L_X6Y0/BRAM_ER1BEG1_3 CLBLL_L_X4Y2/CLBLL_IMUX10 CLBLL_L_X4Y2/CLBLL_L_A4 CLBLL_L_X4Y4/CLBLL_IMUX24 CLBLL_L_X4Y4/CLBLL_LL_B5 CLBLL_L_X4Y5/CLBLL_IMUX35 CLBLL_L_X4Y5/CLBLL_LL_C6 CLBLL_L_X4Y5/CLBLL_WR1END3 CLBLM_L_X8Y1/CLBLM_SE2A1 CLBLM_L_X8Y2/CLBLM_IMUX3 CLBLM_L_X8Y2/CLBLM_IMUX40 CLBLM_L_X8Y2/CLBLM_L_A2 CLBLM_L_X8Y2/CLBLM_M_D1 CLBLM_L_X8Y2/CLBLM_SE2A0 CLBLM_L_X8Y3/CLBLM_EE2A1 CLBLM_L_X8Y3/CLBLM_IMUX35 CLBLM_L_X8Y3/CLBLM_M_C6 CLBLM_L_X8Y3/CLBLM_NE2A1 CLBLM_L_X8Y4/CLBLM_IMUX32 CLBLM_L_X8Y4/CLBLM_IMUX8 CLBLM_L_X8Y4/CLBLM_M_A5 CLBLM_L_X8Y4/CLBLM_M_C1 CLBLM_R_X3Y5/CLBLM_IMUX7 CLBLM_R_X3Y5/CLBLM_M_A1 CLBLM_R_X3Y5/CLBLM_WR1END3 CLBLM_R_X5Y3/CLBLM_ER1BEG1 CLBLM_R_X5Y3/CLBLM_IMUX22 CLBLM_R_X5Y3/CLBLM_IMUX30 CLBLM_R_X5Y3/CLBLM_IMUX7 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y3/CLBLM_L_C5 CLBLM_R_X5Y3/CLBLM_M_A1 CLBLM_R_X5Y3/CLBLM_M_AQ CLBLM_R_X5Y3/CLBLM_M_C3 CLBLM_R_X5Y4/CLBLM_IMUX12 CLBLM_R_X5Y4/CLBLM_M_B6 CLBLM_R_X7Y1/CLBLM_SE2A1 CLBLM_R_X7Y2/CLBLM_IMUX18 CLBLM_R_X7Y2/CLBLM_IMUX31 CLBLM_R_X7Y2/CLBLM_M_B2 CLBLM_R_X7Y2/CLBLM_M_C5 CLBLM_R_X7Y2/CLBLM_SE2A0 CLBLM_R_X7Y3/CLBLM_EE2A1 CLBLM_R_X7Y3/CLBLM_IMUX17 CLBLM_R_X7Y3/CLBLM_IMUX8 CLBLM_R_X7Y3/CLBLM_M_A5 CLBLM_R_X7Y3/CLBLM_M_B3 CLBLM_R_X7Y3/CLBLM_NE2A1 INT_L_X4Y2/IMUX_L10 INT_L_X4Y2/SR1BEG_S0 INT_L_X4Y2/WL1END3 INT_L_X4Y3/SR1END3 INT_L_X4Y3/WL1END_N1_3 INT_L_X4Y4/IMUX_L24 INT_L_X4Y4/NW2END3 INT_L_X4Y4/SR1BEG3 INT_L_X4Y4/SR1END_N3_3 INT_L_X4Y5/IMUX_L35 INT_L_X4Y5/NW2END2 INT_L_X4Y5/WR1BEG3 INT_L_X6Y2/SE2A1 INT_L_X6Y3/EE2BEG1 INT_L_X6Y3/EL1BEG0 INT_L_X6Y3/ER1END1 INT_L_X6Y3/SE2BEG1 INT_L_X8Y1/NR1BEG1 INT_L_X8Y1/SE2END1 INT_L_X8Y2/IMUX_L3 INT_L_X8Y2/IMUX_L40 INT_L_X8Y2/NR1END1 INT_L_X8Y2/SE2END0 INT_L_X8Y3/EE2END1 INT_L_X8Y3/IMUX_L35 INT_L_X8Y3/NE2END1 INT_L_X8Y3/NL1BEG0 INT_L_X8Y3/NL1END_S3_0 INT_L_X8Y4/IMUX_L32 INT_L_X8Y4/IMUX_L8 INT_L_X8Y4/NL1END0 INT_R_X3Y5/IMUX7 INT_R_X3Y5/WR1END3 INT_R_X5Y2/WL1BEG3 INT_R_X5Y3/BYP_ALT3 INT_R_X5Y3/BYP_BOUNCE3 INT_R_X5Y3/ER1BEG1 INT_R_X5Y3/IMUX22 INT_R_X5Y3/IMUX30 INT_R_X5Y3/IMUX7 INT_R_X5Y3/LOGIC_OUTS4 INT_R_X5Y3/NL1BEG2 INT_R_X5Y3/NL1BEG_N3 INT_R_X5Y3/NW2BEG3 INT_R_X5Y3/WL1BEG_N3 INT_R_X5Y4/BYP_BOUNCE_N3_3 INT_R_X5Y4/IMUX12 INT_R_X5Y4/NL1END2 INT_R_X5Y4/NW2A3 INT_R_X5Y4/NW2BEG2 INT_R_X5Y5/NW2A2 INT_R_X7Y1/SE2A1 INT_R_X7Y2/EL1END_S3_0 INT_R_X7Y2/IMUX18 INT_R_X7Y2/IMUX31 INT_R_X7Y2/NE2BEG1 INT_R_X7Y2/SE2A0 INT_R_X7Y2/SE2BEG1 INT_R_X7Y2/SE2END1 INT_R_X7Y3/EE2A1 INT_R_X7Y3/EL1END0 INT_R_X7Y3/IMUX17 INT_R_X7Y3/IMUX8 INT_R_X7Y3/NE2A1 INT_R_X7Y3/SE2BEG0 VBRK_X18Y4/VBRK_ER1BEG1 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y3/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y2/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X4Y2/INT_L.WL1END3->>SR1BEG_S0 INT_L_X4Y4/INT_L.NW2END3->>SR1BEG3 INT_L_X4Y4/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X4Y5/INT_L.NW2END2->>IMUX_L35 INT_L_X4Y5/INT_L.NW2END2->>WR1BEG3 INT_L_X6Y3/INT_L.ER1END1->>EE2BEG1 INT_L_X6Y3/INT_L.ER1END1->>EL1BEG0 INT_L_X6Y3/INT_L.ER1END1->>SE2BEG1 INT_L_X8Y1/INT_L.SE2END1->>NR1BEG1 INT_L_X8Y2/INT_L.NR1END1->>IMUX_L3 INT_L_X8Y2/INT_L.SE2END0->>IMUX_L40 INT_L_X8Y3/INT_L.EE2END1->>IMUX_L35 INT_L_X8Y3/INT_L.NE2END1->>NL1BEG0 INT_L_X8Y4/INT_L.NL1END0->>IMUX_L32 INT_L_X8Y4/INT_L.NL1END0->>IMUX_L8 INT_R_X3Y5/INT_R.WR1END3->>IMUX7 INT_R_X5Y3/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y3/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y3/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X5Y3/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X5Y3/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_R_X5Y3/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X5Y3/INT_R.NL1BEG_N3->>IMUX22 INT_R_X5Y3/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y3/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y3/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X5Y4/INT_R.NL1END2->>IMUX12 INT_R_X5Y4/INT_R.NL1END2->>NW2BEG2 INT_R_X7Y2/INT_R.EL1END_S3_0->>IMUX31 INT_R_X7Y2/INT_R.SE2END1->>IMUX18 INT_R_X7Y2/INT_R.SE2END1->>NE2BEG1 INT_R_X7Y2/INT_R.SE2END1->>SE2BEG1 INT_R_X7Y3/INT_R.EL1END0->>IMUX17 INT_R_X7Y3/INT_R.EL1END0->>IMUX8 INT_R_X7Y3/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

r_reg[spimstate][1] - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y0/BRAM_EE2BEG2_3 CLBLL_L_X4Y2/CLBLL_IMUX9 CLBLL_L_X4Y2/CLBLL_L_A5 CLBLL_L_X4Y4/CLBLL_IMUX27 CLBLL_L_X4Y4/CLBLL_LL_B4 CLBLL_L_X4Y5/CLBLL_IMUX28 CLBLL_L_X4Y5/CLBLL_LL_C4 CLBLL_L_X4Y5/CLBLL_WL1END0 CLBLM_L_X8Y2/CLBLM_IMUX38 CLBLM_L_X8Y2/CLBLM_IMUX6 CLBLM_L_X8Y2/CLBLM_IMUX7 CLBLM_L_X8Y2/CLBLM_L_A1 CLBLM_L_X8Y2/CLBLM_M_A1 CLBLM_L_X8Y2/CLBLM_M_D3 CLBLM_L_X8Y2/CLBLM_WL1END2 CLBLM_L_X8Y3/CLBLM_ER1BEG3 CLBLM_L_X8Y3/CLBLM_IMUX31 CLBLM_L_X8Y3/CLBLM_M_C5 CLBLM_L_X8Y4/CLBLM_IMUX22 CLBLM_L_X8Y4/CLBLM_IMUX7 CLBLM_L_X8Y4/CLBLM_M_A1 CLBLM_L_X8Y4/CLBLM_M_C3 CLBLM_R_X3Y5/CLBLM_IMUX1 CLBLM_R_X3Y5/CLBLM_M_A3 CLBLM_R_X3Y5/CLBLM_WL1END0 CLBLM_R_X5Y2/CLBLM_IMUX13 CLBLM_R_X5Y2/CLBLM_L_B6 CLBLM_R_X5Y3/CLBLM_EE2BEG2 CLBLM_R_X5Y3/CLBLM_IMUX2 CLBLM_R_X5Y3/CLBLM_IMUX28 CLBLM_R_X5Y3/CLBLM_IMUX34 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y3/CLBLM_L_C6 CLBLM_R_X5Y3/CLBLM_M_A2 CLBLM_R_X5Y3/CLBLM_M_AMUX CLBLM_R_X5Y3/CLBLM_M_C4 CLBLM_R_X5Y4/CLBLM_IMUX17 CLBLM_R_X5Y4/CLBLM_M_B3 CLBLM_R_X7Y2/CLBLM_IMUX15 CLBLM_R_X7Y2/CLBLM_IMUX22 CLBLM_R_X7Y2/CLBLM_M_B1 CLBLM_R_X7Y2/CLBLM_M_C3 CLBLM_R_X7Y2/CLBLM_WL1END2 CLBLM_R_X7Y3/CLBLM_ER1BEG3 CLBLM_R_X7Y3/CLBLM_IMUX12 CLBLM_R_X7Y3/CLBLM_IMUX20 CLBLM_R_X7Y3/CLBLM_IMUX4 CLBLM_R_X7Y3/CLBLM_L_C2 CLBLM_R_X7Y3/CLBLM_M_A6 CLBLM_R_X7Y3/CLBLM_M_B6 INT_L_X4Y1/FAN_BOUNCE_S3_6 INT_L_X4Y2/FAN_ALT6 INT_L_X4Y2/FAN_BOUNCE6 INT_L_X4Y2/IMUX_L9 INT_L_X4Y2/WL1END1 INT_L_X4Y4/IMUX_L27 INT_L_X4Y4/NW2END2 INT_L_X4Y5/IMUX_L28 INT_L_X4Y5/WL1BEG0 INT_L_X4Y5/WR1END2 INT_L_X6Y3/EE2A2 INT_L_X8Y2/IMUX_L38 INT_L_X8Y2/IMUX_L6 INT_L_X8Y2/IMUX_L7 INT_L_X8Y2/SL1END3 INT_L_X8Y2/WL1BEG2 INT_L_X8Y3/ER1END3 INT_L_X8Y3/IMUX_L31 INT_L_X8Y3/NR1BEG3 INT_L_X8Y3/SL1BEG3 INT_L_X8Y4/ER1END_N3_3 INT_L_X8Y4/IMUX_L22 INT_L_X8Y4/IMUX_L7 INT_L_X8Y4/NR1END3 INT_R_X3Y5/IMUX1 INT_R_X3Y5/WL1END0 INT_R_X5Y2/IMUX13 INT_R_X5Y2/SL1END2 INT_R_X5Y2/WL1BEG1 INT_R_X5Y3/EE2BEG2 INT_R_X5Y3/FAN_ALT7 INT_R_X5Y3/FAN_BOUNCE7 INT_R_X5Y3/IMUX2 INT_R_X5Y3/IMUX28 INT_R_X5Y3/IMUX34 INT_R_X5Y3/LOGIC_OUTS20 INT_R_X5Y3/NL1BEG1 INT_R_X5Y3/NW2BEG2 INT_R_X5Y3/SL1BEG2 INT_R_X5Y4/IMUX17 INT_R_X5Y4/NL1END1 INT_R_X5Y4/NR1BEG1 INT_R_X5Y4/NW2A2 INT_R_X5Y5/NR1END1 INT_R_X5Y5/WR1BEG2 INT_R_X7Y2/BYP_ALT3 INT_R_X7Y2/BYP_BOUNCE3 INT_R_X7Y2/IMUX15 INT_R_X7Y2/IMUX22 INT_R_X7Y2/WL1END2 INT_R_X7Y3/BYP_BOUNCE_N3_3 INT_R_X7Y3/EE2END2 INT_R_X7Y3/ER1BEG3 INT_R_X7Y3/IMUX12 INT_R_X7Y3/IMUX20 INT_R_X7Y3/IMUX4 VBRK_X18Y4/VBRK_EE2BEG2 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y3/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y2/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X4Y2/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X4Y2/INT_L.WL1END1->>FAN_ALT6 INT_L_X4Y4/INT_L.NW2END2->>IMUX_L27 INT_L_X4Y5/INT_L.WR1END2->>IMUX_L28 INT_L_X4Y5/INT_L.WR1END2->>WL1BEG0 INT_L_X8Y2/INT_L.SL1END3->>IMUX_L38 INT_L_X8Y2/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y2/INT_L.SL1END3->>IMUX_L7 INT_L_X8Y2/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y3/INT_L.ER1END3->>IMUX_L31 INT_L_X8Y3/INT_L.ER1END3->>NR1BEG3 INT_L_X8Y3/INT_L.ER1END3->>SL1BEG3 INT_L_X8Y4/INT_L.NR1END3->>IMUX_L22 INT_L_X8Y4/INT_L.NR1END3->>IMUX_L7 INT_R_X3Y5/INT_R.WL1END0->>IMUX1 INT_R_X5Y2/INT_R.SL1END2->>IMUX13 INT_R_X5Y2/INT_R.SL1END2->>WL1BEG1 INT_R_X5Y3/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y3/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X5Y3/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X5Y3/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X5Y3/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X5Y3/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X5Y3/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X5Y3/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X5Y3/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X5Y4/INT_R.NL1END1->>IMUX17 INT_R_X5Y4/INT_R.NL1END1->>NR1BEG1 INT_R_X5Y5/INT_R.NR1END1->>WR1BEG2 INT_R_X7Y2/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y2/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X7Y2/INT_R.WL1END2->>BYP_ALT3 INT_R_X7Y2/INT_R.WL1END2->>IMUX22 INT_R_X7Y3/INT_R.EE2END2->>ER1BEG3 INT_R_X7Y3/INT_R.EE2END2->>IMUX12 INT_R_X7Y3/INT_R.EE2END2->>IMUX20 INT_R_X7Y3/INT_R.EE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

r_reg[hmbsel_n_0_][1] - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_EL1BEG2 BRAM_L_X6Y0/BRAM_EL1BEG2_3 CLBLL_L_X4Y4/CLBLL_ER1BEG0 CLBLL_L_X4Y5/CLBLL_ER1BEG3 CLBLL_L_X4Y5/CLBLL_IMUX15 CLBLL_L_X4Y5/CLBLL_LL_B1 CLBLM_L_X8Y2/CLBLM_EL1BEG1 CLBLM_L_X8Y2/CLBLM_ER1BEG3 CLBLM_L_X8Y2/CLBLM_IMUX10 CLBLM_L_X8Y2/CLBLM_IMUX47 CLBLM_L_X8Y2/CLBLM_L_A4 CLBLM_L_X8Y2/CLBLM_M_D5 CLBLM_L_X8Y3/CLBLM_EE2A2 CLBLM_L_X8Y3/CLBLM_IMUX29 CLBLM_L_X8Y3/CLBLM_M_C2 CLBLM_L_X8Y4/CLBLM_IMUX2 CLBLM_L_X8Y4/CLBLM_M_A2 CLBLM_L_X8Y4/CLBLM_NE2A1 CLBLM_R_X3Y4/CLBLM_ER1BEG0 CLBLM_R_X3Y5/CLBLM_ER1BEG3 CLBLM_R_X3Y5/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y5/CLBLM_L_AMUX CLBLM_R_X5Y3/CLBLM_EL1BEG2 CLBLM_R_X5Y3/CLBLM_IMUX29 CLBLM_R_X5Y3/CLBLM_M_C2 CLBLM_R_X7Y2/CLBLM_EL1BEG1 CLBLM_R_X7Y2/CLBLM_ER1BEG3 CLBLM_R_X7Y2/CLBLM_IMUX12 CLBLM_R_X7Y2/CLBLM_IMUX28 CLBLM_R_X7Y2/CLBLM_M_B6 CLBLM_R_X7Y2/CLBLM_M_C4 CLBLM_R_X7Y3/CLBLM_EE2A2 CLBLM_R_X7Y3/CLBLM_IMUX2 CLBLM_R_X7Y3/CLBLM_IMUX33 CLBLM_R_X7Y3/CLBLM_L_C1 CLBLM_R_X7Y3/CLBLM_M_A2 CLBLM_R_X7Y4/CLBLM_IMUX26 CLBLM_R_X7Y4/CLBLM_L_B4 CLBLM_R_X7Y4/CLBLM_NE2A1 INT_L_X4Y3/EL1BEG3 INT_L_X4Y4/EL1BEG_N3 INT_L_X4Y4/ER1END0 INT_L_X4Y5/ER1END3 INT_L_X4Y5/IMUX_L15 INT_L_X4Y6/ER1END_N3_3 INT_L_X6Y2/SE2A2 INT_L_X6Y3/EE2BEG2 INT_L_X6Y3/EL1BEG1 INT_L_X6Y3/EL1END2 INT_L_X6Y3/NR1BEG2 INT_L_X6Y3/SE2BEG2 INT_L_X6Y4/EL1BEG1 INT_L_X6Y4/NR1END2 INT_L_X8Y2/EL1END1 INT_L_X8Y2/ER1END3 INT_L_X8Y2/IMUX_L10 INT_L_X8Y2/IMUX_L47 INT_L_X8Y3/EE2END2 INT_L_X8Y3/ER1END_N3_3 INT_L_X8Y3/IMUX_L29 INT_L_X8Y4/IMUX_L2 INT_L_X8Y4/NE2END1 INT_R_X3Y3/ER1BEG_S0 INT_R_X3Y3/SL1END3 INT_R_X3Y4/ER1BEG0 INT_R_X3Y4/SL1BEG3 INT_R_X3Y4/SR1END3 INT_R_X3Y5/ER1BEG3 INT_R_X3Y5/LOGIC_OUTS16 INT_R_X3Y5/SR1BEG3 INT_R_X3Y5/SR1END_N3_3 INT_R_X5Y3/EL1BEG2 INT_R_X5Y3/EL1END3 INT_R_X5Y3/IMUX29 INT_R_X7Y2/EL1BEG1 INT_R_X7Y2/ER1BEG3 INT_R_X7Y2/IMUX12 INT_R_X7Y2/IMUX28 INT_R_X7Y2/SE2END2 INT_R_X7Y3/EE2A2 INT_R_X7Y3/EL1END1 INT_R_X7Y3/IMUX2 INT_R_X7Y3/IMUX33 INT_R_X7Y3/NE2BEG1 INT_R_X7Y4/EL1END1 INT_R_X7Y4/IMUX26 INT_R_X7Y4/NE2A1 VBRK_X18Y4/VBRK_EL1BEG2 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y5/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y4/INT_L.ER1END0->>EL1BEG_N3 INT_L_X4Y5/INT_L.ER1END3->>IMUX_L15 INT_L_X6Y3/INT_L.EL1END2->>EE2BEG2 INT_L_X6Y3/INT_L.EL1END2->>EL1BEG1 INT_L_X6Y3/INT_L.EL1END2->>NR1BEG2 INT_L_X6Y3/INT_L.EL1END2->>SE2BEG2 INT_L_X6Y4/INT_L.NR1END2->>EL1BEG1 INT_L_X8Y2/INT_L.EL1END1->>IMUX_L10 INT_L_X8Y2/INT_L.ER1END3->>IMUX_L47 INT_L_X8Y3/INT_L.EE2END2->>IMUX_L29 INT_L_X8Y4/INT_L.NE2END1->>IMUX_L2 INT_R_X3Y3/INT_R.SL1END3->>ER1BEG_S0 INT_R_X3Y4/INT_R.SR1END3->>SL1BEG3 INT_R_X3Y5/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X3Y5/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X5Y3/INT_R.EL1END3->>EL1BEG2 INT_R_X5Y3/INT_R.EL1END3->>IMUX29 INT_R_X7Y2/INT_R.SE2END2->>EL1BEG1 INT_R_X7Y2/INT_R.SE2END2->>ER1BEG3 INT_R_X7Y2/INT_R.SE2END2->>IMUX12 INT_R_X7Y2/INT_R.SE2END2->>IMUX28 INT_R_X7Y3/INT_R.EL1END1->>IMUX2 INT_R_X7Y3/INT_R.EL1END1->>IMUX33 INT_R_X7Y3/INT_R.EL1END1->>NE2BEG1 INT_R_X7Y4/INT_R.EL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

FSM_sequential_r[spimstate][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spimstate][1]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_WW2END0 BRAM_L_X6Y0/BRAM_WW2END0_3 CLBLM_R_X5Y3/CLBLM_IMUX1 CLBLM_R_X5Y3/CLBLM_M_A3 CLBLM_R_X5Y3/CLBLM_WW2END0 CLBLM_R_X7Y3/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y3/CLBLM_M_A INT_L_X6Y3/WW2A0 INT_R_X5Y3/IMUX1 INT_R_X5Y3/WW2END0 INT_R_X7Y3/LOGIC_OUTS12 INT_R_X7Y3/WW2BEG0 VBRK_X18Y4/VBRK_WW2END0 
pips: CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y3/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X5Y3/INT_R.WW2END0->>IMUX1 INT_R_X7Y3/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hready]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_ER1BEG3 BRAM_L_X6Y0/BRAM_ER1BEG3_4 CLBLL_L_X4Y4/CLBLL_IMUX15 CLBLL_L_X4Y4/CLBLL_LL_B1 CLBLL_L_X4Y4/CLBLL_SE2A3 CLBLL_L_X4Y5/CLBLL_EL1BEG2 CLBLL_L_X4Y5/CLBLL_IMUX43 CLBLL_L_X4Y5/CLBLL_LL_D6 CLBLM_R_X3Y4/CLBLM_SE2A3 CLBLM_R_X3Y5/CLBLM_EL1BEG2 CLBLM_R_X3Y5/CLBLM_IMUX6 CLBLM_R_X3Y5/CLBLM_LOGIC_OUTS11 CLBLM_R_X3Y5/CLBLM_L_A1 CLBLM_R_X3Y5/CLBLM_L_D CLBLM_R_X5Y4/CLBLM_ER1BEG3 CLBLM_R_X7Y3/CLBLM_IMUX15 CLBLM_R_X7Y3/CLBLM_M_B1 INT_L_X4Y4/EL1BEG2 INT_L_X4Y4/IMUX_L15 INT_L_X4Y4/SE2END3 INT_L_X4Y5/EL1END2 INT_L_X4Y5/IMUX_L43 INT_L_X6Y3/SE2A3 INT_L_X6Y4/ER1END3 INT_L_X6Y4/SE2BEG3 INT_L_X6Y5/ER1END_N3_3 INT_R_X3Y4/SE2A3 INT_R_X3Y5/EL1BEG2 INT_R_X3Y5/IMUX6 INT_R_X3Y5/LOGIC_OUTS11 INT_R_X3Y5/SE2BEG3 INT_R_X5Y4/EL1END2 INT_R_X5Y4/ER1BEG3 INT_R_X7Y3/IMUX15 INT_R_X7Y3/SE2END3 VBRK_X18Y5/VBRK_ER1BEG3 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y5/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X4Y4/INT_L.SE2END3->>EL1BEG2 INT_L_X4Y4/INT_L.SE2END3->>IMUX_L15 INT_L_X4Y5/INT_L.EL1END2->>IMUX_L43 INT_L_X6Y4/INT_L.ER1END3->>SE2BEG3 INT_R_X3Y5/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X3Y5/INT_R.LOGIC_OUTS11->>IMUX6 INT_R_X3Y5/INT_R.LOGIC_OUTS11->>SE2BEG3 INT_R_X5Y4/INT_R.EL1END2->>ER1BEG3 INT_R_X7Y3/INT_R.SE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

FSM_sequential_r[spimstate][1]_i_4_n_0 - 
wires: CLBLM_R_X7Y3/CLBLM_IMUX27 CLBLM_R_X7Y3/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y3/CLBLM_L_C CLBLM_R_X7Y3/CLBLM_M_B4 INT_R_X7Y3/FAN_ALT5 INT_R_X7Y3/FAN_BOUNCE5 INT_R_X7Y3/IMUX27 INT_R_X7Y3/LOGIC_OUTS10 
pips: CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y3/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y3/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y3/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X7Y3/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_r[spimstate][1]_i_5_n_0 - 
wires: CLBLM_L_X8Y2/CLBLM_IMUX9 CLBLM_L_X8Y2/CLBLM_L_A5 CLBLM_L_X8Y3/CLBLM_IMUX24 CLBLM_L_X8Y3/CLBLM_IMUX25 CLBLM_L_X8Y3/CLBLM_L_B5 CLBLM_L_X8Y3/CLBLM_M_B5 CLBLM_L_X8Y3/CLBLM_SE2A0 CLBLM_R_X7Y3/CLBLM_IMUX21 CLBLM_R_X7Y3/CLBLM_L_C4 CLBLM_R_X7Y3/CLBLM_SE2A0 CLBLM_R_X7Y4/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y4/CLBLM_L_A INT_L_X8Y2/IMUX_L9 INT_L_X8Y2/SL1END0 INT_L_X8Y3/IMUX_L24 INT_L_X8Y3/IMUX_L25 INT_L_X8Y3/SE2END0 INT_L_X8Y3/SL1BEG0 INT_R_X7Y3/FAN_BOUNCE_S3_4 INT_R_X7Y3/IMUX21 INT_R_X7Y3/SE2A0 INT_R_X7Y4/FAN_ALT4 INT_R_X7Y4/FAN_BOUNCE4 INT_R_X7Y4/LOGIC_OUTS8 INT_R_X7Y4/SE2BEG0 
pips: CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y4/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y2/INT_L.SL1END0->>IMUX_L9 INT_L_X8Y3/INT_L.SE2END0->>IMUX_L24 INT_L_X8Y3/INT_L.SE2END0->>IMUX_L25 INT_L_X8Y3/INT_L.SE2END0->>SL1BEG0 INT_R_X7Y3/INT_R.FAN_BOUNCE_S3_4->>IMUX21 INT_R_X7Y4/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X7Y4/INT_R.LOGIC_OUTS8->>FAN_ALT4 INT_R_X7Y4/INT_R.LOGIC_OUTS8->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_reg[hsel]__0 - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_SE4C0 BRAM_L_X6Y0/BRAM_SE4C0_2 CLBLL_L_X4Y6/CLBLL_NE2A0 CLBLL_L_X4Y7/CLBLL_IMUX33 CLBLL_L_X4Y7/CLBLL_IMUX41 CLBLL_L_X4Y7/CLBLL_IMUX9 CLBLL_L_X4Y7/CLBLL_L_A5 CLBLL_L_X4Y7/CLBLL_L_C1 CLBLL_L_X4Y7/CLBLL_L_D1 CLBLM_L_X8Y2/CLBLM_ER1BEG2 CLBLM_L_X8Y2/CLBLM_IMUX44 CLBLM_L_X8Y2/CLBLM_IMUX5 CLBLM_L_X8Y2/CLBLM_L_A6 CLBLM_L_X8Y2/CLBLM_M_D4 CLBLM_L_X8Y3/CLBLM_IMUX28 CLBLM_L_X8Y3/CLBLM_M_C4 CLBLM_L_X8Y4/CLBLM_IMUX4 CLBLM_L_X8Y4/CLBLM_M_A6 CLBLM_R_X3Y5/CLBLM_IMUX0 CLBLM_R_X3Y5/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y5/CLBLM_L_A3 CLBLM_R_X3Y5/CLBLM_L_AQ CLBLM_R_X3Y6/CLBLM_NE2A0 CLBLM_R_X5Y2/CLBLM_SE4C0 CLBLM_R_X7Y2/CLBLM_ER1BEG2 CLBLM_R_X7Y2/CLBLM_IMUX27 CLBLM_R_X7Y2/CLBLM_IMUX35 CLBLM_R_X7Y2/CLBLM_M_B4 CLBLM_R_X7Y2/CLBLM_M_C6 CLBLM_R_X7Y3/CLBLM_IMUX34 CLBLM_R_X7Y3/CLBLM_L_C6 CLBLM_R_X7Y4/CLBLM_IMUX19 CLBLM_R_X7Y4/CLBLM_L_B2 INT_L_X4Y5/NE2END_S3_0 INT_L_X4Y6/NE2END0 INT_L_X4Y6/NR1BEG0 INT_L_X4Y6/SE6BEG0 INT_L_X4Y7/IMUX_L33 INT_L_X4Y7/IMUX_L41 INT_L_X4Y7/IMUX_L9 INT_L_X4Y7/NR1END0 INT_L_X6Y2/ER1BEG1 INT_L_X6Y2/SE6END0 INT_L_X8Y2/ER1END2 INT_L_X8Y2/IMUX_L44 INT_L_X8Y2/IMUX_L5 INT_L_X8Y2/NR1BEG2 INT_L_X8Y3/IMUX_L28 INT_L_X8Y3/NR1BEG2 INT_L_X8Y3/NR1END2 INT_L_X8Y4/IMUX_L4 INT_L_X8Y4/NR1END2 INT_R_X3Y5/IMUX0 INT_R_X3Y5/LOGIC_OUTS0 INT_R_X3Y5/NE2BEG0 INT_R_X3Y6/NE2A0 INT_R_X5Y2/SE6E0 INT_R_X5Y3/SE6D0 INT_R_X5Y4/SE6C0 INT_R_X5Y5/SE6B0 INT_R_X5Y6/SE6A0 INT_R_X7Y2/ER1BEG2 INT_R_X7Y2/ER1END1 INT_R_X7Y2/IMUX27 INT_R_X7Y2/IMUX35 INT_R_X7Y2/NR1BEG1 INT_R_X7Y3/IMUX34 INT_R_X7Y3/NR1BEG1 INT_R_X7Y3/NR1END1 INT_R_X7Y4/IMUX19 INT_R_X7Y4/NR1END1 VBRK_X18Y3/VBRK_SE4C0 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y5/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y2/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X4Y6/INT_L.NE2END0->>NR1BEG0 INT_L_X4Y6/INT_L.NE2END0->>SE6BEG0 INT_L_X4Y7/INT_L.NR1END0->>IMUX_L33 INT_L_X4Y7/INT_L.NR1END0->>IMUX_L41 INT_L_X4Y7/INT_L.NR1END0->>IMUX_L9 INT_L_X6Y2/INT_L.SE6END0->>ER1BEG1 INT_L_X8Y2/INT_L.ER1END2->>IMUX_L44 INT_L_X8Y2/INT_L.ER1END2->>IMUX_L5 INT_L_X8Y2/INT_L.ER1END2->>NR1BEG2 INT_L_X8Y3/INT_L.NR1END2->>IMUX_L28 INT_L_X8Y3/INT_L.NR1END2->>NR1BEG2 INT_L_X8Y4/INT_L.NR1END2->>IMUX_L4 INT_R_X3Y5/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X3Y5/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X7Y2/INT_R.ER1END1->>ER1BEG2 INT_R_X7Y2/INT_R.ER1END1->>IMUX27 INT_R_X7Y2/INT_R.ER1END1->>IMUX35 INT_R_X7Y2/INT_R.ER1END1->>NR1BEG1 INT_R_X7Y3/INT_R.NR1END1->>IMUX34 INT_R_X7Y3/INT_R.NR1END1->>NR1BEG1 INT_R_X7Y4/INT_R.NR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_0_in[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_WW2A3 BRAM_L_X6Y0/BRAM_WL1END2_3 BRAM_L_X6Y0/BRAM_WW2A3_3 CLBLL_L_X4Y3/CLBLL_IMUX2 CLBLL_L_X4Y3/CLBLL_LL_A2 CLBLL_L_X4Y3/CLBLL_WL1END2 CLBLL_L_X4Y7/CLBLL_IMUX19 CLBLL_L_X4Y7/CLBLL_L_B2 CLBLM_L_X8Y4/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y4/CLBLM_L_AQ CLBLM_L_X8Y5/CLBLM_NW2A0 CLBLM_R_X3Y3/CLBLM_IMUX44 CLBLM_R_X3Y3/CLBLM_M_D4 CLBLM_R_X3Y3/CLBLM_WL1END2 CLBLM_R_X5Y3/CLBLM_IMUX44 CLBLM_R_X5Y3/CLBLM_M_D4 CLBLM_R_X5Y3/CLBLM_WL1END2 CLBLM_R_X5Y3/CLBLM_WW2A3 CLBLM_R_X5Y7/CLBLM_IMUX6 CLBLM_R_X5Y7/CLBLM_L_A1 CLBLM_R_X7Y4/CLBLM_IMUX10 CLBLM_R_X7Y4/CLBLM_L_A4 CLBLM_R_X7Y5/CLBLM_IMUX46 CLBLM_R_X7Y5/CLBLM_L_D5 CLBLM_R_X7Y5/CLBLM_NW2A0 INT_L_X4Y3/IMUX_L2 INT_L_X4Y3/SR1BEG_S0 INT_L_X4Y3/WL1BEG2 INT_L_X4Y3/WW2END3 INT_L_X4Y4/WW2END_N0_3 INT_L_X4Y6/NL1BEG2 INT_L_X4Y6/NW2END3 INT_L_X4Y7/IMUX_L19 INT_L_X4Y7/NL1END2 INT_L_X6Y3/WL1BEG2 INT_L_X6Y3/WL1END3 INT_L_X6Y3/WW2BEG3 INT_L_X6Y4/WL1END_N1_3 INT_L_X8Y4/LOGIC_OUTS_L0 INT_L_X8Y4/NW2BEG0 INT_L_X8Y5/NW2A0 INT_R_X3Y3/IMUX44 INT_R_X3Y3/WL1END2 INT_R_X5Y3/IMUX44 INT_R_X5Y3/NN2BEG3 INT_R_X5Y3/WL1END2 INT_R_X5Y3/WW2A3 INT_R_X5Y4/NN2A3 INT_R_X5Y5/NN2BEG3 INT_R_X5Y5/NN2END3 INT_R_X5Y5/NW2BEG3 INT_R_X5Y6/NN2A3 INT_R_X5Y6/NW2A3 INT_R_X5Y7/IMUX6 INT_R_X5Y7/NN2END3 INT_R_X7Y3/WL1BEG3 INT_R_X7Y4/IMUX10 INT_R_X7Y4/NW2END_S0_0 INT_R_X7Y4/SR1BEG_S0 INT_R_X7Y4/WL1BEG_N3 INT_R_X7Y5/IMUX46 INT_R_X7Y5/NL1BEG_N3 INT_R_X7Y5/NW2END0 VBRK_X18Y4/VBRK_WL1END2 VBRK_X18Y4/VBRK_WW2A3 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X8Y4/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y7/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X4Y3/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X4Y3/INT_L.WW2END3->>SR1BEG_S0 INT_L_X4Y3/INT_L.WW2END3->>WL1BEG2 INT_L_X4Y6/INT_L.NW2END3->>NL1BEG2 INT_L_X4Y7/INT_L.NL1END2->>IMUX_L19 INT_L_X6Y3/INT_L.WL1END3->>WL1BEG2 INT_L_X6Y3/INT_L.WL1END3->>WW2BEG3 INT_L_X8Y4/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X3Y3/INT_R.WL1END2->>IMUX44 INT_R_X5Y3/INT_R.WL1END2->>IMUX44 INT_R_X5Y3/INT_R.WL1END2->>NN2BEG3 INT_R_X5Y5/INT_R.NN2END3->>NN2BEG3 INT_R_X5Y5/INT_R.NN2END3->>NW2BEG3 INT_R_X5Y7/INT_R.NN2END3->>IMUX6 INT_R_X7Y4/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X7Y4/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y4/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X7Y5/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y5/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

p_2_in[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y0/BRAM_EE2BEG0_2 CLBLL_L_X4Y1/CLBLL_IMUX0 CLBLL_L_X4Y1/CLBLL_IMUX33 CLBLL_L_X4Y1/CLBLL_L_A3 CLBLL_L_X4Y1/CLBLL_L_C1 CLBLL_L_X4Y1/CLBLL_SE2A0 CLBLL_L_X4Y3/CLBLL_EE2BEG0 CLBLL_L_X4Y3/CLBLL_IMUX1 CLBLL_L_X4Y3/CLBLL_LL_A3 CLBLL_L_X4Y5/CLBLL_IMUX32 CLBLL_L_X4Y5/CLBLL_LL_C1 CLBLL_L_X4Y6/CLBLL_IMUX10 CLBLL_L_X4Y6/CLBLL_L_A4 CLBLM_R_X3Y1/CLBLM_SE2A0 CLBLM_R_X3Y3/CLBLM_EE2BEG0 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y3/CLBLM_M_AQ CLBLM_R_X5Y2/CLBLM_EE2BEG0 CLBLM_R_X5Y3/CLBLM_IMUX40 CLBLM_R_X5Y3/CLBLM_M_D1 CLBLM_R_X7Y4/CLBLM_IMUX0 CLBLM_R_X7Y4/CLBLM_L_A3 INT_L_X4Y1/IMUX_L0 INT_L_X4Y1/IMUX_L33 INT_L_X4Y1/NE2BEG0 INT_L_X4Y1/NN6BEG0 INT_L_X4Y1/SE2END0 INT_L_X4Y2/NE2A0 INT_L_X4Y2/NN6A0 INT_L_X4Y2/WR1END_S1_0 INT_L_X4Y3/EE2A0 INT_L_X4Y3/IMUX_L1 INT_L_X4Y3/NN6B0 INT_L_X4Y3/WR1END0 INT_L_X4Y4/NN6C0 INT_L_X4Y5/IMUX_L32 INT_L_X4Y5/NN6D0 INT_L_X4Y5/SL1END0 INT_L_X4Y6/IMUX_L10 INT_L_X4Y6/NN6E0 INT_L_X4Y6/NN6END_S1_0 INT_L_X4Y6/SL1BEG0 INT_L_X4Y6/SR1BEG_S0 INT_L_X4Y7/NN6END0 INT_L_X6Y2/EE2A0 INT_R_X3Y1/SE2A0 INT_R_X3Y2/SE2BEG0 INT_R_X3Y2/SL1END0 INT_R_X3Y3/EE2BEG0 INT_R_X3Y3/LOGIC_OUTS4 INT_R_X3Y3/SL1BEG0 INT_R_X5Y1/NE2END_S3_0 INT_R_X5Y2/EE2BEG0 INT_R_X5Y2/NE2END0 INT_R_X5Y2/NL1BEG_N3 INT_R_X5Y2/WR1BEG_S0 INT_R_X5Y3/EE2END0 INT_R_X5Y3/IMUX40 INT_R_X5Y3/WR1BEG0 INT_R_X7Y2/EE2END0 INT_R_X7Y2/NN2BEG0 INT_R_X7Y3/NN2A0 INT_R_X7Y3/NN2END_S2_0 INT_R_X7Y4/IMUX0 INT_R_X7Y4/NN2END0 VBRK_X18Y3/VBRK_EE2BEG0 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y1/INT_L.SE2END0->>IMUX_L0 INT_L_X4Y1/INT_L.SE2END0->>IMUX_L33 INT_L_X4Y1/INT_L.SE2END0->>NE2BEG0 INT_L_X4Y1/INT_L.SE2END0->>NN6BEG0 INT_L_X4Y3/INT_L.WR1END0->>IMUX_L1 INT_L_X4Y5/INT_L.SL1END0->>IMUX_L32 INT_L_X4Y6/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X4Y6/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X4Y6/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X3Y2/INT_R.SL1END0->>SE2BEG0 INT_R_X3Y3/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X3Y3/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X5Y2/INT_R.NE2END0->>EE2BEG0 INT_R_X5Y2/INT_R.NE2END0->>NL1BEG_N3 INT_R_X5Y2/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X5Y3/INT_R.EE2END0->>IMUX40 INT_R_X7Y2/INT_R.EE2END0->>NN2BEG0 INT_R_X7Y4/INT_R.NN2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_0_in[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_NW2A2 BRAM_L_X6Y0/BRAM_WW2END1_4 BRAM_L_X6Y5/BRAM_NW2A2_1 BRAM_L_X6Y5/BRAM_WW2A1_0 CLBLL_L_X4Y3/CLBLL_IMUX11 CLBLL_L_X4Y3/CLBLL_LL_A4 CLBLL_L_X4Y3/CLBLL_WW2END2 CLBLL_L_X4Y6/CLBLL_IMUX6 CLBLL_L_X4Y6/CLBLL_L_A1 CLBLL_L_X4Y7/CLBLL_IMUX13 CLBLL_L_X4Y7/CLBLL_L_B6 CLBLM_L_X8Y4/CLBLM_SW2A1 CLBLM_L_X8Y5/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y5/CLBLM_M_BQ CLBLM_R_X3Y3/CLBLM_IMUX45 CLBLM_R_X3Y3/CLBLM_M_D2 CLBLM_R_X3Y3/CLBLM_WW2END2 CLBLM_R_X5Y3/CLBLM_IMUX38 CLBLM_R_X5Y3/CLBLM_M_D3 CLBLM_R_X5Y4/CLBLM_IMUX19 CLBLM_R_X5Y4/CLBLM_IMUX3 CLBLM_R_X5Y4/CLBLM_L_A2 CLBLM_R_X5Y4/CLBLM_L_B2 CLBLM_R_X5Y4/CLBLM_WW2END1 CLBLM_R_X5Y5/CLBLM_WW2A1 CLBLM_R_X5Y6/CLBLM_IMUX3 CLBLM_R_X5Y6/CLBLM_L_A2 CLBLM_R_X5Y6/CLBLM_NW2A2 CLBLM_R_X7Y4/CLBLM_IMUX3 CLBLM_R_X7Y4/CLBLM_L_A2 CLBLM_R_X7Y4/CLBLM_SW2A1 CLBLM_R_X7Y5/CLBLM_IMUX26 CLBLM_R_X7Y5/CLBLM_L_B4 INT_L_X4Y3/IMUX_L11 INT_L_X4Y3/SS2END1 INT_L_X4Y3/WW2A2 INT_L_X4Y4/SS2A1 INT_L_X4Y5/NN2BEG2 INT_L_X4Y5/SS2BEG1 INT_L_X4Y5/WW2END1 INT_L_X4Y6/IMUX_L6 INT_L_X4Y6/NN2A2 INT_L_X4Y6/WR1END3 INT_L_X4Y7/IMUX_L13 INT_L_X4Y7/NN2END2 INT_L_X6Y4/WW2A1 INT_L_X6Y5/NW2BEG2 INT_L_X6Y5/WR1END2 INT_L_X6Y5/WW2BEG1 INT_L_X6Y6/NW2A2 INT_L_X8Y4/SW2A1 INT_L_X8Y5/LOGIC_OUTS_L5 INT_L_X8Y5/SW2BEG1 INT_R_X3Y3/IMUX45 INT_R_X3Y3/WW2END2 INT_R_X5Y3/IMUX38 INT_R_X5Y3/SR1END2 INT_R_X5Y3/WW2BEG2 INT_R_X5Y4/IMUX19 INT_R_X5Y4/IMUX3 INT_R_X5Y4/SR1BEG2 INT_R_X5Y4/WW2END1 INT_R_X5Y5/WW2A1 INT_R_X5Y6/IMUX3 INT_R_X5Y6/NW2END2 INT_R_X5Y6/WR1BEG3 INT_R_X7Y4/IMUX3 INT_R_X7Y4/NL1BEG1 INT_R_X7Y4/SW2END1 INT_R_X7Y4/WW2BEG1 INT_R_X7Y5/IMUX26 INT_R_X7Y5/NL1END1 INT_R_X7Y5/WR1BEG2 VBRK_X18Y5/VBRK_WW2END1 VBRK_X18Y6/VBRK_WW2A1 VBRK_X18Y7/VBRK_NW2A2 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X8Y5/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y3/INT_L.SS2END1->>IMUX_L11 INT_L_X4Y5/INT_L.WW2END1->>NN2BEG2 INT_L_X4Y5/INT_L.WW2END1->>SS2BEG1 INT_L_X4Y6/INT_L.WR1END3->>IMUX_L6 INT_L_X4Y7/INT_L.NN2END2->>IMUX_L13 INT_L_X6Y5/INT_L.WR1END2->>NW2BEG2 INT_L_X6Y5/INT_L.WR1END2->>WW2BEG1 INT_L_X8Y5/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X3Y3/INT_R.WW2END2->>IMUX45 INT_R_X5Y3/INT_R.SR1END2->>IMUX38 INT_R_X5Y3/INT_R.SR1END2->>WW2BEG2 INT_R_X5Y4/INT_R.WW2END1->>IMUX19 INT_R_X5Y4/INT_R.WW2END1->>IMUX3 INT_R_X5Y4/INT_R.WW2END1->>SR1BEG2 INT_R_X5Y6/INT_R.NW2END2->>IMUX3 INT_R_X5Y6/INT_R.NW2END2->>WR1BEG3 INT_R_X7Y4/INT_R.SW2END1->>IMUX3 INT_R_X7Y4/INT_R.SW2END1->>NL1BEG1 INT_R_X7Y4/INT_R.SW2END1->>WW2BEG1 INT_R_X7Y5/INT_R.NL1END1->>IMUX26 INT_R_X7Y5/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_0_in[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_WW2END2 BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_WW2A2 BRAM_L_X6Y0/BRAM_WW2END2_4 BRAM_L_X6Y5/BRAM_WW2A2_1 CLBLL_L_X4Y3/CLBLL_IMUX7 CLBLL_L_X4Y3/CLBLL_LL_A1 CLBLL_L_X4Y3/CLBLL_WW2END3 CLBLL_L_X4Y6/CLBLL_IMUX5 CLBLL_L_X4Y6/CLBLL_L_A6 CLBLL_L_X4Y7/CLBLL_IMUX25 CLBLL_L_X4Y7/CLBLL_L_B5 CLBLM_L_X8Y4/CLBLM_SW2A2 CLBLM_L_X8Y5/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y5/CLBLM_M_CQ CLBLM_L_X8Y5/CLBLM_WR1END3 CLBLM_R_X3Y3/CLBLM_IMUX47 CLBLM_R_X3Y3/CLBLM_M_D5 CLBLM_R_X3Y3/CLBLM_WW2END3 CLBLM_R_X5Y3/CLBLM_IMUX47 CLBLM_R_X5Y3/CLBLM_M_D5 CLBLM_R_X5Y4/CLBLM_IMUX0 CLBLM_R_X5Y4/CLBLM_IMUX13 CLBLM_R_X5Y4/CLBLM_L_A3 CLBLM_R_X5Y4/CLBLM_L_B6 CLBLM_R_X5Y4/CLBLM_WW2END2 CLBLM_R_X5Y6/CLBLM_IMUX10 CLBLM_R_X5Y6/CLBLM_L_A4 CLBLM_R_X5Y6/CLBLM_WW2A2 CLBLM_R_X7Y4/CLBLM_IMUX6 CLBLM_R_X7Y4/CLBLM_L_A1 CLBLM_R_X7Y4/CLBLM_SW2A2 CLBLM_R_X7Y5/CLBLM_IMUX23 CLBLM_R_X7Y5/CLBLM_L_C3 CLBLM_R_X7Y5/CLBLM_WR1END3 INT_L_X4Y3/IMUX_L7 INT_L_X4Y3/SS2END3 INT_L_X4Y3/WW2A3 INT_L_X4Y4/SS2A3 INT_L_X4Y4/SS2END_N0_3 INT_L_X4Y5/SR1END3 INT_L_X4Y5/SS2BEG3 INT_L_X4Y6/IMUX_L5 INT_L_X4Y6/SR1BEG3 INT_L_X4Y6/SR1END_N3_3 INT_L_X4Y6/WW2END2 INT_L_X4Y7/IMUX_L25 INT_L_X4Y7/NW2END1 INT_L_X6Y4/WW2A2 INT_L_X6Y6/NW2END3 INT_L_X6Y6/WW2BEG2 INT_L_X8Y4/SW2A2 INT_L_X8Y5/LOGIC_OUTS_L6 INT_L_X8Y5/SW2BEG2 INT_L_X8Y5/WR1BEG3 INT_R_X3Y3/IMUX47 INT_R_X3Y3/WW2END3 INT_R_X3Y4/WW2END_N0_3 INT_R_X5Y3/IMUX47 INT_R_X5Y3/SR1END3 INT_R_X5Y3/WW2BEG3 INT_R_X5Y4/IMUX0 INT_R_X5Y4/IMUX13 INT_R_X5Y4/NL1BEG2 INT_R_X5Y4/SR1BEG3 INT_R_X5Y4/SR1END_N3_3 INT_R_X5Y4/WW2END2 INT_R_X5Y5/NL1BEG1 INT_R_X5Y5/NL1END2 INT_R_X5Y6/IMUX10 INT_R_X5Y6/NL1END1 INT_R_X5Y6/NW2BEG1 INT_R_X5Y6/WW2A2 INT_R_X5Y7/NW2A1 INT_R_X7Y4/IMUX6 INT_R_X7Y4/SW2END2 INT_R_X7Y4/WW2BEG2 INT_R_X7Y5/IMUX23 INT_R_X7Y5/NW2BEG3 INT_R_X7Y5/WR1END3 INT_R_X7Y6/NW2A3 VBRK_X18Y5/VBRK_WW2END2 VBRK_X18Y7/VBRK_WW2A2 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X8Y5/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X4Y3/INT_L.SS2END3->>IMUX_L7 INT_L_X4Y5/INT_L.SR1END3->>SS2BEG3 INT_L_X4Y6/INT_L.WW2END2->>IMUX_L5 INT_L_X4Y6/INT_L.WW2END2->>SR1BEG3 INT_L_X4Y7/INT_L.NW2END1->>IMUX_L25 INT_L_X6Y6/INT_L.NW2END3->>WW2BEG2 INT_L_X8Y5/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X8Y5/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X3Y3/INT_R.WW2END3->>IMUX47 INT_R_X5Y3/INT_R.SR1END3->>IMUX47 INT_R_X5Y3/INT_R.SR1END3->>WW2BEG3 INT_R_X5Y4/INT_R.SR1END_N3_3->>IMUX0 INT_R_X5Y4/INT_R.WW2END2->>IMUX13 INT_R_X5Y4/INT_R.WW2END2->>NL1BEG2 INT_R_X5Y4/INT_R.WW2END2->>SR1BEG3 INT_R_X5Y5/INT_R.NL1END2->>NL1BEG1 INT_R_X5Y6/INT_R.NL1END1->>IMUX10 INT_R_X5Y6/INT_R.NL1END1->>NW2BEG1 INT_R_X7Y4/INT_R.SW2END2->>IMUX6 INT_R_X7Y4/INT_R.SW2END2->>WW2BEG2 INT_R_X7Y5/INT_R.WR1END3->>IMUX23 INT_R_X7Y5/INT_R.WR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

r[spio][mosi]_i_12_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_SE4BEG0 BRAM_L_X6Y5/BRAM_SE4BEG0_2 CLBLM_L_X8Y4/CLBLM_IMUX1 CLBLM_L_X8Y4/CLBLM_M_A3 CLBLM_L_X8Y4/CLBLM_NE2A0 CLBLM_R_X5Y7/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y7/CLBLM_L_A CLBLM_R_X5Y7/CLBLM_SE4BEG0 CLBLM_R_X7Y4/CLBLM_IMUX25 CLBLM_R_X7Y4/CLBLM_IMUX9 CLBLM_R_X7Y4/CLBLM_L_A5 CLBLM_R_X7Y4/CLBLM_L_B5 CLBLM_R_X7Y4/CLBLM_NE2A0 INT_L_X6Y3/SE6E0 INT_L_X6Y4/SE6D0 INT_L_X6Y5/SE6C0 INT_L_X6Y6/SE6B0 INT_L_X6Y7/SE6A0 INT_L_X8Y3/NE2END_S3_0 INT_L_X8Y4/IMUX_L1 INT_L_X8Y4/NE2END0 INT_R_X5Y7/LOGIC_OUTS8 INT_R_X5Y7/SE6BEG0 INT_R_X7Y3/NE2BEG0 INT_R_X7Y3/NR1BEG0 INT_R_X7Y3/SE6END0 INT_R_X7Y4/IMUX25 INT_R_X7Y4/IMUX9 INT_R_X7Y4/NE2A0 INT_R_X7Y4/NR1END0 VBRK_X18Y8/VBRK_SE4BEG0 
pips: CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y7/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y4/INT_L.NE2END0->>IMUX_L1 INT_R_X5Y7/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X7Y3/INT_R.SE6END0->>NE2BEG0 INT_R_X7Y3/INT_R.SE6END0->>NR1BEG0 INT_R_X7Y4/INT_R.NR1END0->>IMUX25 INT_R_X7Y4/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[spimstate]0 - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y0/BRAM_EE2BEG3_4 CLBLL_L_X2Y3/CLBLL_CTRL0 CLBLL_L_X2Y3/CLBLL_L_SR CLBLL_L_X2Y7/CLBLL_CTRL0 CLBLL_L_X2Y7/CLBLL_CTRL1 CLBLL_L_X2Y7/CLBLL_LL_SR CLBLL_L_X2Y7/CLBLL_L_SR CLBLL_L_X2Y8/CLBLL_CTRL0 CLBLL_L_X2Y8/CLBLL_L_SR CLBLL_L_X4Y1/CLBLL_CTRL0 CLBLL_L_X4Y1/CLBLL_L_SR CLBLL_L_X4Y2/CLBLL_CTRL0 CLBLL_L_X4Y2/CLBLL_L_SR CLBLL_L_X4Y2/CLBLL_WW2END1 CLBLL_L_X4Y3/CLBLL_CTRL1 CLBLL_L_X4Y3/CLBLL_IMUX5 CLBLL_L_X4Y3/CLBLL_LL_SR CLBLL_L_X4Y3/CLBLL_L_A6 CLBLL_L_X4Y3/CLBLL_WW2END1 CLBLL_L_X4Y4/CLBLL_CTRL1 CLBLL_L_X4Y4/CLBLL_LL_SR CLBLL_L_X4Y4/CLBLL_WR1END3 CLBLL_L_X4Y8/CLBLL_CTRL0 CLBLL_L_X4Y8/CLBLL_CTRL1 CLBLL_L_X4Y8/CLBLL_ER1BEG2 CLBLL_L_X4Y8/CLBLL_LL_SR CLBLL_L_X4Y8/CLBLL_L_SR CLBLM_L_X8Y6/CLBLM_CTRL1 CLBLM_L_X8Y6/CLBLM_M_SR CLBLM_L_X8Y7/CLBLM_NE2A3 CLBLM_L_X8Y8/CLBLM_NW2A3 CLBLM_R_X3Y1/CLBLM_CTRL0 CLBLM_R_X3Y1/CLBLM_CTRL1 CLBLM_R_X3Y1/CLBLM_L_SR CLBLM_R_X3Y1/CLBLM_M_SR CLBLM_R_X3Y2/CLBLM_CTRL1 CLBLM_R_X3Y2/CLBLM_M_SR CLBLM_R_X3Y2/CLBLM_WW2END1 CLBLM_R_X3Y3/CLBLM_CTRL0 CLBLM_R_X3Y3/CLBLM_CTRL1 CLBLM_R_X3Y3/CLBLM_L_SR CLBLM_R_X3Y3/CLBLM_M_SR CLBLM_R_X3Y3/CLBLM_WW2END1 CLBLM_R_X3Y4/CLBLM_CTRL0 CLBLM_R_X3Y4/CLBLM_L_SR CLBLM_R_X3Y4/CLBLM_WR1END3 CLBLM_R_X3Y5/CLBLM_CTRL0 CLBLM_R_X3Y5/CLBLM_L_SR CLBLM_R_X3Y7/CLBLM_CTRL0 CLBLM_R_X3Y7/CLBLM_L_SR CLBLM_R_X3Y8/CLBLM_CTRL0 CLBLM_R_X3Y8/CLBLM_CTRL1 CLBLM_R_X3Y8/CLBLM_ER1BEG2 CLBLM_R_X3Y8/CLBLM_L_SR CLBLM_R_X3Y8/CLBLM_M_SR CLBLM_R_X5Y1/CLBLM_CTRL0 CLBLM_R_X5Y1/CLBLM_CTRL1 CLBLM_R_X5Y1/CLBLM_L_SR CLBLM_R_X5Y1/CLBLM_M_SR CLBLM_R_X5Y2/CLBLM_CTRL0 CLBLM_R_X5Y2/CLBLM_L_SR CLBLM_R_X5Y3/CLBLM_CTRL1 CLBLM_R_X5Y3/CLBLM_IMUX19 CLBLM_R_X5Y3/CLBLM_L_B2 CLBLM_R_X5Y3/CLBLM_M_SR CLBLM_R_X5Y4/CLBLM_EE2BEG3 CLBLM_R_X5Y4/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y4/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y4/CLBLM_M_D CLBLM_R_X5Y4/CLBLM_M_DMUX CLBLM_R_X7Y6/CLBLM_CTRL0 CLBLM_R_X7Y6/CLBLM_L_SR CLBLM_R_X7Y7/CLBLM_NE2A3 CLBLM_R_X7Y8/CLBLM_CTRL0 CLBLM_R_X7Y8/CLBLM_L_SR CLBLM_R_X7Y8/CLBLM_NW2A3 INT_L_X2Y3/CTRL_L0 INT_L_X2Y3/SR1END2 INT_L_X2Y4/NN2BEG2 INT_L_X2Y4/SR1BEG2 INT_L_X2Y4/WR1END2 INT_L_X2Y5/NN2A2 INT_L_X2Y6/NN2END2 INT_L_X2Y6/NR1BEG2 INT_L_X2Y7/CTRL_L0 INT_L_X2Y7/CTRL_L1 INT_L_X2Y7/NR1BEG2 INT_L_X2Y7/NR1END2 INT_L_X2Y8/CTRL_L0 INT_L_X2Y8/EL1BEG1 INT_L_X2Y8/NR1END2 INT_L_X4Y1/CTRL_L0 INT_L_X4Y1/SR1END2 INT_L_X4Y2/CTRL_L0 INT_L_X4Y2/SL1END1 INT_L_X4Y2/SR1BEG2 INT_L_X4Y2/SR1END2 INT_L_X4Y2/WW2A1 INT_L_X4Y3/CTRL_L1 INT_L_X4Y3/FAN_ALT1 INT_L_X4Y3/FAN_BOUNCE1 INT_L_X4Y3/IMUX_L5 INT_L_X4Y3/SL1BEG1 INT_L_X4Y3/SR1BEG2 INT_L_X4Y3/SR1END1 INT_L_X4Y3/WL1END2 INT_L_X4Y3/WW2A1 INT_L_X4Y4/CTRL_L1 INT_L_X4Y4/SR1BEG1 INT_L_X4Y4/WL1END0 INT_L_X4Y4/WR1BEG3 INT_L_X4Y4/WR1END2 INT_L_X4Y8/CTRL_L0 INT_L_X4Y8/CTRL_L1 INT_L_X4Y8/ER1END2 INT_L_X6Y4/EE2A3 INT_L_X8Y6/CTRL_L1 INT_L_X8Y6/FAN_ALT1 INT_L_X8Y6/FAN_BOUNCE1 INT_L_X8Y6/SL1END3 INT_L_X8Y7/NE2END3 INT_L_X8Y7/NW2BEG3 INT_L_X8Y7/SL1BEG3 INT_L_X8Y8/NW2A3 INT_R_X3Y1/CTRL0 INT_R_X3Y1/CTRL1 INT_R_X3Y1/SR1END2 INT_R_X3Y2/CTRL1 INT_R_X3Y2/SR1BEG2 INT_R_X3Y2/SR1END2 INT_R_X3Y2/WW2END1 INT_R_X3Y3/BYP_ALT2 INT_R_X3Y3/BYP_BOUNCE2 INT_R_X3Y3/CTRL0 INT_R_X3Y3/CTRL1 INT_R_X3Y3/FAN_ALT1 INT_R_X3Y3/FAN_BOUNCE1 INT_R_X3Y3/NL1BEG1 INT_R_X3Y3/SR1BEG2 INT_R_X3Y3/WW2END1 INT_R_X3Y4/BYP_ALT4 INT_R_X3Y4/BYP_BOUNCE4 INT_R_X3Y4/BYP_BOUNCE_N3_2 INT_R_X3Y4/CTRL0 INT_R_X3Y4/NL1BEG2 INT_R_X3Y4/NL1END1 INT_R_X3Y4/NR1BEG1 INT_R_X3Y4/WR1BEG2 INT_R_X3Y4/WR1END3 INT_R_X3Y5/CTRL0 INT_R_X3Y5/GFAN0 INT_R_X3Y5/NL1END2 INT_R_X3Y5/NR1BEG2 INT_R_X3Y5/NR1END1 INT_R_X3Y6/NR1BEG2 INT_R_X3Y6/NR1END2 INT_R_X3Y7/CTRL0 INT_R_X3Y7/NR1END2 INT_R_X3Y8/BYP_ALT1 INT_R_X3Y8/BYP_BOUNCE1 INT_R_X3Y8/CTRL0 INT_R_X3Y8/CTRL1 INT_R_X3Y8/EL1END1 INT_R_X3Y8/ER1BEG2 INT_R_X3Y8/GFAN0 INT_R_X5Y1/CTRL0 INT_R_X5Y1/CTRL1 INT_R_X5Y1/SR1END2 INT_R_X5Y2/CTRL0 INT_R_X5Y2/SL1END1 INT_R_X5Y2/SR1BEG2 INT_R_X5Y2/SR1END2 INT_R_X5Y2/WW2BEG1 INT_R_X5Y3/CTRL1 INT_R_X5Y3/FAN_ALT1 INT_R_X5Y3/FAN_BOUNCE1 INT_R_X5Y3/IMUX19 INT_R_X5Y3/SL1BEG1 INT_R_X5Y3/SL1END1 INT_R_X5Y3/SL1END3 INT_R_X5Y3/SR1BEG2 INT_R_X5Y3/WL1BEG2 INT_R_X5Y3/WW2BEG1 INT_R_X5Y4/EE2BEG3 INT_R_X5Y4/LOGIC_OUTS15 INT_R_X5Y4/LOGIC_OUTS23 INT_R_X5Y4/SL1BEG1 INT_R_X5Y4/SL1BEG3 INT_R_X5Y4/WL1BEG0 INT_R_X5Y4/WR1BEG2 INT_R_X7Y4/EE2END3 INT_R_X7Y4/NN2BEG3 INT_R_X7Y5/NN2A3 INT_R_X7Y6/CTRL0 INT_R_X7Y6/FAN_ALT1 INT_R_X7Y6/FAN_BOUNCE1 INT_R_X7Y6/NE2BEG3 INT_R_X7Y6/NN2END3 INT_R_X7Y7/NE2A3 INT_R_X7Y8/CTRL0 INT_R_X7Y8/FAN_ALT1 INT_R_X7Y8/FAN_BOUNCE1 INT_R_X7Y8/NW2END3 VBRK_X18Y5/VBRK_EE2BEG3 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X2Y7/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X2Y7/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X2Y8/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y1/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y2/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y3/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y4/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y8/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y8/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X8Y6/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y1/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y1/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y2/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y3/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y3/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X3Y4/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y5/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y7/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y8/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y8/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y1/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y1/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y2/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y3/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y4/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X5Y4/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y4/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y6/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y8/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X2Y3/INT_L.SR1END2->>CTRL_L0 INT_L_X2Y4/INT_L.WR1END2->>NN2BEG2 INT_L_X2Y4/INT_L.WR1END2->>SR1BEG2 INT_L_X2Y6/INT_L.NN2END2->>NR1BEG2 INT_L_X2Y7/INT_L.NR1END2->>CTRL_L0 INT_L_X2Y7/INT_L.NR1END2->>CTRL_L1 INT_L_X2Y7/INT_L.NR1END2->>NR1BEG2 INT_L_X2Y8/INT_L.NR1END2->>CTRL_L0 INT_L_X2Y8/INT_L.NR1END2->>EL1BEG1 INT_L_X4Y1/INT_L.SR1END2->>CTRL_L0 INT_L_X4Y2/INT_L.SL1END1->>SR1BEG2 INT_L_X4Y2/INT_L.SR1END2->>CTRL_L0 INT_L_X4Y3/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y3/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X4Y3/INT_L.SR1END1->>SL1BEG1 INT_L_X4Y3/INT_L.SR1END1->>SR1BEG2 INT_L_X4Y3/INT_L.WL1END2->>FAN_ALT1 INT_L_X4Y3/INT_L.WL1END2->>IMUX_L5 INT_L_X4Y4/INT_L.WL1END0->>SR1BEG1 INT_L_X4Y4/INT_L.WR1END2->>CTRL_L1 INT_L_X4Y4/INT_L.WR1END2->>WR1BEG3 INT_L_X4Y8/INT_L.ER1END2->>CTRL_L0 INT_L_X4Y8/INT_L.ER1END2->>CTRL_L1 INT_L_X8Y6/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y6/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X8Y6/INT_L.SL1END3->>FAN_ALT1 INT_L_X8Y7/INT_L.NE2END3->>NW2BEG3 INT_L_X8Y7/INT_L.NE2END3->>SL1BEG3 INT_R_X3Y1/INT_R.SR1END2->>CTRL0 INT_R_X3Y1/INT_R.SR1END2->>CTRL1 INT_R_X3Y2/INT_R.SR1END2->>CTRL1 INT_R_X3Y2/INT_R.WW2END1->>SR1BEG2 INT_R_X3Y3/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y3/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X3Y3/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y3/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X3Y3/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X3Y3/INT_R.WW2END1->>BYP_ALT2 INT_R_X3Y3/INT_R.WW2END1->>NL1BEG1 INT_R_X3Y3/INT_R.WW2END1->>SR1BEG2 INT_R_X3Y4/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y4/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X3Y4/INT_R.NL1END1->>BYP_ALT4 INT_R_X3Y4/INT_R.NL1END1->>NR1BEG1 INT_R_X3Y4/INT_R.NL1END1->>WR1BEG2 INT_R_X3Y4/INT_R.WR1END3->>NL1BEG2 INT_R_X3Y5/INT_R.GFAN0->>CTRL0 INT_R_X3Y5/INT_R.NL1END2->>NR1BEG2 INT_R_X3Y5/INT_R.NR1END1->>GFAN0 INT_R_X3Y6/INT_R.NR1END2->>NR1BEG2 INT_R_X3Y7/INT_R.NR1END2->>CTRL0 INT_R_X3Y8/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y8/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X3Y8/INT_R.EL1END1->>BYP_ALT1 INT_R_X3Y8/INT_R.EL1END1->>ER1BEG2 INT_R_X3Y8/INT_R.GFAN0->>CTRL0 INT_R_X3Y8/INT_R.GFAN0->>CTRL1 INT_R_X5Y1/INT_R.SR1END2->>CTRL0 INT_R_X5Y1/INT_R.SR1END2->>CTRL1 INT_R_X5Y2/INT_R.SL1END1->>SR1BEG2 INT_R_X5Y2/INT_R.SL1END1->>WW2BEG1 INT_R_X5Y2/INT_R.SR1END2->>CTRL0 INT_R_X5Y3/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y3/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X5Y3/INT_R.SL1END1->>IMUX19 INT_R_X5Y3/INT_R.SL1END1->>SL1BEG1 INT_R_X5Y3/INT_R.SL1END1->>SR1BEG2 INT_R_X5Y3/INT_R.SL1END1->>WW2BEG1 INT_R_X5Y3/INT_R.SL1END3->>FAN_ALT1 INT_R_X5Y3/INT_R.SL1END3->>WL1BEG2 INT_R_X5Y4/INT_R.LOGIC_OUTS15->>EE2BEG3 INT_R_X5Y4/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X5Y4/INT_R.LOGIC_OUTS23->>SL1BEG1 INT_R_X5Y4/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X5Y4/INT_R.LOGIC_OUTS23->>WR1BEG2 INT_R_X7Y4/INT_R.EE2END3->>NN2BEG3 INT_R_X7Y6/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y6/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X7Y6/INT_R.NN2END3->>FAN_ALT1 INT_R_X7Y6/INT_R.NN2END3->>NE2BEG3 INT_R_X7Y8/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y8/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X7Y8/INT_R.NW2END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 67, 

r_reg[rrdata]__0[0] - 
wires: CLBLL_L_X4Y5/CLBLL_WL1END3 CLBLL_L_X4Y6/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y6/CLBLL_L_AQ CLBLM_R_X3Y5/CLBLM_WL1END3 CLBLM_R_X3Y7/CLBLM_IMUX6 CLBLM_R_X3Y7/CLBLM_L_A1 INT_L_X4Y5/WL1BEG3 INT_L_X4Y6/LOGIC_OUTS_L0 INT_L_X4Y6/WL1BEG_N3 INT_R_X3Y5/WL1END3 INT_R_X3Y6/NL1BEG_N3 INT_R_X3Y6/NR1BEG3 INT_R_X3Y6/WL1END_N1_3 INT_R_X3Y7/IMUX6 INT_R_X3Y7/NR1END3 
pips: CLBLL_L_X4Y6/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X3Y7/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y6/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X3Y6/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X3Y6/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X3Y7/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in40_in - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y5/BRAM_EE2BEG2_2 CLBLL_L_X2Y7/CLBLL_IMUX16 CLBLL_L_X2Y7/CLBLL_IMUX24 CLBLL_L_X2Y7/CLBLL_IMUX9 CLBLL_L_X2Y7/CLBLL_LL_B5 CLBLL_L_X2Y7/CLBLL_L_A5 CLBLL_L_X2Y7/CLBLL_L_B3 CLBLL_L_X2Y8/CLBLL_IMUX10 CLBLL_L_X2Y8/CLBLL_IMUX18 CLBLL_L_X2Y8/CLBLL_IMUX2 CLBLL_L_X2Y8/CLBLL_LL_A2 CLBLL_L_X2Y8/CLBLL_LL_B2 CLBLL_L_X2Y8/CLBLL_L_A4 CLBLL_L_X2Y9/CLBLL_IMUX0 CLBLL_L_X2Y9/CLBLL_L_A3 CLBLL_L_X4Y4/CLBLL_IMUX1 CLBLL_L_X4Y4/CLBLL_LL_A3 CLBLL_L_X4Y4/CLBLL_LL_AQ CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y7/CLBLL_IMUX30 CLBLL_L_X4Y7/CLBLL_IMUX37 CLBLL_L_X4Y7/CLBLL_IMUX5 CLBLL_L_X4Y7/CLBLL_L_A6 CLBLL_L_X4Y7/CLBLL_L_C5 CLBLL_L_X4Y7/CLBLL_L_D4 CLBLL_L_X4Y7/CLBLL_WR1END1 CLBLL_L_X4Y8/CLBLL_IMUX20 CLBLL_L_X4Y8/CLBLL_IMUX36 CLBLL_L_X4Y8/CLBLL_L_C2 CLBLL_L_X4Y8/CLBLL_L_D2 CLBLL_L_X4Y8/CLBLL_WR1END3 CLBLM_L_X8Y4/CLBLM_IMUX15 CLBLM_L_X8Y4/CLBLM_M_B1 CLBLM_L_X8Y6/CLBLM_ER1BEG3 CLBLM_L_X8Y6/CLBLM_IMUX13 CLBLM_L_X8Y6/CLBLM_IMUX28 CLBLM_L_X8Y6/CLBLM_IMUX5 CLBLM_L_X8Y6/CLBLM_L_A6 CLBLM_L_X8Y6/CLBLM_L_B6 CLBLM_L_X8Y6/CLBLM_M_C4 CLBLM_L_X8Y6/CLBLM_SE2A2 CLBLM_L_X8Y7/CLBLM_IMUX0 CLBLM_L_X8Y7/CLBLM_L_A3 CLBLM_L_X8Y8/CLBLM_IMUX12 CLBLM_L_X8Y8/CLBLM_IMUX13 CLBLM_L_X8Y8/CLBLM_IMUX20 CLBLM_L_X8Y8/CLBLM_IMUX36 CLBLM_L_X8Y8/CLBLM_IMUX4 CLBLM_L_X8Y8/CLBLM_IMUX5 CLBLM_L_X8Y8/CLBLM_L_A6 CLBLM_L_X8Y8/CLBLM_L_B6 CLBLM_L_X8Y8/CLBLM_L_C2 CLBLM_L_X8Y8/CLBLM_L_D2 CLBLM_L_X8Y8/CLBLM_M_A6 CLBLM_L_X8Y8/CLBLM_M_B6 CLBLM_L_X8Y8/CLBLM_NE2A2 CLBLM_R_X3Y7/CLBLM_IMUX25 CLBLM_R_X3Y7/CLBLM_IMUX3 CLBLM_R_X3Y7/CLBLM_L_A2 CLBLM_R_X3Y7/CLBLM_L_B5 CLBLM_R_X3Y7/CLBLM_WR1END1 CLBLM_R_X3Y8/CLBLM_IMUX14 CLBLM_R_X3Y8/CLBLM_IMUX15 CLBLM_R_X3Y8/CLBLM_IMUX6 CLBLM_R_X3Y8/CLBLM_L_A1 CLBLM_R_X3Y8/CLBLM_L_B1 CLBLM_R_X3Y8/CLBLM_M_B1 CLBLM_R_X3Y8/CLBLM_WR1END3 CLBLM_R_X3Y9/CLBLM_IMUX11 CLBLM_R_X3Y9/CLBLM_IMUX3 CLBLM_R_X3Y9/CLBLM_L_A2 CLBLM_R_X3Y9/CLBLM_M_A4 CLBLM_R_X5Y7/CLBLM_EE2BEG2 CLBLM_R_X7Y6/CLBLM_ER1BEG3 CLBLM_R_X7Y6/CLBLM_IMUX13 CLBLM_R_X7Y6/CLBLM_IMUX21 CLBLM_R_X7Y6/CLBLM_L_B6 CLBLM_R_X7Y6/CLBLM_L_C4 CLBLM_R_X7Y6/CLBLM_SE2A2 CLBLM_R_X7Y7/CLBLM_IMUX13 CLBLM_R_X7Y7/CLBLM_IMUX5 CLBLM_R_X7Y7/CLBLM_L_A6 CLBLM_R_X7Y7/CLBLM_L_B6 CLBLM_R_X7Y8/CLBLM_NE2A2 INT_L_X2Y7/IMUX_L16 INT_L_X2Y7/IMUX_L24 INT_L_X2Y7/IMUX_L9 INT_L_X2Y7/SL1END0 INT_L_X2Y8/IMUX_L10 INT_L_X2Y8/IMUX_L18 INT_L_X2Y8/IMUX_L2 INT_L_X2Y8/SL1BEG0 INT_L_X2Y8/SR1BEG_S0 INT_L_X2Y8/WR1END_S1_0 INT_L_X2Y9/IMUX_L0 INT_L_X2Y9/WR1END0 INT_L_X4Y4/IMUX_L1 INT_L_X4Y4/LOGIC_OUTS_L4 INT_L_X4Y4/NR1BEG0 INT_L_X4Y5/NN2BEG0 INT_L_X4Y5/NR1END0 INT_L_X4Y6/NN2A0 INT_L_X4Y6/NN2END_S2_0 INT_L_X4Y7/EL1BEG2 INT_L_X4Y7/IMUX_L30 INT_L_X4Y7/IMUX_L37 INT_L_X4Y7/IMUX_L5 INT_L_X4Y7/NL1BEG2 INT_L_X4Y7/NL1BEG_N3 INT_L_X4Y7/NN2END0 INT_L_X4Y7/WR1BEG1 INT_L_X4Y8/IMUX_L20 INT_L_X4Y8/IMUX_L36 INT_L_X4Y8/NL1END2 INT_L_X4Y8/WR1BEG3 INT_L_X6Y7/EE2A2 INT_L_X8Y4/IMUX_L15 INT_L_X8Y4/SS2END3 INT_L_X8Y5/SS2A3 INT_L_X8Y5/SS2END_N0_3 INT_L_X8Y6/ER1END3 INT_L_X8Y6/IMUX_L13 INT_L_X8Y6/IMUX_L28 INT_L_X8Y6/IMUX_L5 INT_L_X8Y6/SE2END2 INT_L_X8Y6/SS2BEG3 INT_L_X8Y7/ER1END_N3_3 INT_L_X8Y7/IMUX_L0 INT_L_X8Y8/IMUX_L12 INT_L_X8Y8/IMUX_L13 INT_L_X8Y8/IMUX_L20 INT_L_X8Y8/IMUX_L36 INT_L_X8Y8/IMUX_L4 INT_L_X8Y8/IMUX_L5 INT_L_X8Y8/NE2END2 INT_R_X3Y7/IMUX25 INT_R_X3Y7/IMUX3 INT_R_X3Y7/WR1END1 INT_R_X3Y8/IMUX14 INT_R_X3Y8/IMUX15 INT_R_X3Y8/IMUX6 INT_R_X3Y8/NL1BEG2 INT_R_X3Y8/WR1BEG_S0 INT_R_X3Y8/WR1END3 INT_R_X3Y9/IMUX11 INT_R_X3Y9/IMUX3 INT_R_X3Y9/NL1END2 INT_R_X3Y9/WR1BEG0 INT_R_X5Y7/EE2BEG2 INT_R_X5Y7/EL1END2 INT_R_X7Y6/ER1BEG3 INT_R_X7Y6/IMUX13 INT_R_X7Y6/IMUX21 INT_R_X7Y6/SE2A2 INT_R_X7Y6/SL1END2 INT_R_X7Y7/EE2END2 INT_R_X7Y7/IMUX13 INT_R_X7Y7/IMUX5 INT_R_X7Y7/NE2BEG2 INT_R_X7Y7/SE2BEG2 INT_R_X7Y7/SL1BEG2 INT_R_X7Y8/NE2A2 VBRK_X18Y8/VBRK_EE2BEG2 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X2Y8/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y8/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X2Y8/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X2Y9/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y4/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y7/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y7/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y7/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y9/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y9/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X2Y7/INT_L.SL1END0->>IMUX_L16 INT_L_X2Y7/INT_L.SL1END0->>IMUX_L24 INT_L_X2Y7/INT_L.SL1END0->>IMUX_L9 INT_L_X2Y8/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X2Y8/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X2Y8/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X2Y8/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X2Y8/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X2Y9/INT_L.WR1END0->>IMUX_L0 INT_L_X4Y4/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X4Y4/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X4Y5/INT_L.NR1END0->>NN2BEG0 INT_L_X4Y7/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X4Y7/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X4Y7/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X4Y7/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X4Y7/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X4Y7/INT_L.NN2END0->>NL1BEG_N3 INT_L_X4Y7/INT_L.NN2END0->>WR1BEG1 INT_L_X4Y8/INT_L.NL1END2->>IMUX_L20 INT_L_X4Y8/INT_L.NL1END2->>IMUX_L36 INT_L_X4Y8/INT_L.NL1END2->>WR1BEG3 INT_L_X8Y4/INT_L.SS2END3->>IMUX_L15 INT_L_X8Y6/INT_L.ER1END3->>SS2BEG3 INT_L_X8Y6/INT_L.SE2END2->>IMUX_L13 INT_L_X8Y6/INT_L.SE2END2->>IMUX_L28 INT_L_X8Y6/INT_L.SE2END2->>IMUX_L5 INT_L_X8Y7/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X8Y8/INT_L.NE2END2->>IMUX_L12 INT_L_X8Y8/INT_L.NE2END2->>IMUX_L13 INT_L_X8Y8/INT_L.NE2END2->>IMUX_L20 INT_L_X8Y8/INT_L.NE2END2->>IMUX_L36 INT_L_X8Y8/INT_L.NE2END2->>IMUX_L4 INT_L_X8Y8/INT_L.NE2END2->>IMUX_L5 INT_R_X3Y7/INT_R.WR1END1->>IMUX25 INT_R_X3Y7/INT_R.WR1END1->>IMUX3 INT_R_X3Y8/INT_R.WR1END3->>IMUX14 INT_R_X3Y8/INT_R.WR1END3->>IMUX15 INT_R_X3Y8/INT_R.WR1END3->>IMUX6 INT_R_X3Y8/INT_R.WR1END3->>NL1BEG2 INT_R_X3Y8/INT_R.WR1END3->>WR1BEG_S0 INT_R_X3Y9/INT_R.NL1END2->>IMUX11 INT_R_X3Y9/INT_R.NL1END2->>IMUX3 INT_R_X5Y7/INT_R.EL1END2->>EE2BEG2 INT_R_X7Y6/INT_R.SL1END2->>ER1BEG3 INT_R_X7Y6/INT_R.SL1END2->>IMUX13 INT_R_X7Y6/INT_R.SL1END2->>IMUX21 INT_R_X7Y7/INT_R.EE2END2->>IMUX13 INT_R_X7Y7/INT_R.EE2END2->>IMUX5 INT_R_X7Y7/INT_R.EE2END2->>NE2BEG2 INT_R_X7Y7/INT_R.EE2END2->>SE2BEG2 INT_R_X7Y7/INT_R.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

r_reg[frdata]__0[0] - 
wires: CLBLM_R_X3Y7/CLBLM_IMUX0 CLBLM_R_X3Y7/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y7/CLBLM_L_A3 CLBLM_R_X3Y7/CLBLM_L_AQ INT_R_X3Y7/IMUX0 INT_R_X3Y7/LOGIC_OUTS0 
pips: CLBLM_R_X3Y7/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y7/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y7/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[10] - 
wires: CLBLM_L_X8Y6/CLBLM_IMUX9 CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y6/CLBLM_L_A5 CLBLM_L_X8Y6/CLBLM_M_AQ INT_L_X8Y6/IMUX_L9 INT_L_X8Y6/LOGIC_OUTS_L4 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y6/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y6/INT_L.LOGIC_OUTS_L4->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[11] - 
wires: CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y6/CLBLM_M_BQ CLBLM_L_X8Y8/CLBLM_IMUX11 CLBLM_L_X8Y8/CLBLM_M_A4 INT_L_X8Y6/LOGIC_OUTS_L5 INT_L_X8Y6/NN2BEG1 INT_L_X8Y7/NN2A1 INT_L_X8Y8/IMUX_L11 INT_L_X8Y8/NN2END1 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X8Y6/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X8Y8/INT_L.NN2END1->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[12] - 
wires: CLBLM_L_X8Y8/CLBLM_IMUX0 CLBLM_L_X8Y8/CLBLM_L_A3 CLBLM_L_X8Y9/CLBLM_NE2A0 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y8/CLBLM_L_AQ CLBLM_R_X7Y9/CLBLM_NE2A0 INT_L_X8Y8/IMUX_L0 INT_L_X8Y8/NE2END_S3_0 INT_L_X8Y8/SL1END0 INT_L_X8Y9/NE2END0 INT_L_X8Y9/SL1BEG0 INT_R_X7Y8/LOGIC_OUTS0 INT_R_X7Y8/NE2BEG0 INT_R_X7Y9/NE2A0 
pips: CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y8/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y8/INT_L.SL1END0->>IMUX_L0 INT_L_X8Y9/INT_L.NE2END0->>SL1BEG0 INT_R_X7Y8/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[13] - 
wires: CLBLL_L_X4Y8/CLBLL_LL_AQ CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y8/CLBLL_WR1END1 CLBLM_R_X3Y8/CLBLM_IMUX19 CLBLM_R_X3Y8/CLBLM_L_B2 CLBLM_R_X3Y8/CLBLM_WR1END1 INT_L_X4Y8/LOGIC_OUTS_L4 INT_L_X4Y8/WR1BEG1 INT_R_X3Y8/IMUX19 INT_R_X3Y8/WR1END1 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X4Y8/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X3Y8/INT_R.WR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[14] - 
wires: CLBLL_L_X4Y8/CLBLL_LL_BQ CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y8/CLBLL_WL1END0 CLBLM_R_X3Y8/CLBLM_IMUX17 CLBLM_R_X3Y8/CLBLM_M_B3 CLBLM_R_X3Y8/CLBLM_WL1END0 INT_L_X4Y8/LOGIC_OUTS_L5 INT_L_X4Y8/WL1BEG0 INT_R_X3Y8/IMUX17 INT_R_X3Y8/WL1END0 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X4Y8/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X3Y8/INT_R.WL1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[15] - 
wires: CLBLL_L_X2Y8/CLBLL_IMUX17 CLBLL_L_X2Y8/CLBLL_LL_B3 CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y8/CLBLL_L_AQ CLBLL_L_X4Y8/CLBLL_WW2A0 CLBLM_R_X3Y8/CLBLM_WW2A0 INT_L_X2Y8/IMUX_L17 INT_L_X2Y8/WW2END0 INT_L_X4Y8/LOGIC_OUTS_L0 INT_L_X4Y8/WW2BEG0 INT_R_X3Y8/WW2A0 
pips: CLBLL_L_X2Y8/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y8/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y8/INT_L.WW2END0->>IMUX_L17 INT_L_X4Y8/INT_L.LOGIC_OUTS_L0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[16] - 
wires: CLBLL_L_X2Y7/CLBLL_IMUX17 CLBLL_L_X2Y7/CLBLL_LL_AQ CLBLL_L_X2Y7/CLBLL_LL_B3 CLBLL_L_X2Y7/CLBLL_LOGIC_OUTS4 INT_L_X2Y7/IMUX_L17 INT_L_X2Y7/LOGIC_OUTS_L4 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X2Y7/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X2Y7/INT_L.LOGIC_OUTS_L4->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[17] - 
wires: CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y6/CLBLM_L_AQ CLBLM_R_X7Y7/CLBLM_IMUX0 CLBLM_R_X7Y7/CLBLM_L_A3 INT_R_X7Y6/LOGIC_OUTS0 INT_R_X7Y6/NR1BEG0 INT_R_X7Y7/IMUX0 INT_R_X7Y7/NR1END0 
pips: CLBLM_R_X7Y6/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X7Y6/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y7/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[18] - 
wires: CLBLM_L_X8Y8/CLBLM_IMUX18 CLBLM_L_X8Y8/CLBLM_M_B2 CLBLM_L_X8Y8/CLBLM_NE2A1 CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y6/CLBLM_L_AMUX CLBLM_R_X7Y8/CLBLM_NE2A1 INT_L_X8Y8/IMUX_L18 INT_L_X8Y8/NE2END1 INT_R_X7Y6/LOGIC_OUTS16 INT_R_X7Y6/NL1BEG1 INT_R_X7Y7/NE2BEG1 INT_R_X7Y7/NL1END1 INT_R_X7Y8/NE2A1 
pips: CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y6/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y8/INT_L.NE2END1->>IMUX_L18 INT_R_X7Y6/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X7Y7/INT_R.NL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[19] - 
wires: CLBLM_L_X8Y7/CLBLM_IMUX9 CLBLM_L_X8Y7/CLBLM_L_A5 CLBLM_L_X8Y8/CLBLM_EL1BEG0 CLBLM_R_X7Y8/CLBLM_EL1BEG0 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y8/CLBLM_L_BQ INT_L_X8Y7/EL1END_S3_0 INT_L_X8Y7/IMUX_L9 INT_L_X8Y7/SL1END0 INT_L_X8Y8/EL1END0 INT_L_X8Y8/SL1BEG0 INT_R_X7Y8/EL1BEG0 INT_R_X7Y8/LOGIC_OUTS1 
pips: CLBLM_L_X8Y7/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y8/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y7/INT_L.SL1END0->>IMUX_L9 INT_L_X8Y8/INT_L.EL1END0->>SL1BEG0 INT_R_X7Y8/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[rrdata]__0[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_NE2A0 BRAM_L_X6Y5/BRAM_NE2A0_0 CLBLM_R_X5Y4/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y4/CLBLM_L_AQ CLBLM_R_X5Y5/CLBLM_NE2A0 CLBLM_R_X7Y6/CLBLM_IMUX16 CLBLM_R_X7Y6/CLBLM_L_B3 INT_L_X6Y4/NE2END_S3_0 INT_L_X6Y5/NE2BEG0 INT_L_X6Y5/NE2END0 INT_L_X6Y6/NE2A0 INT_R_X5Y4/LOGIC_OUTS0 INT_R_X5Y4/NE2BEG0 INT_R_X5Y5/NE2A0 INT_R_X7Y5/NE2END_S3_0 INT_R_X7Y6/IMUX16 INT_R_X7Y6/NE2END0 VBRK_X18Y6/VBRK_NE2A0 
pips: CLBLM_R_X5Y4/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X6Y5/INT_L.NE2END0->>NE2BEG0 INT_R_X5Y4/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X7Y6/INT_R.NE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[1] - 
wires: CLBLM_R_X7Y6/CLBLM_IMUX19 CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y6/CLBLM_L_B2 CLBLM_R_X7Y6/CLBLM_L_BQ INT_R_X7Y6/IMUX19 INT_R_X7Y6/LOGIC_OUTS1 
pips: CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y6/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y6/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[20] - 
wires: CLBLM_L_X8Y7/CLBLM_SE2A3 CLBLM_L_X8Y8/CLBLM_IMUX14 CLBLM_L_X8Y8/CLBLM_L_B1 CLBLM_R_X7Y7/CLBLM_SE2A3 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y8/CLBLM_L_BMUX INT_L_X8Y7/NR1BEG3 INT_L_X8Y7/SE2END3 INT_L_X8Y8/IMUX_L14 INT_L_X8Y8/NR1END3 INT_R_X7Y7/SE2A3 INT_R_X7Y8/LOGIC_OUTS17 INT_R_X7Y8/SE2BEG3 
pips: CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y8/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y7/INT_L.SE2END3->>NR1BEG3 INT_L_X8Y8/INT_L.NR1END3->>IMUX_L14 INT_R_X7Y8/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[21] - 
wires: CLBLL_L_X2Y8/CLBLL_IMUX3 CLBLL_L_X2Y8/CLBLL_L_A2 CLBLM_R_X3Y8/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y8/CLBLM_M_AQ INT_L_X2Y8/IMUX_L3 INT_L_X2Y8/WR1END1 INT_R_X3Y8/LOGIC_OUTS4 INT_R_X3Y8/WR1BEG1 
pips: CLBLL_L_X2Y8/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y8/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X2Y8/INT_L.WR1END1->>IMUX_L3 INT_R_X3Y8/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[22] - 
wires: CLBLL_L_X2Y9/CLBLL_IMUX3 CLBLL_L_X2Y9/CLBLL_L_A2 CLBLM_R_X3Y8/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y8/CLBLM_M_AMUX INT_L_X2Y9/IMUX_L3 INT_L_X2Y9/NW2END2 INT_R_X3Y8/LOGIC_OUTS20 INT_R_X3Y8/NW2BEG2 INT_R_X3Y9/NW2A2 
pips: CLBLL_L_X2Y9/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y8/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X2Y9/INT_L.NW2END2->>IMUX_L3 INT_R_X3Y8/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[23] - 
wires: CLBLL_L_X4Y8/CLBLL_LL_CQ CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y8/CLBLL_WL1END1 CLBLM_R_X3Y8/CLBLM_WL1END1 CLBLM_R_X3Y9/CLBLM_IMUX2 CLBLM_R_X3Y9/CLBLM_M_A2 INT_L_X4Y8/LOGIC_OUTS_L6 INT_L_X4Y8/WL1BEG1 INT_R_X3Y8/NL1BEG1 INT_R_X3Y8/WL1END1 INT_R_X3Y9/IMUX2 INT_R_X3Y9/NL1END1 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X3Y9/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y8/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X3Y8/INT_R.WL1END1->>NL1BEG1 INT_R_X3Y9/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[24] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX21 CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y8/CLBLL_L_BQ CLBLL_L_X4Y8/CLBLL_L_C4 INT_L_X4Y8/BYP_ALT5 INT_L_X4Y8/BYP_BOUNCE5 INT_L_X4Y8/IMUX_L21 INT_L_X4Y8/LOGIC_OUTS_L1 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y8/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y8/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y8/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X4Y8/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[25] - 
wires: CLBLM_L_X8Y8/CLBLM_ER1BEG3 CLBLM_L_X8Y8/CLBLM_IMUX23 CLBLM_L_X8Y8/CLBLM_L_C3 CLBLM_R_X7Y8/CLBLM_ER1BEG3 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y8/CLBLM_L_CQ INT_L_X8Y8/ER1END3 INT_L_X8Y8/IMUX_L23 INT_L_X8Y9/ER1END_N3_3 INT_R_X7Y8/ER1BEG3 INT_R_X7Y8/LOGIC_OUTS2 
pips: CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y8/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y8/INT_L.ER1END3->>IMUX_L23 INT_R_X7Y8/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[26] - 
wires: CLBLM_L_X8Y6/CLBLM_IMUX16 CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y6/CLBLM_L_B3 CLBLM_L_X8Y6/CLBLM_M_AMUX INT_L_X8Y5/SR1END3 INT_L_X8Y6/IMUX_L16 INT_L_X8Y6/LOGIC_OUTS_L20 INT_L_X8Y6/SR1BEG3 INT_L_X8Y6/SR1END_N3_3 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y6/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y6/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y6/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[27] - 
wires: CLBLM_L_X8Y6/CLBLM_IMUX31 CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y6/CLBLM_M_BMUX CLBLM_L_X8Y6/CLBLM_M_C5 INT_L_X8Y6/IMUX_L31 INT_L_X8Y6/LOGIC_OUTS_L21 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y6/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y6/INT_L.LOGIC_OUTS_L21->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[28] - 
wires: CLBLM_R_X7Y7/CLBLM_IMUX14 CLBLM_R_X7Y7/CLBLM_L_B1 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y8/CLBLM_L_AMUX INT_R_X7Y7/BYP_ALT2 INT_R_X7Y7/BYP_BOUNCE2 INT_R_X7Y7/IMUX14 INT_R_X7Y7/SL1END2 INT_R_X7Y8/BYP_BOUNCE_N3_2 INT_R_X7Y8/LOGIC_OUTS16 INT_R_X7Y8/SL1BEG2 
pips: CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y8/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y7/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y7/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X7Y7/INT_R.SL1END2->>BYP_ALT2 INT_R_X7Y8/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[29] - 
wires: CLBLL_L_X2Y7/CLBLL_IMUX14 CLBLL_L_X2Y7/CLBLL_L_B1 CLBLL_L_X4Y7/CLBLL_WW2A2 CLBLL_L_X4Y8/CLBLL_LL_AMUX CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y7/CLBLM_WW2A2 INT_L_X2Y7/IMUX_L14 INT_L_X2Y7/WW2END2 INT_L_X4Y7/SL1END2 INT_L_X4Y7/WW2BEG2 INT_L_X4Y8/LOGIC_OUTS_L20 INT_L_X4Y8/SL1BEG2 INT_R_X3Y7/WW2A2 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y8/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X2Y7/INT_L.WW2END2->>IMUX_L14 INT_L_X4Y7/INT_L.SL1END2->>WW2BEG2 INT_L_X4Y8/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[rrdata]__0[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y5/BRAM_EE2BEG0_1 CLBLM_R_X5Y6/CLBLM_EE2BEG0 CLBLM_R_X5Y6/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y6/CLBLM_L_AQ CLBLM_R_X7Y6/CLBLM_IMUX33 CLBLM_R_X7Y6/CLBLM_L_C1 INT_L_X6Y6/EE2A0 INT_R_X5Y6/EE2BEG0 INT_R_X5Y6/LOGIC_OUTS0 INT_R_X7Y6/EE2END0 INT_R_X7Y6/IMUX33 VBRK_X18Y7/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y6/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X5Y6/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X7Y6/INT_R.EE2END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[2] - 
wires: CLBLM_R_X7Y6/CLBLM_IMUX20 CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y6/CLBLM_L_C2 CLBLM_R_X7Y6/CLBLM_L_CQ INT_R_X7Y6/IMUX20 INT_R_X7Y6/LOGIC_OUTS2 
pips: CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y6/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X7Y6/INT_R.LOGIC_OUTS2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[30] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX39 CLBLL_L_X4Y8/CLBLL_LL_BMUX CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS21 CLBLL_L_X4Y8/CLBLL_L_D3 INT_L_X4Y8/IMUX_L39 INT_L_X4Y8/LOGIC_OUTS_L21 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y8/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y8/INT_L.LOGIC_OUTS_L21->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[31] - 
wires: CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y8/CLBLL_L_AMUX CLBLL_L_X4Y9/CLBLL_WR1END3 CLBLM_R_X3Y9/CLBLM_IMUX6 CLBLM_R_X3Y9/CLBLM_L_A1 CLBLM_R_X3Y9/CLBLM_WR1END3 INT_L_X4Y8/LOGIC_OUTS_L16 INT_L_X4Y8/NR1BEG2 INT_L_X4Y9/NR1END2 INT_L_X4Y9/WR1BEG3 INT_R_X3Y9/IMUX6 INT_R_X3Y9/WR1END3 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X3Y9/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y8/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X4Y9/INT_L.NR1END2->>WR1BEG3 INT_R_X3Y9/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[rrdata]__0[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_EL1BEG0 BRAM_L_X6Y0/BRAM_EL1BEG0_4 CLBLM_L_X8Y4/CLBLM_EE2A0 CLBLM_L_X8Y4/CLBLM_IMUX17 CLBLM_L_X8Y4/CLBLM_M_B3 CLBLM_R_X5Y4/CLBLM_EL1BEG0 CLBLM_R_X5Y4/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y4/CLBLM_L_BQ CLBLM_R_X7Y4/CLBLM_EE2A0 INT_L_X6Y3/EL1END_S3_0 INT_L_X6Y4/EE2BEG0 INT_L_X6Y4/EL1END0 INT_L_X8Y4/EE2END0 INT_L_X8Y4/IMUX_L17 INT_R_X5Y4/EL1BEG0 INT_R_X5Y4/LOGIC_OUTS1 INT_R_X7Y4/EE2A0 VBRK_X18Y5/VBRK_EL1BEG0 
pips: CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y4/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y4/INT_L.EL1END0->>EE2BEG0 INT_L_X8Y4/INT_L.EE2END0->>IMUX_L17 INT_R_X5Y4/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[3] - 
wires: CLBLM_L_X8Y4/CLBLM_IMUX12 CLBLM_L_X8Y4/CLBLM_M_B6 CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y6/CLBLM_M_CQ INT_L_X8Y4/IMUX_L12 INT_L_X8Y4/SL1END2 INT_L_X8Y5/SL1BEG2 INT_L_X8Y5/SL1END2 INT_L_X8Y6/LOGIC_OUTS_L6 INT_L_X8Y6/SL1BEG2 
pips: CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y6/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y4/INT_L.SL1END2->>IMUX_L12 INT_L_X8Y5/INT_L.SL1END2->>SL1BEG2 INT_L_X8Y6/INT_L.LOGIC_OUTS_L6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[rrdata]__0[4] - 
wires: CLBLL_L_X2Y7/CLBLL_IMUX10 CLBLL_L_X2Y7/CLBLL_L_A4 CLBLM_R_X3Y7/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y7/CLBLM_M_AQ INT_L_X2Y7/IMUX_L10 INT_L_X2Y7/WR1END1 INT_R_X3Y7/LOGIC_OUTS4 INT_R_X3Y7/WR1BEG1 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y7/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X2Y7/INT_L.WR1END1->>IMUX_L10 INT_R_X3Y7/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[4] - 
wires: CLBLL_L_X2Y7/CLBLL_IMUX0 CLBLL_L_X2Y7/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y7/CLBLL_L_A3 CLBLL_L_X2Y7/CLBLL_L_AQ INT_L_X2Y7/IMUX_L0 INT_L_X2Y7/LOGIC_OUTS_L0 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y7/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y7/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[rrdata]__0[5] - 
wires: CLBLM_R_X3Y7/CLBLM_IMUX26 CLBLM_R_X3Y7/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y7/CLBLM_L_B4 CLBLM_R_X3Y7/CLBLM_M_BQ INT_R_X3Y7/IMUX26 INT_R_X3Y7/LOGIC_OUTS5 
pips: CLBLM_R_X3Y7/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y7/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y7/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[5] - 
wires: CLBLM_R_X3Y7/CLBLM_IMUX19 CLBLM_R_X3Y7/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y7/CLBLM_L_B2 CLBLM_R_X3Y7/CLBLM_L_BQ INT_R_X3Y7/IMUX19 INT_R_X3Y7/LOGIC_OUTS1 
pips: CLBLM_R_X3Y7/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y7/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X3Y7/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[rrdata]__0[6] - 
wires: CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y7/CLBLL_L_AQ CLBLL_L_X4Y8/CLBLL_NW2A0 CLBLM_R_X3Y8/CLBLM_IMUX5 CLBLM_R_X3Y8/CLBLM_L_A6 CLBLM_R_X3Y8/CLBLM_NW2A0 INT_L_X4Y7/LOGIC_OUTS_L0 INT_L_X4Y7/NW2BEG0 INT_L_X4Y8/NW2A0 INT_R_X3Y7/NW2END_S0_0 INT_R_X3Y8/IMUX5 INT_R_X3Y8/NL1BEG_N3 INT_R_X3Y8/NW2END0 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y7/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X3Y8/INT_R.NL1BEG_N3->>IMUX5 INT_R_X3Y8/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[6] - 
wires: CLBLM_R_X3Y8/CLBLM_IMUX0 CLBLM_R_X3Y8/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y8/CLBLM_L_A3 CLBLM_R_X3Y8/CLBLM_L_AQ INT_R_X3Y8/IMUX0 INT_R_X3Y8/LOGIC_OUTS0 
pips: CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y8/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X3Y8/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[rrdata]__0[7] - 
wires: CLBLL_L_X2Y8/CLBLL_IMUX11 CLBLL_L_X2Y8/CLBLL_LL_A4 CLBLM_R_X3Y7/CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y7/CLBLM_M_CQ INT_L_X2Y8/IMUX_L11 INT_L_X2Y8/NW2END2 INT_R_X3Y7/LOGIC_OUTS6 INT_R_X3Y7/NW2BEG2 INT_R_X3Y8/NW2A2 
pips: CLBLL_L_X2Y8/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X3Y7/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X2Y8/INT_L.NW2END2->>IMUX_L11 INT_R_X3Y7/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[7] - 
wires: CLBLL_L_X2Y8/CLBLL_IMUX8 CLBLL_L_X2Y8/CLBLL_LL_A5 CLBLL_L_X2Y8/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y8/CLBLL_L_AQ INT_L_X2Y8/IMUX_L8 INT_L_X2Y8/LOGIC_OUTS_L0 
pips: CLBLL_L_X2Y8/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X2Y8/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X2Y8/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[8] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX30 CLBLL_L_X4Y8/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y8/CLBLL_L_BMUX CLBLL_L_X4Y8/CLBLL_L_C5 INT_L_X4Y8/IMUX_L30 INT_L_X4Y8/LOGIC_OUTS_L17 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y8/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y8/INT_L.LOGIC_OUTS_L17->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[frdata]__0[9] - 
wires: CLBLM_L_X8Y8/CLBLM_ER1BEG1 CLBLM_L_X8Y8/CLBLM_IMUX42 CLBLM_L_X8Y8/CLBLM_L_D6 CLBLM_R_X7Y8/CLBLM_ER1BEG1 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y8/CLBLM_L_CMUX INT_L_X8Y8/ER1END1 INT_L_X8Y8/IMUX_L42 INT_R_X7Y8/ER1BEG1 INT_R_X7Y8/LOGIC_OUTS18 
pips: CLBLM_L_X8Y8/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y8/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X8Y8/INT_L.ER1END1->>IMUX_L42 INT_R_X7Y8/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rin[ar][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][0] - 
wires: CLBLL_L_X4Y6/CLBLL_IMUX8 CLBLL_L_X4Y6/CLBLL_LL_A5 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y5/CLBLM_M_AQ INT_L_X4Y5/NW2END_S0_0 INT_L_X4Y6/IMUX_L8 INT_L_X4Y6/NW2END0 INT_R_X5Y5/LOGIC_OUTS4 INT_R_X5Y5/NW2BEG0 INT_R_X5Y6/NW2A0 
pips: CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y6/INT_L.NW2END0->>IMUX_L8 INT_R_X5Y5/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hold_n_0_] - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_NE4BEG0 BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_EE2BEG2 BRAM_INT_INTERFACE_L_X6Y9/INT_INTERFACE_EL1BEG0 BRAM_L_X6Y0/BRAM_NE4BEG0_2 BRAM_L_X6Y5/BRAM_EE2BEG2_3 BRAM_L_X6Y5/BRAM_EL1BEG0_4 BRAM_L_X6Y5/BRAM_WR1END2_1 CLBLL_L_X4Y6/CLBLL_IMUX1 CLBLL_L_X4Y6/CLBLL_LL_A3 CLBLL_L_X4Y6/CLBLL_WW2END1 CLBLL_L_X4Y7/CLBLL_IMUX11 CLBLL_L_X4Y7/CLBLL_IMUX27 CLBLL_L_X4Y7/CLBLL_IMUX28 CLBLL_L_X4Y7/CLBLL_LL_A4 CLBLL_L_X4Y7/CLBLL_LL_B4 CLBLL_L_X4Y7/CLBLL_LL_C4 CLBLL_L_X4Y9/CLBLL_IMUX3 CLBLL_L_X4Y9/CLBLL_L_A2 CLBLM_R_X3Y6/CLBLM_IMUX3 CLBLM_R_X3Y6/CLBLM_L_A2 CLBLM_R_X3Y6/CLBLM_WW2END1 CLBLM_R_X5Y2/CLBLM_IMUX0 CLBLM_R_X5Y2/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y2/CLBLM_L_A3 CLBLM_R_X5Y2/CLBLM_L_AQ CLBLM_R_X5Y2/CLBLM_NE4BEG0 CLBLM_R_X5Y6/CLBLM_IMUX13 CLBLM_R_X5Y6/CLBLM_IMUX4 CLBLM_R_X5Y6/CLBLM_L_B6 CLBLM_R_X5Y6/CLBLM_M_A6 CLBLM_R_X5Y6/CLBLM_WR1END2 CLBLM_R_X5Y8/CLBLM_EE2BEG2 CLBLM_R_X5Y8/CLBLM_IMUX27 CLBLM_R_X5Y8/CLBLM_IMUX4 CLBLM_R_X5Y8/CLBLM_M_A6 CLBLM_R_X5Y8/CLBLM_M_B4 CLBLM_R_X5Y9/CLBLM_EL1BEG0 CLBLM_R_X5Y9/CLBLM_IMUX1 CLBLM_R_X5Y9/CLBLM_M_A3 CLBLM_R_X7Y4/CLBLM_IMUX12 CLBLM_R_X7Y4/CLBLM_IMUX4 CLBLM_R_X7Y4/CLBLM_M_A6 CLBLM_R_X7Y4/CLBLM_M_B6 CLBLM_R_X7Y5/CLBLM_IMUX11 CLBLM_R_X7Y5/CLBLM_IMUX13 CLBLM_R_X7Y5/CLBLM_IMUX21 CLBLM_R_X7Y5/CLBLM_IMUX27 CLBLM_R_X7Y5/CLBLM_IMUX37 CLBLM_R_X7Y5/CLBLM_IMUX5 CLBLM_R_X7Y5/CLBLM_L_A6 CLBLM_R_X7Y5/CLBLM_L_B6 CLBLM_R_X7Y5/CLBLM_L_C4 CLBLM_R_X7Y5/CLBLM_L_D4 CLBLM_R_X7Y5/CLBLM_M_A4 CLBLM_R_X7Y5/CLBLM_M_B4 CLBLM_R_X7Y7/CLBLM_IMUX15 CLBLM_R_X7Y7/CLBLM_IMUX31 CLBLM_R_X7Y7/CLBLM_IMUX7 CLBLM_R_X7Y7/CLBLM_M_A1 CLBLM_R_X7Y7/CLBLM_M_B1 CLBLM_R_X7Y7/CLBLM_M_C5 CLBLM_R_X7Y8/CLBLM_IMUX12 CLBLM_R_X7Y8/CLBLM_IMUX7 CLBLM_R_X7Y8/CLBLM_M_A1 CLBLM_R_X7Y8/CLBLM_M_B6 CLBLM_R_X7Y9/CLBLM_IMUX19 CLBLM_R_X7Y9/CLBLM_IMUX6 CLBLM_R_X7Y9/CLBLM_L_A1 CLBLM_R_X7Y9/CLBLM_L_B2 INT_L_X4Y6/IMUX_L1 INT_L_X4Y6/WL1END0 INT_L_X4Y6/WW2A1 INT_L_X4Y7/IMUX_L11 INT_L_X4Y7/IMUX_L27 INT_L_X4Y7/IMUX_L28 INT_L_X4Y7/NW2END2 INT_L_X4Y9/IMUX_L3 INT_L_X4Y9/NW2END2 INT_L_X6Y2/NE6A0 INT_L_X6Y3/NE6B0 INT_L_X6Y4/NE6C0 INT_L_X6Y5/ER1BEG2 INT_L_X6Y5/NE6D0 INT_L_X6Y5/SR1END1 INT_L_X6Y6/NE6E0 INT_L_X6Y6/SR1BEG1 INT_L_X6Y6/WR1BEG2 INT_L_X6Y6/WR1END1 INT_L_X6Y8/EE2A2 INT_L_X6Y8/EL1BEG3 INT_L_X6Y8/EL1END_S3_0 INT_L_X6Y9/EL1BEG_N3 INT_L_X6Y9/EL1END0 INT_L_X6Y9/ER1BEG1 INT_R_X3Y6/IMUX3 INT_R_X3Y6/WW2END1 INT_R_X5Y2/IMUX0 INT_R_X5Y2/LOGIC_OUTS0 INT_R_X5Y2/NE6BEG0 INT_R_X5Y6/IMUX13 INT_R_X5Y6/IMUX4 INT_R_X5Y6/NN2BEG2 INT_R_X5Y6/NW2BEG2 INT_R_X5Y6/WL1BEG0 INT_R_X5Y6/WR1END2 INT_R_X5Y6/WW2BEG1 INT_R_X5Y7/NN2A2 INT_R_X5Y7/NW2A2 INT_R_X5Y8/EE2BEG2 INT_R_X5Y8/IMUX27 INT_R_X5Y8/IMUX4 INT_R_X5Y8/NL1BEG1 INT_R_X5Y8/NN2END2 INT_R_X5Y8/NW2BEG2 INT_R_X5Y9/EL1BEG0 INT_R_X5Y9/IMUX1 INT_R_X5Y9/NL1END1 INT_R_X5Y9/NW2A2 INT_R_X7Y4/IMUX12 INT_R_X7Y4/IMUX4 INT_R_X7Y4/SL1END2 INT_R_X7Y5/ER1END2 INT_R_X7Y5/FAN_ALT5 INT_R_X7Y5/FAN_BOUNCE5 INT_R_X7Y5/IMUX11 INT_R_X7Y5/IMUX13 INT_R_X7Y5/IMUX21 INT_R_X7Y5/IMUX27 INT_R_X7Y5/IMUX37 INT_R_X7Y5/IMUX5 INT_R_X7Y5/SL1BEG2 INT_R_X7Y6/NE6END0 INT_R_X7Y6/WR1BEG1 INT_R_X7Y7/IMUX15 INT_R_X7Y7/IMUX31 INT_R_X7Y7/IMUX7 INT_R_X7Y7/SL1END3 INT_R_X7Y8/EE2END2 INT_R_X7Y8/EL1END3 INT_R_X7Y8/IMUX12 INT_R_X7Y8/IMUX7 INT_R_X7Y8/NR1BEG3 INT_R_X7Y8/SL1BEG3 INT_R_X7Y9/ER1END1 INT_R_X7Y9/IMUX19 INT_R_X7Y9/IMUX6 INT_R_X7Y9/NR1END3 VBRK_X18Y10/VBRK_EL1BEG0 VBRK_X18Y3/VBRK_NE4BEG0 VBRK_X18Y7/VBRK_WR1END2 VBRK_X18Y9/VBRK_EE2BEG2 
pips: CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y9/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y2/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y9/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y6/INT_L.WL1END0->>IMUX_L1 INT_L_X4Y7/INT_L.NW2END2->>IMUX_L11 INT_L_X4Y7/INT_L.NW2END2->>IMUX_L27 INT_L_X4Y7/INT_L.NW2END2->>IMUX_L28 INT_L_X4Y9/INT_L.NW2END2->>IMUX_L3 INT_L_X6Y5/INT_L.SR1END1->>ER1BEG2 INT_L_X6Y6/INT_L.WR1END1->>SR1BEG1 INT_L_X6Y6/INT_L.WR1END1->>WR1BEG2 INT_L_X6Y9/INT_L.EL1END0->>EL1BEG_N3 INT_L_X6Y9/INT_L.EL1END0->>ER1BEG1 INT_R_X3Y6/INT_R.WW2END1->>IMUX3 INT_R_X5Y2/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y2/INT_R.LOGIC_OUTS0->>NE6BEG0 INT_R_X5Y6/INT_R.WR1END2->>IMUX13 INT_R_X5Y6/INT_R.WR1END2->>IMUX4 INT_R_X5Y6/INT_R.WR1END2->>NN2BEG2 INT_R_X5Y6/INT_R.WR1END2->>NW2BEG2 INT_R_X5Y6/INT_R.WR1END2->>WL1BEG0 INT_R_X5Y6/INT_R.WR1END2->>WW2BEG1 INT_R_X5Y8/INT_R.NN2END2->>EE2BEG2 INT_R_X5Y8/INT_R.NN2END2->>IMUX27 INT_R_X5Y8/INT_R.NN2END2->>IMUX4 INT_R_X5Y8/INT_R.NN2END2->>NL1BEG1 INT_R_X5Y8/INT_R.NN2END2->>NW2BEG2 INT_R_X5Y9/INT_R.NL1END1->>EL1BEG0 INT_R_X5Y9/INT_R.NL1END1->>IMUX1 INT_R_X7Y4/INT_R.SL1END2->>IMUX12 INT_R_X7Y4/INT_R.SL1END2->>IMUX4 INT_R_X7Y5/INT_R.ER1END2->>FAN_ALT5 INT_R_X7Y5/INT_R.ER1END2->>IMUX13 INT_R_X7Y5/INT_R.ER1END2->>IMUX21 INT_R_X7Y5/INT_R.ER1END2->>IMUX37 INT_R_X7Y5/INT_R.ER1END2->>IMUX5 INT_R_X7Y5/INT_R.ER1END2->>SL1BEG2 INT_R_X7Y5/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y5/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X7Y5/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X7Y6/INT_R.NE6END0->>WR1BEG1 INT_R_X7Y7/INT_R.SL1END3->>IMUX15 INT_R_X7Y7/INT_R.SL1END3->>IMUX31 INT_R_X7Y7/INT_R.SL1END3->>IMUX7 INT_R_X7Y8/INT_R.EE2END2->>IMUX12 INT_R_X7Y8/INT_R.EL1END3->>IMUX7 INT_R_X7Y8/INT_R.EL1END3->>NR1BEG3 INT_R_X7Y8/INT_R.EL1END3->>SL1BEG3 INT_R_X7Y9/INT_R.ER1END1->>IMUX19 INT_R_X7Y9/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

p_1_in - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_EL1BEG1 BRAM_L_X6Y5/BRAM_EL1BEG1_2 CLBLL_L_X4Y6/CLBLL_EL1BEG1 CLBLL_L_X4Y6/CLBLL_IMUX11 CLBLL_L_X4Y6/CLBLL_LL_A4 CLBLL_L_X4Y7/CLBLL_IMUX12 CLBLL_L_X4Y7/CLBLL_IMUX35 CLBLL_L_X4Y7/CLBLL_IMUX4 CLBLL_L_X4Y7/CLBLL_LL_A6 CLBLL_L_X4Y7/CLBLL_LL_B6 CLBLL_L_X4Y7/CLBLL_LL_C6 CLBLL_L_X4Y7/CLBLL_NE2A2 CLBLL_L_X4Y9/CLBLL_IMUX5 CLBLL_L_X4Y9/CLBLL_L_A6 CLBLM_R_X3Y4/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y4/CLBLM_L_AMUX CLBLM_R_X3Y6/CLBLM_EL1BEG1 CLBLM_R_X3Y6/CLBLM_IMUX5 CLBLM_R_X3Y6/CLBLM_L_A6 CLBLM_R_X3Y7/CLBLM_NE2A2 CLBLM_R_X5Y6/CLBLM_IMUX1 CLBLM_R_X5Y6/CLBLM_IMUX14 CLBLM_R_X5Y6/CLBLM_L_B1 CLBLM_R_X5Y6/CLBLM_M_A3 CLBLM_R_X5Y7/CLBLM_EL1BEG1 CLBLM_R_X5Y8/CLBLM_IMUX1 CLBLM_R_X5Y8/CLBLM_IMUX18 CLBLM_R_X5Y8/CLBLM_M_A3 CLBLM_R_X5Y8/CLBLM_M_B2 CLBLM_R_X5Y9/CLBLM_IMUX11 CLBLM_R_X5Y9/CLBLM_M_A4 CLBLM_R_X7Y4/CLBLM_IMUX1 CLBLM_R_X7Y4/CLBLM_IMUX17 CLBLM_R_X7Y4/CLBLM_M_A3 CLBLM_R_X7Y4/CLBLM_M_B3 CLBLM_R_X7Y5/CLBLM_IMUX1 CLBLM_R_X7Y5/CLBLM_IMUX24 CLBLM_R_X7Y5/CLBLM_IMUX25 CLBLM_R_X7Y5/CLBLM_IMUX33 CLBLM_R_X7Y5/CLBLM_IMUX41 CLBLM_R_X7Y5/CLBLM_IMUX9 CLBLM_R_X7Y5/CLBLM_L_A5 CLBLM_R_X7Y5/CLBLM_L_B5 CLBLM_R_X7Y5/CLBLM_L_C1 CLBLM_R_X7Y5/CLBLM_L_D1 CLBLM_R_X7Y5/CLBLM_M_A3 CLBLM_R_X7Y5/CLBLM_M_B5 CLBLM_R_X7Y7/CLBLM_IMUX24 CLBLM_R_X7Y7/CLBLM_IMUX32 CLBLM_R_X7Y7/CLBLM_IMUX8 CLBLM_R_X7Y7/CLBLM_M_A5 CLBLM_R_X7Y7/CLBLM_M_B5 CLBLM_R_X7Y7/CLBLM_M_C1 CLBLM_R_X7Y8/CLBLM_IMUX1 CLBLM_R_X7Y8/CLBLM_IMUX24 CLBLM_R_X7Y8/CLBLM_M_A3 CLBLM_R_X7Y8/CLBLM_M_B5 CLBLM_R_X7Y9/CLBLM_IMUX0 CLBLM_R_X7Y9/CLBLM_IMUX16 CLBLM_R_X7Y9/CLBLM_L_A3 CLBLM_R_X7Y9/CLBLM_L_B3 INT_L_X4Y6/EL1BEG0 INT_L_X4Y6/EL1END1 INT_L_X4Y6/ER1BEG2 INT_L_X4Y6/IMUX_L11 INT_L_X4Y7/IMUX_L12 INT_L_X4Y7/IMUX_L35 INT_L_X4Y7/IMUX_L4 INT_L_X4Y7/NE2END2 INT_L_X4Y7/NN2BEG2 INT_L_X4Y8/NN2A2 INT_L_X4Y9/EL1BEG1 INT_L_X4Y9/IMUX_L5 INT_L_X4Y9/NN2END2 INT_L_X6Y7/EL1BEG0 INT_L_X6Y7/EL1END1 INT_R_X3Y4/LOGIC_OUTS16 INT_R_X3Y4/NN2BEG2 INT_R_X3Y5/NN2A2 INT_R_X3Y6/EL1BEG1 INT_R_X3Y6/IMUX5 INT_R_X3Y6/NE2BEG2 INT_R_X3Y6/NN2END2 INT_R_X3Y7/NE2A2 INT_R_X5Y5/EL1END_S3_0 INT_R_X5Y6/EL1END0 INT_R_X5Y6/ER1END2 INT_R_X5Y6/IMUX1 INT_R_X5Y6/IMUX14 INT_R_X5Y6/NR1BEG2 INT_R_X5Y7/EL1BEG1 INT_R_X5Y7/NL1BEG1 INT_R_X5Y7/NR1END2 INT_R_X5Y8/IMUX1 INT_R_X5Y8/IMUX18 INT_R_X5Y8/NL1END1 INT_R_X5Y9/EL1END1 INT_R_X5Y9/IMUX11 INT_R_X7Y4/IMUX1 INT_R_X7Y4/IMUX17 INT_R_X7Y4/SL1END0 INT_R_X7Y5/IMUX1 INT_R_X7Y5/IMUX24 INT_R_X7Y5/IMUX25 INT_R_X7Y5/IMUX33 INT_R_X7Y5/IMUX41 INT_R_X7Y5/IMUX9 INT_R_X7Y5/SL1BEG0 INT_R_X7Y5/SS2END0 INT_R_X7Y6/EL1END_S3_0 INT_R_X7Y6/SS2A0 INT_R_X7Y7/EL1END0 INT_R_X7Y7/IMUX24 INT_R_X7Y7/IMUX32 INT_R_X7Y7/IMUX8 INT_R_X7Y7/NR1BEG0 INT_R_X7Y7/SS2BEG0 INT_R_X7Y8/IMUX1 INT_R_X7Y8/IMUX24 INT_R_X7Y8/NR1BEG0 INT_R_X7Y8/NR1END0 INT_R_X7Y9/IMUX0 INT_R_X7Y9/IMUX16 INT_R_X7Y9/NR1END0 VBRK_X18Y8/VBRK_EL1BEG1 
pips: CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y9/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X3Y4/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y9/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X4Y6/INT_L.EL1END1->>EL1BEG0 INT_L_X4Y6/INT_L.EL1END1->>ER1BEG2 INT_L_X4Y6/INT_L.EL1END1->>IMUX_L11 INT_L_X4Y7/INT_L.NE2END2->>IMUX_L12 INT_L_X4Y7/INT_L.NE2END2->>IMUX_L35 INT_L_X4Y7/INT_L.NE2END2->>IMUX_L4 INT_L_X4Y7/INT_L.NE2END2->>NN2BEG2 INT_L_X4Y9/INT_L.NN2END2->>EL1BEG1 INT_L_X4Y9/INT_L.NN2END2->>IMUX_L5 INT_L_X6Y7/INT_L.EL1END1->>EL1BEG0 INT_R_X3Y4/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X3Y6/INT_R.NN2END2->>EL1BEG1 INT_R_X3Y6/INT_R.NN2END2->>IMUX5 INT_R_X3Y6/INT_R.NN2END2->>NE2BEG2 INT_R_X5Y6/INT_R.EL1END0->>IMUX1 INT_R_X5Y6/INT_R.ER1END2->>IMUX14 INT_R_X5Y6/INT_R.ER1END2->>NR1BEG2 INT_R_X5Y7/INT_R.NR1END2->>EL1BEG1 INT_R_X5Y7/INT_R.NR1END2->>NL1BEG1 INT_R_X5Y8/INT_R.NL1END1->>IMUX1 INT_R_X5Y8/INT_R.NL1END1->>IMUX18 INT_R_X5Y9/INT_R.EL1END1->>IMUX11 INT_R_X7Y4/INT_R.SL1END0->>IMUX1 INT_R_X7Y4/INT_R.SL1END0->>IMUX17 INT_R_X7Y5/INT_R.SS2END0->>IMUX1 INT_R_X7Y5/INT_R.SS2END0->>IMUX24 INT_R_X7Y5/INT_R.SS2END0->>IMUX25 INT_R_X7Y5/INT_R.SS2END0->>IMUX33 INT_R_X7Y5/INT_R.SS2END0->>IMUX41 INT_R_X7Y5/INT_R.SS2END0->>IMUX9 INT_R_X7Y5/INT_R.SS2END0->>SL1BEG0 INT_R_X7Y7/INT_R.EL1END0->>IMUX24 INT_R_X7Y7/INT_R.EL1END0->>IMUX32 INT_R_X7Y7/INT_R.EL1END0->>IMUX8 INT_R_X7Y7/INT_R.EL1END0->>NR1BEG0 INT_R_X7Y7/INT_R.EL1END0->>SS2BEG0 INT_R_X7Y8/INT_R.NR1END0->>IMUX1 INT_R_X7Y8/INT_R.NR1END0->>IMUX24 INT_R_X7Y8/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y9/INT_R.NR1END0->>IMUX0 INT_R_X7Y9/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

r_reg[spii][1][miso]__0 - 
wires: CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y4/CLBLL_L_BQ CLBLL_L_X4Y6/CLBLL_IMUX2 CLBLL_L_X4Y6/CLBLL_LL_A2 INT_L_X4Y4/LOGIC_OUTS_L1 INT_L_X4Y4/NN2BEG1 INT_L_X4Y5/NN2A1 INT_L_X4Y6/IMUX_L2 INT_L_X4Y6/NN2END1 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X4Y4/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X4Y6/INT_L.NN2END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rin[ar][10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][10] - 
wires: CLBLM_R_X7Y9/CLBLM_IMUX9 CLBLM_R_X7Y9/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y9/CLBLM_L_A5 CLBLM_R_X7Y9/CLBLM_M_AQ INT_R_X7Y9/IMUX9 INT_R_X7Y9/LOGIC_OUTS4 
pips: CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y9/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y9/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][9] - 
wires: CLBLM_R_X7Y8/CLBLM_IMUX21 CLBLM_R_X7Y8/CLBLM_L_C4 CLBLM_R_X7Y9/CLBLM_IMUX3 CLBLM_R_X7Y9/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y9/CLBLM_L_A2 CLBLM_R_X7Y9/CLBLM_L_BQ INT_R_X7Y8/IMUX21 INT_R_X7Y8/SR1END2 INT_R_X7Y9/IMUX3 INT_R_X7Y9/LOGIC_OUTS1 INT_R_X7Y9/SR1BEG2 
pips: CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y9/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y8/INT_R.SR1END2->>IMUX21 INT_R_X7Y9/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X7Y9/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[ar][11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][11] - 
wires: CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y6/CLBLM_M_AQ CLBLM_R_X7Y7/CLBLM_IMUX11 CLBLM_R_X7Y7/CLBLM_M_A4 INT_R_X7Y6/LOGIC_OUTS4 INT_R_X7Y6/NL1BEG2 INT_R_X7Y6/NL1BEG_N3 INT_R_X7Y7/IMUX11 INT_R_X7Y7/NL1END2 
pips: CLBLM_R_X7Y6/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X7Y6/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y6/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y7/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][10] - 
wires: CLBLM_L_X8Y6/CLBLM_IMUX1 CLBLM_L_X8Y6/CLBLM_M_A3 CLBLM_L_X8Y8/CLBLM_SE2A0 CLBLM_R_X7Y7/CLBLM_IMUX2 CLBLM_R_X7Y7/CLBLM_M_A2 CLBLM_R_X7Y8/CLBLM_SE2A0 CLBLM_R_X7Y9/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y9/CLBLM_L_AQ INT_L_X8Y6/IMUX_L1 INT_L_X8Y6/SS2END0 INT_L_X8Y7/SS2A0 INT_L_X8Y8/SE2END0 INT_L_X8Y8/SS2BEG0 INT_R_X7Y7/IMUX2 INT_R_X7Y7/SS2END0 INT_R_X7Y8/SE2A0 INT_R_X7Y8/SS2A0 INT_R_X7Y9/LOGIC_OUTS0 INT_R_X7Y9/SE2BEG0 INT_R_X7Y9/SS2BEG0 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y9/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y6/INT_L.SS2END0->>IMUX_L1 INT_L_X8Y8/INT_L.SE2END0->>SS2BEG0 INT_R_X7Y7/INT_R.SS2END0->>IMUX2 INT_R_X7Y9/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X7Y9/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[ar][12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][12] - 
wires: CLBLM_L_X8Y7/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y7/CLBLM_M_AQ CLBLM_L_X8Y7/CLBLM_WR1END1 CLBLM_R_X7Y7/CLBLM_IMUX18 CLBLM_R_X7Y7/CLBLM_M_B2 CLBLM_R_X7Y7/CLBLM_WR1END1 INT_L_X8Y7/LOGIC_OUTS_L4 INT_L_X8Y7/WR1BEG1 INT_R_X7Y7/IMUX18 INT_R_X7Y7/WR1END1 
pips: CLBLM_L_X8Y7/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X8Y7/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X7Y7/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][11] - 
wires: CLBLM_L_X8Y6/CLBLM_IMUX17 CLBLM_L_X8Y6/CLBLM_M_B3 CLBLM_L_X8Y6/CLBLM_SE2A0 CLBLM_R_X7Y6/CLBLM_SE2A0 CLBLM_R_X7Y7/CLBLM_IMUX17 CLBLM_R_X7Y7/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y7/CLBLM_M_AQ CLBLM_R_X7Y7/CLBLM_M_B3 INT_L_X8Y6/IMUX_L17 INT_L_X8Y6/SE2END0 INT_R_X7Y6/SE2A0 INT_R_X7Y7/IMUX17 INT_R_X7Y7/LOGIC_OUTS4 INT_R_X7Y7/SE2BEG0 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y7/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y6/INT_L.SE2END0->>IMUX_L17 INT_R_X7Y7/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X7Y7/INT_R.LOGIC_OUTS4->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[ar][13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][13] - 
wires: CLBLM_R_X5Y7/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y7/CLBLM_M_AQ CLBLM_R_X5Y8/CLBLM_IMUX11 CLBLM_R_X5Y8/CLBLM_M_A4 INT_R_X5Y7/LOGIC_OUTS4 INT_R_X5Y7/NL1BEG2 INT_R_X5Y7/NL1BEG_N3 INT_R_X5Y8/IMUX11 INT_R_X5Y8/NL1END2 
pips: CLBLM_R_X5Y7/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X5Y7/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X5Y7/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y8/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][12] - 
wires: BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_WL1END0 BRAM_L_X6Y5/BRAM_WL1END0_3 CLBLM_R_X5Y8/CLBLM_IMUX2 CLBLM_R_X5Y8/CLBLM_M_A2 CLBLM_R_X5Y8/CLBLM_WL1END0 CLBLM_R_X7Y7/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y7/CLBLM_M_BQ CLBLM_R_X7Y8/CLBLM_IMUX3 CLBLM_R_X7Y8/CLBLM_L_A2 INT_L_X6Y8/WL1BEG0 INT_L_X6Y8/WR1END2 INT_R_X5Y8/IMUX2 INT_R_X5Y8/WL1END0 INT_R_X7Y7/LOGIC_OUTS5 INT_R_X7Y7/NR1BEG1 INT_R_X7Y8/IMUX3 INT_R_X7Y8/NR1END1 INT_R_X7Y8/WR1BEG2 VBRK_X18Y9/VBRK_WL1END0 
pips: CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y7/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X6Y8/INT_L.WR1END2->>WL1BEG0 INT_R_X5Y8/INT_R.WL1END0->>IMUX2 INT_R_X7Y7/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X7Y8/INT_R.NR1END1->>IMUX3 INT_R_X7Y8/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[ar][14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][14] - 
wires: BRAM_INT_INTERFACE_L_X6Y9/INT_INTERFACE_WW2END1 BRAM_L_X6Y5/BRAM_WW2END1_4 CLBLL_L_X4Y9/CLBLL_IMUX10 CLBLL_L_X4Y9/CLBLL_L_A4 CLBLM_R_X5Y9/CLBLM_WW2END1 CLBLM_R_X7Y9/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y9/CLBLM_M_BQ INT_L_X4Y9/IMUX_L10 INT_L_X4Y9/WL1END0 INT_L_X6Y9/WW2A1 INT_R_X5Y9/WL1BEG0 INT_R_X5Y9/WW2END1 INT_R_X7Y9/LOGIC_OUTS5 INT_R_X7Y9/WW2BEG1 VBRK_X18Y10/VBRK_WW2END1 
pips: CLBLL_L_X4Y9/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X7Y9/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X4Y9/INT_L.WL1END0->>IMUX_L10 INT_R_X5Y9/INT_R.WW2END1->>WL1BEG0 INT_R_X7Y9/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][13] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX2 CLBLL_L_X4Y8/CLBLL_LL_A2 CLBLL_L_X4Y9/CLBLL_IMUX0 CLBLL_L_X4Y9/CLBLL_L_A3 CLBLM_R_X5Y8/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y8/CLBLM_M_AQ INT_L_X4Y8/IMUX_L2 INT_L_X4Y8/NL1BEG0 INT_L_X4Y8/NL1END_S3_0 INT_L_X4Y8/WR1END1 INT_L_X4Y9/IMUX_L0 INT_L_X4Y9/NL1END0 INT_R_X5Y8/LOGIC_OUTS4 INT_R_X5Y8/WR1BEG1 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y9/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X5Y8/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y8/INT_L.WR1END1->>IMUX_L2 INT_L_X4Y8/INT_L.WR1END1->>NL1BEG0 INT_L_X4Y9/INT_L.NL1END0->>IMUX_L0 INT_R_X5Y8/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[ar][15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][15] - 
wires: CLBLL_L_X4Y7/CLBLL_IMUX2 CLBLL_L_X4Y7/CLBLL_LL_A2 CLBLM_R_X5Y7/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y7/CLBLM_M_BQ INT_L_X4Y7/IMUX_L2 INT_L_X4Y7/WL1END0 INT_R_X5Y7/LOGIC_OUTS5 INT_R_X5Y7/WL1BEG0 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X5Y7/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X4Y7/INT_L.WL1END0->>IMUX_L2 INT_R_X5Y7/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][14] - 
wires: CLBLL_L_X4Y7/CLBLL_IMUX8 CLBLL_L_X4Y7/CLBLL_LL_A5 CLBLL_L_X4Y8/CLBLL_IMUX24 CLBLL_L_X4Y8/CLBLL_LL_B5 CLBLL_L_X4Y9/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y9/CLBLL_L_AQ INT_L_X4Y7/IMUX_L8 INT_L_X4Y7/SL1END0 INT_L_X4Y8/IMUX_L24 INT_L_X4Y8/SL1BEG0 INT_L_X4Y8/SL1END0 INT_L_X4Y9/LOGIC_OUTS_L0 INT_L_X4Y9/SL1BEG0 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y9/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X4Y7/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y8/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y8/INT_L.SL1END0->>SL1BEG0 INT_L_X4Y9/INT_L.LOGIC_OUTS_L0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[ar][16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][16] - 
wires: CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y5/CLBLM_M_BQ CLBLM_R_X5Y6/CLBLM_IMUX11 CLBLM_R_X5Y6/CLBLM_M_A4 INT_R_X5Y5/LOGIC_OUTS5 INT_R_X5Y5/NN2BEG1 INT_R_X5Y6/IMUX11 INT_R_X5Y6/NN2A1 INT_R_X5Y6/SR1END1 INT_R_X5Y7/NN2END1 INT_R_X5Y7/SR1BEG1 
pips: CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X5Y5/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X5Y6/INT_R.SR1END1->>IMUX11 INT_R_X5Y7/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][15] - 
wires: CLBLL_L_X4Y3/CLBLL_IMUX39 CLBLL_L_X4Y3/CLBLL_L_D3 CLBLL_L_X4Y7/CLBLL_LL_AQ CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y8/CLBLL_IMUX0 CLBLL_L_X4Y8/CLBLL_L_A3 CLBLM_R_X5Y6/CLBLM_IMUX7 CLBLM_R_X5Y6/CLBLM_M_A1 INT_L_X4Y3/IMUX_L39 INT_L_X4Y3/WL1END3 INT_L_X4Y4/WL1END_N1_3 INT_L_X4Y6/EL1BEG3 INT_L_X4Y6/SE2A0 INT_L_X4Y7/EL1BEG_N3 INT_L_X4Y7/LOGIC_OUTS_L4 INT_L_X4Y7/NR1BEG0 INT_L_X4Y7/SE2BEG0 INT_L_X4Y8/IMUX_L0 INT_L_X4Y8/NR1END0 INT_R_X5Y3/WL1BEG3 INT_R_X5Y4/SS2END0 INT_R_X5Y4/WL1BEG_N3 INT_R_X5Y5/SS2A0 INT_R_X5Y6/EL1END3 INT_R_X5Y6/IMUX7 INT_R_X5Y6/SE2END0 INT_R_X5Y6/SS2BEG0 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y7/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y3/INT_L.WL1END3->>IMUX_L39 INT_L_X4Y7/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X4Y7/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X4Y7/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X4Y8/INT_L.NR1END0->>IMUX_L0 INT_R_X5Y4/INT_R.SS2END0->>WL1BEG_N3 INT_R_X5Y6/INT_R.EL1END3->>IMUX7 INT_R_X5Y6/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rin[ar][17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][17] - 
wires: CLBLM_R_X7Y5/CLBLM_IMUX2 CLBLM_R_X7Y5/CLBLM_M_A2 CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y6/CLBLM_M_BQ INT_R_X7Y5/IMUX2 INT_R_X7Y5/SL1END1 INT_R_X7Y6/LOGIC_OUTS5 INT_R_X7Y6/SL1BEG1 
pips: CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y6/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y5/INT_R.SL1END1->>IMUX2 INT_R_X7Y6/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][16] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_EL1BEG3 BRAM_L_X6Y5/BRAM_EL1BEG3_0 CLBLL_L_X2Y2/CLBLL_IMUX16 CLBLL_L_X2Y2/CLBLL_L_B3 CLBLL_L_X2Y7/CLBLL_IMUX1 CLBLL_L_X2Y7/CLBLL_LL_A3 CLBLL_L_X4Y2/CLBLL_IMUX33 CLBLL_L_X4Y2/CLBLL_L_C1 CLBLL_L_X4Y2/CLBLL_SE2A0 CLBLL_L_X4Y6/CLBLL_WW2END0 CLBLM_R_X3Y2/CLBLM_SE2A0 CLBLM_R_X3Y6/CLBLM_WW2END0 CLBLM_R_X5Y5/CLBLM_EL1BEG3 CLBLM_R_X5Y6/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y6/CLBLM_M_AQ CLBLM_R_X7Y5/CLBLM_IMUX4 CLBLM_R_X7Y5/CLBLM_M_A6 INT_L_X2Y1/NR1BEG0 INT_L_X2Y1/SS6END0 INT_L_X2Y2/IMUX_L16 INT_L_X2Y2/NE2BEG0 INT_L_X2Y2/NR1END0 INT_L_X2Y2/SS6E0 INT_L_X2Y3/NE2A0 INT_L_X2Y3/SS6D0 INT_L_X2Y4/SS6C0 INT_L_X2Y5/SS6B0 INT_L_X2Y6/SS6A0 INT_L_X2Y7/IMUX_L1 INT_L_X2Y7/NW2END1 INT_L_X2Y7/SS6BEG0 INT_L_X4Y2/IMUX_L33 INT_L_X4Y2/SE2END0 INT_L_X4Y6/WW2A0 INT_L_X6Y5/EL1BEG2 INT_L_X6Y5/EL1END3 INT_R_X3Y2/NE2END_S3_0 INT_R_X3Y2/SE2A0 INT_R_X3Y3/NE2END0 INT_R_X3Y3/SE2BEG0 INT_R_X3Y6/NW2BEG1 INT_R_X3Y6/WW2END0 INT_R_X3Y7/NW2A1 INT_R_X5Y5/EL1BEG3 INT_R_X5Y6/EL1BEG_N3 INT_R_X5Y6/LOGIC_OUTS4 INT_R_X5Y6/WW2BEG0 INT_R_X7Y5/EL1END2 INT_R_X7Y5/IMUX4 VBRK_X18Y6/VBRK_EL1BEG3 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X5Y6/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X2Y1/INT_L.SS6END0->>NR1BEG0 INT_L_X2Y2/INT_L.NR1END0->>IMUX_L16 INT_L_X2Y2/INT_L.NR1END0->>NE2BEG0 INT_L_X2Y7/INT_L.NW2END1->>IMUX_L1 INT_L_X2Y7/INT_L.NW2END1->>SS6BEG0 INT_L_X4Y2/INT_L.SE2END0->>IMUX_L33 INT_L_X6Y5/INT_L.EL1END3->>EL1BEG2 INT_R_X3Y3/INT_R.NE2END0->>SE2BEG0 INT_R_X3Y6/INT_R.WW2END0->>NW2BEG1 INT_R_X5Y6/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X5Y6/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X7Y5/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rin[ar][18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][18] - 
wires: CLBLM_R_X7Y5/CLBLM_IMUX12 CLBLM_R_X7Y5/CLBLM_M_B6 CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y6/CLBLM_M_CQ INT_R_X7Y5/IMUX12 INT_R_X7Y5/SL1END2 INT_R_X7Y6/LOGIC_OUTS6 INT_R_X7Y6/SL1BEG2 
pips: CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y6/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X7Y5/INT_R.SL1END2->>IMUX12 INT_R_X7Y6/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][17] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_WW4B0 BRAM_L_X6Y5/BRAM_WW4B0_0 CLBLL_L_X2Y3/CLBLL_IMUX18 CLBLL_L_X2Y3/CLBLL_IMUX23 CLBLL_L_X2Y3/CLBLL_LL_B2 CLBLL_L_X2Y3/CLBLL_L_C3 CLBLL_L_X4Y5/CLBLL_WW4END0 CLBLM_R_X3Y5/CLBLM_WW4END0 CLBLM_R_X5Y5/CLBLM_WW4B0 CLBLM_R_X7Y5/CLBLM_IMUX17 CLBLM_R_X7Y5/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y5/CLBLM_M_AQ CLBLM_R_X7Y5/CLBLM_M_B3 CLBLM_R_X7Y6/CLBLM_IMUX0 CLBLM_R_X7Y6/CLBLM_L_A3 INT_L_X2Y3/IMUX_L18 INT_L_X2Y3/IMUX_L23 INT_L_X2Y3/SR1BEG_S0 INT_L_X2Y3/SR1END3 INT_L_X2Y4/SR1BEG3 INT_L_X2Y4/SR1END_N3_3 INT_L_X2Y4/WL1END2 INT_L_X4Y5/WW4C0 INT_L_X6Y5/WW4A0 INT_R_X3Y4/WL1BEG2 INT_R_X3Y4/WW4END_S0_0 INT_R_X3Y5/WW4END0 INT_R_X5Y5/WW4B0 INT_R_X7Y5/IMUX17 INT_R_X7Y5/LOGIC_OUTS4 INT_R_X7Y5/NR1BEG0 INT_R_X7Y5/WW4BEG0 INT_R_X7Y6/IMUX0 INT_R_X7Y6/NR1END0 VBRK_X18Y6/VBRK_WW4B0 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y5/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X2Y3/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X2Y3/INT_L.SR1END3->>IMUX_L23 INT_L_X2Y3/INT_L.SR1END3->>SR1BEG_S0 INT_L_X2Y4/INT_L.WL1END2->>SR1BEG3 INT_R_X3Y4/INT_R.WW4END_S0_0->>WL1BEG2 INT_R_X7Y5/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X7Y5/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y5/INT_R.LOGIC_OUTS4->>WW4BEG0 INT_R_X7Y6/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rin[ar][19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][19] - 
wires: CLBLM_L_X8Y4/CLBLM_SW2A3 CLBLM_L_X8Y5/CLBLM_SE2A3 CLBLM_R_X7Y4/CLBLM_IMUX7 CLBLM_R_X7Y4/CLBLM_M_A1 CLBLM_R_X7Y4/CLBLM_SW2A3 CLBLM_R_X7Y5/CLBLM_SE2A3 CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y6/CLBLM_M_DQ INT_L_X8Y4/SW2A3 INT_L_X8Y5/SE2END3 INT_L_X8Y5/SW2BEG3 INT_R_X7Y4/IMUX7 INT_R_X7Y4/SW2END3 INT_R_X7Y5/SE2A3 INT_R_X7Y5/SW2END_N0_3 INT_R_X7Y6/LOGIC_OUTS7 INT_R_X7Y6/SE2BEG3 
pips: CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y6/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X8Y5/INT_L.SE2END3->>SW2BEG3 INT_R_X7Y4/INT_R.SW2END3->>IMUX7 INT_R_X7Y6/INT_R.LOGIC_OUTS7->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][18] - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_SW4END1 BRAM_L_X6Y0/BRAM_SW4END1_1 CLBLL_L_X2Y2/CLBLL_IMUX8 CLBLL_L_X2Y2/CLBLL_LL_A5 CLBLL_L_X4Y2/CLBLL_NW2A1 CLBLM_R_X3Y2/CLBLM_IMUX25 CLBLM_R_X3Y2/CLBLM_L_B5 CLBLM_R_X3Y2/CLBLM_NW2A1 CLBLM_R_X5Y1/CLBLM_SW4END1 CLBLM_R_X7Y4/CLBLM_IMUX11 CLBLM_R_X7Y4/CLBLM_M_A4 CLBLM_R_X7Y5/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y5/CLBLM_M_BQ CLBLM_R_X7Y6/CLBLM_IMUX6 CLBLM_R_X7Y6/CLBLM_L_A1 INT_L_X2Y1/WL1END3 INT_L_X2Y2/IMUX_L8 INT_L_X2Y2/WL1END_N1_3 INT_L_X4Y1/NW2BEG1 INT_L_X4Y1/WL1END0 INT_L_X4Y2/NW2A1 INT_L_X6Y1/SW6E1 INT_L_X6Y2/SW6D1 INT_L_X6Y3/SW6C1 INT_L_X6Y4/SW6B1 INT_L_X6Y5/SW6A1 INT_L_X6Y6/EL1BEG3 INT_L_X6Y6/NL1BEG0 INT_L_X6Y6/NL1END_S3_0 INT_L_X6Y6/NW2END1 INT_L_X6Y7/EL1BEG_N3 INT_L_X6Y7/NL1END0 INT_R_X3Y1/WL1BEG3 INT_R_X3Y2/IMUX25 INT_R_X3Y2/NW2END1 INT_R_X3Y2/WL1BEG_N3 INT_R_X5Y1/SW6END1 INT_R_X5Y1/WL1BEG0 INT_R_X7Y4/IMUX11 INT_R_X7Y4/SL1END1 INT_R_X7Y5/LOGIC_OUTS5 INT_R_X7Y5/NW2BEG1 INT_R_X7Y5/SL1BEG1 INT_R_X7Y5/SW6BEG1 INT_R_X7Y6/EL1END3 INT_R_X7Y6/IMUX6 INT_R_X7Y6/NW2A1 VBRK_X18Y2/VBRK_SW4END1 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y2/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X4Y1/INT_L.WL1END0->>NW2BEG1 INT_L_X6Y6/INT_L.NW2END1->>NL1BEG0 INT_L_X6Y7/INT_L.NL1END0->>EL1BEG_N3 INT_R_X3Y2/INT_R.NW2END1->>IMUX25 INT_R_X3Y2/INT_R.NW2END1->>WL1BEG_N3 INT_R_X5Y1/INT_R.SW6END1->>WL1BEG0 INT_R_X7Y4/INT_R.SL1END1->>IMUX11 INT_R_X7Y5/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X7Y5/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X7Y5/INT_R.LOGIC_OUTS5->>SW6BEG1 INT_R_X7Y6/INT_R.EL1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rin[ar][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][1] - 
wires: CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y6/CLBLM_M_AMUX CLBLM_R_X7Y8/CLBLM_IMUX4 CLBLM_R_X7Y8/CLBLM_M_A6 INT_R_X7Y6/LOGIC_OUTS20 INT_R_X7Y6/NN2BEG2 INT_R_X7Y7/NN2A2 INT_R_X7Y8/IMUX4 INT_R_X7Y8/NN2END2 
pips: CLBLM_R_X7Y6/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X7Y6/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X7Y8/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][0] - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_NE2A1 BRAM_L_X6Y5/BRAM_NE2A1_2 CLBLL_L_X2Y7/CLBLL_IMUX7 CLBLL_L_X2Y7/CLBLL_LL_A1 CLBLL_L_X4Y6/CLBLL_IMUX9 CLBLL_L_X4Y6/CLBLL_LL_AQ CLBLL_L_X4Y6/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y6/CLBLL_L_A5 CLBLL_L_X4Y7/CLBLL_NW2A0 CLBLL_L_X4Y8/CLBLL_IMUX25 CLBLL_L_X4Y8/CLBLL_L_B5 CLBLL_L_X4Y8/CLBLL_SE2A0 CLBLM_R_X3Y7/CLBLM_BYP0 CLBLM_R_X3Y7/CLBLM_L_AX CLBLM_R_X3Y7/CLBLM_NW2A0 CLBLM_R_X3Y8/CLBLM_SE2A0 CLBLM_R_X5Y7/CLBLM_NE2A1 CLBLM_R_X7Y8/CLBLM_IMUX11 CLBLM_R_X7Y8/CLBLM_M_A4 INT_L_X2Y7/IMUX_L7 INT_L_X2Y7/NW2END_S0_0 INT_L_X2Y8/NE2BEG0 INT_L_X2Y8/NW2END0 INT_L_X2Y9/NE2A0 INT_L_X4Y6/ER1BEG1 INT_L_X4Y6/IMUX_L9 INT_L_X4Y6/LOGIC_OUTS_L4 INT_L_X4Y6/NW2BEG0 INT_L_X4Y7/NW2A0 INT_L_X4Y8/IMUX_L25 INT_L_X4Y8/SE2END0 INT_L_X6Y7/NE2BEG1 INT_L_X6Y7/NE2END1 INT_L_X6Y8/NE2A1 INT_R_X3Y6/NW2END_S0_0 INT_R_X3Y7/BYP0 INT_R_X3Y7/BYP_ALT0 INT_R_X3Y7/NW2BEG0 INT_R_X3Y7/NW2END0 INT_R_X3Y8/NE2END_S3_0 INT_R_X3Y8/NW2A0 INT_R_X3Y8/SE2A0 INT_R_X3Y9/NE2END0 INT_R_X3Y9/SE2BEG0 INT_R_X5Y6/ER1END1 INT_R_X5Y6/NE2BEG1 INT_R_X5Y7/NE2A1 INT_R_X7Y8/IMUX11 INT_R_X7Y8/NE2END1 VBRK_X18Y8/VBRK_NE2A1 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y6/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X3Y7/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X2Y7/INT_L.NW2END_S0_0->>IMUX_L7 INT_L_X2Y8/INT_L.NW2END0->>NE2BEG0 INT_L_X4Y6/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X4Y6/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X4Y6/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X4Y8/INT_L.SE2END0->>IMUX_L25 INT_L_X6Y7/INT_L.NE2END1->>NE2BEG1 INT_R_X3Y7/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y7/INT_R.NW2END0->>BYP_ALT0 INT_R_X3Y7/INT_R.NW2END0->>NW2BEG0 INT_R_X3Y9/INT_R.NE2END0->>SE2BEG0 INT_R_X5Y6/INT_R.ER1END1->>NE2BEG1 INT_R_X7Y8/INT_R.NE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

rin[ar][20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][20] - 
wires: CLBLM_L_X8Y5/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y5/CLBLM_M_AQ CLBLM_L_X8Y5/CLBLM_WR1END1 CLBLM_R_X7Y5/CLBLM_IMUX3 CLBLM_R_X7Y5/CLBLM_L_A2 CLBLM_R_X7Y5/CLBLM_WR1END1 INT_L_X8Y5/LOGIC_OUTS_L4 INT_L_X8Y5/WR1BEG1 INT_R_X7Y5/IMUX3 INT_R_X7Y5/WR1END1 
pips: CLBLM_L_X8Y5/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X8Y5/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X7Y5/INT_R.WR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][19] - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_NW4END0 BRAM_L_X6Y0/BRAM_SW2A0_3 BRAM_L_X6Y5/BRAM_EE2BEG3_3 BRAM_L_X6Y5/BRAM_NW4END0_3 CLBLL_L_X4Y1/CLBLL_IMUX7 CLBLL_L_X4Y1/CLBLL_LL_A1 CLBLL_L_X4Y3/CLBLL_WW2END0 CLBLM_R_X3Y3/CLBLM_IMUX42 CLBLM_R_X3Y3/CLBLM_L_D6 CLBLM_R_X3Y3/CLBLM_WW2END0 CLBLM_R_X5Y3/CLBLM_SW2A0 CLBLM_R_X5Y8/CLBLM_EE2BEG3 CLBLM_R_X5Y8/CLBLM_NW4END0 CLBLM_R_X7Y4/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y4/CLBLM_M_AQ CLBLM_R_X7Y5/CLBLM_IMUX0 CLBLM_R_X7Y5/CLBLM_L_A3 CLBLM_R_X7Y8/CLBLM_IMUX14 CLBLM_R_X7Y8/CLBLM_L_B1 INT_L_X4Y1/IMUX_L7 INT_L_X4Y1/WL1END3 INT_L_X4Y2/WL1END_N1_3 INT_L_X4Y3/WW2A0 INT_L_X6Y3/SW2A0 INT_L_X6Y4/NW6A0 INT_L_X6Y4/SW2BEG0 INT_L_X6Y4/WR1END1 INT_L_X6Y5/NW6B0 INT_L_X6Y6/NW6C0 INT_L_X6Y7/NW6D0 INT_L_X6Y8/EE2A3 INT_L_X6Y8/NW6E0 INT_R_X3Y3/IMUX42 INT_R_X3Y3/WW2END0 INT_R_X5Y1/WL1BEG3 INT_R_X5Y2/SL1END0 INT_R_X5Y2/WL1BEG_N3 INT_R_X5Y3/SL1BEG0 INT_R_X5Y3/SW2END0 INT_R_X5Y3/WW2BEG0 INT_R_X5Y7/NW6END_S0_0 INT_R_X5Y8/EE2BEG3 INT_R_X5Y8/NL1BEG_N3 INT_R_X5Y8/NW6END0 INT_R_X7Y4/LOGIC_OUTS4 INT_R_X7Y4/NR1BEG0 INT_R_X7Y4/NW6BEG0 INT_R_X7Y4/WR1BEG1 INT_R_X7Y5/IMUX0 INT_R_X7Y5/NR1END0 INT_R_X7Y8/EE2END3 INT_R_X7Y8/IMUX14 VBRK_X18Y4/VBRK_SW2A0 VBRK_X18Y9/VBRK_EE2BEG3 VBRK_X18Y9/VBRK_NW4END0 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y4/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X4Y1/INT_L.WL1END3->>IMUX_L7 INT_L_X6Y4/INT_L.WR1END1->>SW2BEG0 INT_R_X3Y3/INT_R.WW2END0->>IMUX42 INT_R_X5Y2/INT_R.SL1END0->>WL1BEG_N3 INT_R_X5Y3/INT_R.SW2END0->>SL1BEG0 INT_R_X5Y3/INT_R.SW2END0->>WW2BEG0 INT_R_X5Y8/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X5Y8/INT_R.NW6END0->>NL1BEG_N3 INT_R_X7Y4/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y4/INT_R.LOGIC_OUTS4->>NW6BEG0 INT_R_X7Y4/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X7Y5/INT_R.NR1END0->>IMUX0 INT_R_X7Y8/INT_R.EE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rin[ar][21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][21] - 
wires: CLBLM_L_X8Y7/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y7/CLBLM_M_BQ CLBLM_L_X8Y8/CLBLM_NW2A1 CLBLM_R_X7Y8/CLBLM_IMUX18 CLBLM_R_X7Y8/CLBLM_M_B2 CLBLM_R_X7Y8/CLBLM_NW2A1 INT_L_X8Y7/LOGIC_OUTS_L5 INT_L_X8Y7/NW2BEG1 INT_L_X8Y8/NW2A1 INT_R_X7Y8/IMUX18 INT_R_X7Y8/NW2END1 
pips: CLBLM_L_X8Y7/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X8Y7/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X7Y8/INT_R.NW2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][20] - 
wires: BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_ER1BEG0 BRAM_L_X6Y5/BRAM_ER1BEG0_2 BRAM_L_X6Y5/BRAM_WW2END3_1 CLBLL_L_X4Y2/CLBLL_SW4END3 CLBLM_R_X3Y2/CLBLM_IMUX10 CLBLM_R_X3Y2/CLBLM_IMUX33 CLBLM_R_X3Y2/CLBLM_L_A4 CLBLM_R_X3Y2/CLBLM_L_C1 CLBLM_R_X3Y2/CLBLM_SW4END3 CLBLM_R_X5Y6/CLBLM_WW2END3 CLBLM_R_X5Y7/CLBLM_ER1BEG0 CLBLM_R_X7Y5/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y5/CLBLM_L_AQ CLBLM_R_X7Y8/CLBLM_IMUX16 CLBLM_R_X7Y8/CLBLM_IMUX17 CLBLM_R_X7Y8/CLBLM_L_B3 CLBLM_R_X7Y8/CLBLM_M_B3 INT_L_X4Y2/SW6E3 INT_L_X4Y3/SW6D3 INT_L_X4Y4/SW6C3 INT_L_X4Y5/SW6B3 INT_L_X4Y6/SW6A3 INT_L_X6Y6/WW2A3 INT_L_X6Y7/ER1END0 INT_L_X6Y7/NE2BEG0 INT_L_X6Y8/NE2A0 INT_R_X3Y2/IMUX10 INT_R_X3Y2/IMUX33 INT_R_X3Y2/SR1BEG_S0 INT_R_X3Y2/SW6END3 INT_R_X3Y3/SW6END_N0_3 INT_R_X5Y6/ER1BEG_S0 INT_R_X5Y6/SW6BEG3 INT_R_X5Y6/WW2END3 INT_R_X5Y7/ER1BEG0 INT_R_X5Y7/WW2END_N0_3 INT_R_X7Y5/LOGIC_OUTS0 INT_R_X7Y5/NN2BEG0 INT_R_X7Y6/NN2A0 INT_R_X7Y6/NN2END_S2_0 INT_R_X7Y6/WW2BEG3 INT_R_X7Y7/NE2END_S3_0 INT_R_X7Y7/NN2END0 INT_R_X7Y8/IMUX16 INT_R_X7Y8/IMUX17 INT_R_X7Y8/NE2END0 VBRK_X18Y7/VBRK_WW2END3 VBRK_X18Y8/VBRK_ER1BEG0 
pips: CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y5/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X6Y7/INT_L.ER1END0->>NE2BEG0 INT_R_X3Y2/INT_R.SR1BEG_S0->>IMUX10 INT_R_X3Y2/INT_R.SR1BEG_S0->>IMUX33 INT_R_X3Y2/INT_R.SW6END3->>SR1BEG_S0 INT_R_X5Y6/INT_R.WW2END3->>ER1BEG_S0 INT_R_X5Y6/INT_R.WW2END3->>SW6BEG3 INT_R_X7Y5/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X7Y6/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X7Y8/INT_R.NE2END0->>IMUX16 INT_R_X7Y8/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rin[ar][22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][22] - 
wires: CLBLM_R_X7Y6/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y6/CLBLM_M_BMUX CLBLM_R_X7Y7/CLBLM_IMUX22 CLBLM_R_X7Y7/CLBLM_M_C3 INT_R_X7Y6/LOGIC_OUTS21 INT_R_X7Y6/NR1BEG3 INT_R_X7Y7/IMUX22 INT_R_X7Y7/NR1END3 
pips: CLBLM_R_X7Y6/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_R_X7Y6/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X7Y7/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][21] - 
wires: BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_WW2END1 BRAM_L_X6Y5/BRAM_WW2END1_3 CLBLL_L_X4Y1/CLBLL_IMUX27 CLBLL_L_X4Y1/CLBLL_LL_B4 CLBLL_L_X4Y1/CLBLL_SE2A1 CLBLL_L_X4Y8/CLBLL_WW2END1 CLBLM_R_X3Y1/CLBLM_SE2A1 CLBLM_R_X3Y3/CLBLM_IMUX14 CLBLM_R_X3Y3/CLBLM_L_B1 CLBLM_R_X3Y8/CLBLM_IMUX7 CLBLM_R_X3Y8/CLBLM_M_A1 CLBLM_R_X3Y8/CLBLM_WW2END1 CLBLM_R_X5Y8/CLBLM_WW2END1 CLBLM_R_X7Y7/CLBLM_IMUX29 CLBLM_R_X7Y7/CLBLM_M_C2 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y8/CLBLM_M_BQ INT_L_X4Y1/IMUX_L27 INT_L_X4Y1/SE2END1 INT_L_X4Y8/WW2A1 INT_L_X6Y8/WW2A1 INT_R_X3Y1/SE2A1 INT_R_X3Y2/NR1BEG1 INT_R_X3Y2/SE2BEG1 INT_R_X3Y2/SS6END1 INT_R_X3Y3/GFAN1 INT_R_X3Y3/IMUX14 INT_R_X3Y3/NR1END1 INT_R_X3Y3/SS6E1 INT_R_X3Y4/SS6D1 INT_R_X3Y5/SS6C1 INT_R_X3Y6/SS6B1 INT_R_X3Y7/SS6A1 INT_R_X3Y8/BYP_ALT5 INT_R_X3Y8/BYP_BOUNCE5 INT_R_X3Y8/IMUX7 INT_R_X3Y8/SS6BEG1 INT_R_X3Y8/WW2END1 INT_R_X5Y8/WW2BEG1 INT_R_X5Y8/WW2END1 INT_R_X7Y7/IMUX29 INT_R_X7Y7/SR1END2 INT_R_X7Y8/LOGIC_OUTS5 INT_R_X7Y8/SR1BEG2 INT_R_X7Y8/WW2BEG1 VBRK_X18Y9/VBRK_WW2END1 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y7/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y8/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X4Y1/INT_L.SE2END1->>IMUX_L27 INT_R_X3Y2/INT_R.SS6END1->>NR1BEG1 INT_R_X3Y2/INT_R.SS6END1->>SE2BEG1 INT_R_X3Y3/INT_R.GFAN1->>IMUX14 INT_R_X3Y3/INT_R.NR1END1->>GFAN1 INT_R_X3Y8/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y8/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X3Y8/INT_R.WW2END1->>BYP_ALT5 INT_R_X3Y8/INT_R.WW2END1->>SS6BEG1 INT_R_X5Y8/INT_R.WW2END1->>WW2BEG1 INT_R_X7Y7/INT_R.SR1END2->>IMUX29 INT_R_X7Y8/INT_R.LOGIC_OUTS5->>SR1BEG2 INT_R_X7Y8/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[ar][23]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_EL1BEG0 BRAM_INT_INTERFACE_L_X6Y9/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y5/BRAM_EE2BEG1_4 BRAM_L_X6Y5/BRAM_EL1BEG0_3 CLBLL_L_X4Y6/CLBLL_EE2BEG2 CLBLL_L_X4Y6/CLBLL_ER1BEG1 CLBLL_L_X4Y6/CLBLL_FAN7 CLBLL_L_X4Y6/CLBLL_LL_CE CLBLL_L_X4Y7/CLBLL_FAN7 CLBLL_L_X4Y7/CLBLL_LL_CE CLBLL_L_X4Y9/CLBLL_FAN6 CLBLL_L_X4Y9/CLBLL_L_CE CLBLM_L_X8Y8/CLBLM_FAN6 CLBLM_L_X8Y8/CLBLM_L_CE CLBLM_L_X8Y8/CLBLM_SE2A1 CLBLM_R_X3Y6/CLBLM_EE2BEG2 CLBLM_R_X3Y6/CLBLM_ER1BEG1 CLBLM_R_X3Y6/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y6/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y6/CLBLM_L_A CLBLM_R_X3Y6/CLBLM_L_AMUX CLBLM_R_X5Y6/CLBLM_FAN7 CLBLM_R_X5Y6/CLBLM_M_CE CLBLM_R_X5Y7/CLBLM_FAN6 CLBLM_R_X5Y7/CLBLM_L_CE CLBLM_R_X5Y8/CLBLM_EL1BEG0 CLBLM_R_X5Y8/CLBLM_FAN6 CLBLM_R_X5Y8/CLBLM_FAN7 CLBLM_R_X5Y8/CLBLM_L_CE CLBLM_R_X5Y8/CLBLM_M_CE CLBLM_R_X5Y9/CLBLM_EE2BEG1 CLBLM_R_X5Y9/CLBLM_FAN7 CLBLM_R_X5Y9/CLBLM_M_CE CLBLM_R_X7Y4/CLBLM_FAN7 CLBLM_R_X7Y4/CLBLM_M_CE CLBLM_R_X7Y5/CLBLM_FAN6 CLBLM_R_X7Y5/CLBLM_FAN7 CLBLM_R_X7Y5/CLBLM_L_CE CLBLM_R_X7Y5/CLBLM_M_CE CLBLM_R_X7Y7/CLBLM_FAN6 CLBLM_R_X7Y7/CLBLM_FAN7 CLBLM_R_X7Y7/CLBLM_L_CE CLBLM_R_X7Y7/CLBLM_M_CE CLBLM_R_X7Y8/CLBLM_FAN7 CLBLM_R_X7Y8/CLBLM_M_CE CLBLM_R_X7Y8/CLBLM_SE2A1 CLBLM_R_X7Y9/CLBLM_FAN6 CLBLM_R_X7Y9/CLBLM_L_CE INT_L_X4Y6/EE2A2 INT_L_X4Y6/ER1END1 INT_L_X4Y6/FAN_ALT7 INT_L_X4Y6/FAN_L7 INT_L_X4Y6/NE2BEG1 INT_L_X4Y6/NR1BEG1 INT_L_X4Y7/FAN_ALT7 INT_L_X4Y7/FAN_L7 INT_L_X4Y7/GFAN1 INT_L_X4Y7/NE2A1 INT_L_X4Y7/NE2BEG1 INT_L_X4Y7/NN2BEG1 INT_L_X4Y7/NR1END1 INT_L_X4Y8/NE2A1 INT_L_X4Y8/NN2A1 INT_L_X4Y9/FAN_ALT6 INT_L_X4Y9/FAN_L6 INT_L_X4Y9/NN2END1 INT_L_X6Y7/EL1END_S3_0 INT_L_X6Y8/EL1END0 INT_L_X6Y8/ER1BEG1 INT_L_X6Y9/EE2A1 INT_L_X8Y8/FAN_ALT6 INT_L_X8Y8/FAN_L6 INT_L_X8Y8/SE2END1 INT_R_X3Y6/EE2BEG2 INT_R_X3Y6/ER1BEG1 INT_R_X3Y6/LOGIC_OUTS16 INT_R_X3Y6/LOGIC_OUTS8 INT_R_X5Y6/EE2END2 INT_R_X5Y6/FAN7 INT_R_X5Y6/FAN_ALT7 INT_R_X5Y7/FAN6 INT_R_X5Y7/FAN_ALT6 INT_R_X5Y7/NE2END1 INT_R_X5Y8/BYP_ALT4 INT_R_X5Y8/BYP_BOUNCE4 INT_R_X5Y8/EL1BEG0 INT_R_X5Y8/FAN6 INT_R_X5Y8/FAN7 INT_R_X5Y8/FAN_ALT6 INT_R_X5Y8/FAN_ALT7 INT_R_X5Y8/NE2END1 INT_R_X5Y8/NR1BEG1 INT_R_X5Y9/EE2BEG1 INT_R_X5Y9/FAN7 INT_R_X5Y9/FAN_ALT7 INT_R_X5Y9/GFAN1 INT_R_X5Y9/NR1END1 INT_R_X7Y4/FAN7 INT_R_X7Y4/FAN_ALT7 INT_R_X7Y4/SS2END1 INT_R_X7Y5/FAN6 INT_R_X7Y5/FAN7 INT_R_X7Y5/FAN_ALT6 INT_R_X7Y5/FAN_ALT7 INT_R_X7Y5/SS2A1 INT_R_X7Y5/SS2END1 INT_R_X7Y6/SL1END1 INT_R_X7Y6/SS2A1 INT_R_X7Y6/SS2BEG1 INT_R_X7Y7/FAN6 INT_R_X7Y7/FAN7 INT_R_X7Y7/FAN_ALT6 INT_R_X7Y7/FAN_ALT7 INT_R_X7Y7/SL1BEG1 INT_R_X7Y7/SL1END1 INT_R_X7Y7/SS2BEG1 INT_R_X7Y7/SS2END1 INT_R_X7Y8/ER1END1 INT_R_X7Y8/FAN7 INT_R_X7Y8/FAN_ALT7 INT_R_X7Y8/SE2A1 INT_R_X7Y8/SL1BEG1 INT_R_X7Y8/SS2A1 INT_R_X7Y9/EE2END1 INT_R_X7Y9/FAN6 INT_R_X7Y9/FAN_ALT6 INT_R_X7Y9/SE2BEG1 INT_R_X7Y9/SS2BEG1 VBRK_X18Y10/VBRK_EE2BEG1 VBRK_X18Y9/VBRK_EL1BEG0 
pips: CLBLL_L_X4Y6/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y7/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y9/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X8Y8/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y6/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X3Y6/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y6/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y6/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y7/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y8/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y8/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y9/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y4/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y5/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y5/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y7/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y7/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y8/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y9/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y6/INT_L.ER1END1->>FAN_ALT7 INT_L_X4Y6/INT_L.ER1END1->>NE2BEG1 INT_L_X4Y6/INT_L.ER1END1->>NR1BEG1 INT_L_X4Y6/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y7/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y7/INT_L.GFAN1->>FAN_ALT7 INT_L_X4Y7/INT_L.NR1END1->>GFAN1 INT_L_X4Y7/INT_L.NR1END1->>NE2BEG1 INT_L_X4Y7/INT_L.NR1END1->>NN2BEG1 INT_L_X4Y9/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y9/INT_L.NN2END1->>FAN_ALT6 INT_L_X6Y8/INT_L.EL1END0->>ER1BEG1 INT_L_X8Y8/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y8/INT_L.SE2END1->>FAN_ALT6 INT_R_X3Y6/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X3Y6/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X5Y6/INT_R.EE2END2->>FAN_ALT7 INT_R_X5Y6/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y7/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y7/INT_R.NE2END1->>FAN_ALT6 INT_R_X5Y8/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y8/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X5Y8/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y8/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y8/INT_R.NE2END1->>BYP_ALT4 INT_R_X5Y8/INT_R.NE2END1->>EL1BEG0 INT_R_X5Y8/INT_R.NE2END1->>FAN_ALT6 INT_R_X5Y8/INT_R.NE2END1->>NR1BEG1 INT_R_X5Y9/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y9/INT_R.GFAN1->>FAN_ALT7 INT_R_X5Y9/INT_R.NR1END1->>EE2BEG1 INT_R_X5Y9/INT_R.NR1END1->>GFAN1 INT_R_X7Y4/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y4/INT_R.SS2END1->>FAN_ALT7 INT_R_X7Y5/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y5/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y5/INT_R.SS2END1->>FAN_ALT6 INT_R_X7Y5/INT_R.SS2END1->>FAN_ALT7 INT_R_X7Y6/INT_R.SL1END1->>SS2BEG1 INT_R_X7Y7/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y7/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y7/INT_R.SL1END1->>FAN_ALT6 INT_R_X7Y7/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y7/INT_R.SS2END1->>FAN_ALT7 INT_R_X7Y7/INT_R.SS2END1->>SS2BEG1 INT_R_X7Y8/INT_R.ER1END1->>FAN_ALT7 INT_R_X7Y8/INT_R.ER1END1->>SL1BEG1 INT_R_X7Y8/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y9/INT_R.EE2END1->>FAN_ALT6 INT_R_X7Y9/INT_R.EE2END1->>SE2BEG1 INT_R_X7Y9/INT_R.EE2END1->>SS2BEG1 INT_R_X7Y9/INT_R.FAN_ALT6->>FAN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

rin[ar][23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][23] - 
wires: CLBLM_L_X8Y4/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y4/CLBLM_M_AQ CLBLM_L_X8Y4/CLBLM_WR1END1 CLBLM_R_X7Y4/CLBLM_IMUX18 CLBLM_R_X7Y4/CLBLM_M_B2 CLBLM_R_X7Y4/CLBLM_WR1END1 INT_L_X8Y4/LOGIC_OUTS_L4 INT_L_X8Y4/WR1BEG1 INT_R_X7Y4/IMUX18 INT_R_X7Y4/WR1END1 
pips: CLBLM_L_X8Y4/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X8Y4/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X7Y4/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][22] - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_WW4B2 BRAM_L_X6Y0/BRAM_WW2END3_4 BRAM_L_X6Y5/BRAM_WW4B2_2 CLBLL_L_X4Y4/CLBLL_WW2END3 CLBLL_L_X4Y7/CLBLL_WW4END2 CLBLM_R_X3Y3/CLBLM_IMUX17 CLBLM_R_X3Y3/CLBLM_M_B3 CLBLM_R_X3Y4/CLBLM_IMUX7 CLBLM_R_X3Y4/CLBLM_M_A1 CLBLM_R_X3Y4/CLBLM_WW2END3 CLBLM_R_X3Y7/CLBLM_WW4END2 CLBLM_R_X3Y8/CLBLM_IMUX2 CLBLM_R_X3Y8/CLBLM_M_A2 CLBLM_R_X5Y4/CLBLM_WW2END3 CLBLM_R_X5Y7/CLBLM_WW4B2 CLBLM_R_X7Y4/CLBLM_IMUX15 CLBLM_R_X7Y4/CLBLM_M_B1 CLBLM_R_X7Y7/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y7/CLBLM_M_CQ INT_L_X4Y4/WW2A3 INT_L_X4Y7/WW4C2 INT_L_X6Y4/WW2A3 INT_L_X6Y7/WW4A2 INT_R_X3Y3/IMUX17 INT_R_X3Y3/SL1END0 INT_R_X3Y4/IMUX7 INT_R_X3Y4/SL1BEG0 INT_R_X3Y4/SR1BEG_S0 INT_R_X3Y4/WW2END3 INT_R_X3Y5/WW2END_N0_3 INT_R_X3Y7/NL1BEG1 INT_R_X3Y7/WW4END2 INT_R_X3Y8/IMUX2 INT_R_X3Y8/NL1END1 INT_R_X5Y4/WW2BEG3 INT_R_X5Y4/WW2END3 INT_R_X5Y5/WW2END_N0_3 INT_R_X5Y7/WW4B2 INT_R_X7Y4/IMUX15 INT_R_X7Y4/SL1END3 INT_R_X7Y4/WW2BEG3 INT_R_X7Y5/SL1BEG3 INT_R_X7Y5/SL1END3 INT_R_X7Y6/SL1BEG3 INT_R_X7Y6/SR1END3 INT_R_X7Y7/LOGIC_OUTS6 INT_R_X7Y7/SR1BEG3 INT_R_X7Y7/SR1END_N3_3 INT_R_X7Y7/WW4BEG2 VBRK_X18Y5/VBRK_WW2END3 VBRK_X18Y8/VBRK_WW4B2 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y7/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X3Y3/INT_R.SL1END0->>IMUX17 INT_R_X3Y4/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X3Y4/INT_R.WW2END3->>IMUX7 INT_R_X3Y4/INT_R.WW2END3->>SR1BEG_S0 INT_R_X3Y7/INT_R.WW4END2->>NL1BEG1 INT_R_X3Y8/INT_R.NL1END1->>IMUX2 INT_R_X5Y4/INT_R.WW2END3->>WW2BEG3 INT_R_X7Y4/INT_R.SL1END3->>IMUX15 INT_R_X7Y4/INT_R.SL1END3->>WW2BEG3 INT_R_X7Y5/INT_R.SL1END3->>SL1BEG3 INT_R_X7Y6/INT_R.SR1END3->>SL1BEG3 INT_R_X7Y7/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X7Y7/INT_R.LOGIC_OUTS6->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rin[ar][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][1] - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_WW2END0 BRAM_L_X6Y0/BRAM_WW2END0_4 CLBLM_R_X5Y4/CLBLM_IMUX9 CLBLM_R_X5Y4/CLBLM_L_A5 CLBLM_R_X5Y4/CLBLM_WW2END0 CLBLM_R_X7Y5/CLBLM_IMUX14 CLBLM_R_X7Y5/CLBLM_L_B1 CLBLM_R_X7Y6/CLBLM_BYP5 CLBLM_R_X7Y6/CLBLM_IMUX9 CLBLM_R_X7Y6/CLBLM_L_A5 CLBLM_R_X7Y6/CLBLM_L_BX CLBLM_R_X7Y8/CLBLM_IMUX33 CLBLM_R_X7Y8/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y8/CLBLM_L_C1 CLBLM_R_X7Y8/CLBLM_M_AQ INT_L_X6Y4/WW2A0 INT_R_X5Y4/IMUX9 INT_R_X5Y4/WW2END0 INT_R_X7Y4/SS2END0 INT_R_X7Y4/WW2BEG0 INT_R_X7Y5/FAN_BOUNCE_S3_2 INT_R_X7Y5/IMUX14 INT_R_X7Y5/SS2A0 INT_R_X7Y6/BYP5 INT_R_X7Y6/BYP_ALT0 INT_R_X7Y6/BYP_ALT5 INT_R_X7Y6/BYP_BOUNCE0 INT_R_X7Y6/FAN_ALT2 INT_R_X7Y6/FAN_BOUNCE2 INT_R_X7Y6/IMUX9 INT_R_X7Y6/SS2BEG0 INT_R_X7Y6/SS2END0 INT_R_X7Y7/SS2A0 INT_R_X7Y8/IMUX33 INT_R_X7Y8/LOGIC_OUTS4 INT_R_X7Y8/SS2BEG0 VBRK_X18Y5/VBRK_WW2END0 
pips: CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y6/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y8/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y4/INT_R.WW2END0->>IMUX9 INT_R_X7Y4/INT_R.SS2END0->>WW2BEG0 INT_R_X7Y5/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X7Y6/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y6/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y6/INT_R.BYP_BOUNCE0->>BYP_ALT5 INT_R_X7Y6/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y6/INT_R.SS2END0->>BYP_ALT0 INT_R_X7Y6/INT_R.SS2END0->>FAN_ALT2 INT_R_X7Y6/INT_R.SS2END0->>IMUX9 INT_R_X7Y6/INT_R.SS2END0->>SS2BEG0 INT_R_X7Y8/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X7Y8/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[ar][31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y5/BRAM_EE2BEG1_2 BRAM_L_X6Y5/BRAM_EE2BEG1_3 CLBLM_L_X8Y8/CLBLM_CTRL0 CLBLM_L_X8Y8/CLBLM_ER1BEG2 CLBLM_L_X8Y8/CLBLM_L_SR CLBLM_R_X5Y6/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y6/CLBLM_L_B CLBLM_R_X5Y7/CLBLM_CTRL0 CLBLM_R_X5Y7/CLBLM_EE2BEG1 CLBLM_R_X5Y7/CLBLM_L_SR CLBLM_R_X5Y8/CLBLM_CTRL0 CLBLM_R_X5Y8/CLBLM_EE2BEG1 CLBLM_R_X5Y8/CLBLM_L_SR CLBLM_R_X7Y7/CLBLM_CTRL0 CLBLM_R_X7Y7/CLBLM_L_SR CLBLM_R_X7Y8/CLBLM_ER1BEG2 INT_L_X6Y7/EE2A1 INT_L_X6Y8/EE2A1 INT_L_X8Y8/CTRL_L0 INT_L_X8Y8/ER1END2 INT_R_X5Y6/LOGIC_OUTS9 INT_R_X5Y6/NR1BEG1 INT_R_X5Y7/CTRL0 INT_R_X5Y7/EE2BEG1 INT_R_X5Y7/GFAN0 INT_R_X5Y7/NR1BEG1 INT_R_X5Y7/NR1END1 INT_R_X5Y8/CTRL0 INT_R_X5Y8/EE2BEG1 INT_R_X5Y8/GFAN0 INT_R_X5Y8/NR1END1 INT_R_X7Y7/BYP_ALT4 INT_R_X7Y7/BYP_BOUNCE4 INT_R_X7Y7/CTRL0 INT_R_X7Y7/EE2END1 INT_R_X7Y8/EE2END1 INT_R_X7Y8/ER1BEG2 VBRK_X18Y8/VBRK_EE2BEG1 VBRK_X18Y9/VBRK_EE2BEG1 
pips: CLBLM_L_X8Y8/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y6/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y7/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y8/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y7/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X8Y8/INT_L.ER1END2->>CTRL_L0 INT_R_X5Y6/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X5Y7/INT_R.GFAN0->>CTRL0 INT_R_X5Y7/INT_R.NR1END1->>EE2BEG1 INT_R_X5Y7/INT_R.NR1END1->>GFAN0 INT_R_X5Y7/INT_R.NR1END1->>NR1BEG1 INT_R_X5Y8/INT_R.GFAN0->>CTRL0 INT_R_X5Y8/INT_R.NR1END1->>EE2BEG1 INT_R_X5Y8/INT_R.NR1END1->>GFAN0 INT_R_X7Y7/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y7/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X7Y7/INT_R.EE2END1->>BYP_ALT4 INT_R_X7Y8/INT_R.EE2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

rin[ar][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][2] - 
wires: BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_WL1END0 BRAM_L_X6Y5/BRAM_WL1END0_1 CLBLM_L_X8Y6/CLBLM_IMUX2 CLBLM_L_X8Y6/CLBLM_M_A2 CLBLM_L_X8Y6/CLBLM_NE2A1 CLBLM_L_X8Y6/CLBLM_WR1END2 CLBLM_R_X5Y6/CLBLM_IMUX9 CLBLM_R_X5Y6/CLBLM_L_A5 CLBLM_R_X5Y6/CLBLM_WL1END0 CLBLM_R_X7Y5/CLBLM_IMUX30 CLBLM_R_X7Y5/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y5/CLBLM_L_BQ CLBLM_R_X7Y5/CLBLM_L_C5 CLBLM_R_X7Y6/CLBLM_BYP2 CLBLM_R_X7Y6/CLBLM_IMUX10 CLBLM_R_X7Y6/CLBLM_L_A4 CLBLM_R_X7Y6/CLBLM_L_CX CLBLM_R_X7Y6/CLBLM_NE2A1 CLBLM_R_X7Y6/CLBLM_WR1END2 INT_L_X6Y6/WL1BEG0 INT_L_X6Y6/WR1END2 INT_L_X8Y6/IMUX_L2 INT_L_X8Y6/NE2END1 INT_L_X8Y6/WR1BEG2 INT_R_X5Y6/IMUX9 INT_R_X5Y6/WL1END0 INT_R_X7Y5/IMUX30 INT_R_X7Y5/LOGIC_OUTS1 INT_R_X7Y5/NE2BEG1 INT_R_X7Y5/NR1BEG1 INT_R_X7Y5/SR1END2 INT_R_X7Y6/BYP2 INT_R_X7Y6/BYP_ALT2 INT_R_X7Y6/GFAN1 INT_R_X7Y6/IMUX10 INT_R_X7Y6/NE2A1 INT_R_X7Y6/NR1END1 INT_R_X7Y6/SR1BEG2 INT_R_X7Y6/WR1BEG2 INT_R_X7Y6/WR1END2 VBRK_X18Y7/VBRK_WL1END0 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y5/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y6/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X6Y6/INT_L.WR1END2->>WL1BEG0 INT_L_X8Y6/INT_L.NE2END1->>IMUX_L2 INT_L_X8Y6/INT_L.NE2END1->>WR1BEG2 INT_R_X5Y6/INT_R.WL1END0->>IMUX9 INT_R_X7Y5/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X7Y5/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y5/INT_R.SR1END2->>IMUX30 INT_R_X7Y6/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y6/INT_R.GFAN1->>BYP_ALT2 INT_R_X7Y6/INT_R.NR1END1->>GFAN1 INT_R_X7Y6/INT_R.NR1END1->>IMUX10 INT_R_X7Y6/INT_R.NR1END1->>WR1BEG2 INT_R_X7Y6/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

rin[ar][4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][3] - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_SW2A1 BRAM_L_X6Y0/BRAM_SW2A1_4 CLBLM_L_X8Y5/CLBLM_EL1BEG1 CLBLM_L_X8Y6/CLBLM_BYP3 CLBLM_L_X8Y6/CLBLM_IMUX15 CLBLM_L_X8Y6/CLBLM_M_B1 CLBLM_L_X8Y6/CLBLM_M_CX CLBLM_R_X5Y4/CLBLM_IMUX26 CLBLM_R_X5Y4/CLBLM_L_B4 CLBLM_R_X5Y4/CLBLM_SW2A1 CLBLM_R_X7Y5/CLBLM_EL1BEG1 CLBLM_R_X7Y5/CLBLM_IMUX36 CLBLM_R_X7Y5/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y5/CLBLM_L_CQ CLBLM_R_X7Y5/CLBLM_L_D2 CLBLM_R_X7Y8/CLBLM_IMUX25 CLBLM_R_X7Y8/CLBLM_L_B5 INT_L_X6Y4/SW2A1 INT_L_X6Y5/SW2BEG1 INT_L_X6Y5/WL1END1 INT_L_X8Y5/EL1END1 INT_L_X8Y5/NR1BEG1 INT_L_X8Y6/BYP_ALT3 INT_L_X8Y6/BYP_L3 INT_L_X8Y6/GFAN1 INT_L_X8Y6/IMUX_L15 INT_L_X8Y6/NR1END1 INT_R_X5Y4/IMUX26 INT_R_X5Y4/SW2END1 INT_R_X7Y5/EL1BEG1 INT_R_X7Y5/IMUX36 INT_R_X7Y5/LOGIC_OUTS2 INT_R_X7Y5/NN2BEG2 INT_R_X7Y5/WL1BEG1 INT_R_X7Y6/NN2A2 INT_R_X7Y7/NL1BEG1 INT_R_X7Y7/NN2END2 INT_R_X7Y8/IMUX25 INT_R_X7Y8/NL1END1 VBRK_X18Y5/VBRK_SW2A1 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y5/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y5/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X6Y5/INT_L.WL1END1->>SW2BEG1 INT_L_X8Y5/INT_L.EL1END1->>NR1BEG1 INT_L_X8Y6/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y6/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y6/INT_L.GFAN1->>IMUX_L15 INT_L_X8Y6/INT_L.NR1END1->>GFAN1 INT_R_X5Y4/INT_R.SW2END1->>IMUX26 INT_R_X7Y5/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X7Y5/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X7Y5/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X7Y5/INT_R.LOGIC_OUTS2->>WL1BEG1 INT_R_X7Y7/INT_R.NN2END2->>NL1BEG1 INT_R_X7Y8/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

rin[ar][5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_WW2END0 BRAM_L_X6Y5/BRAM_WW2END0_2 CLBLL_L_X4Y7/CLBLL_IMUX0 CLBLL_L_X4Y7/CLBLL_IMUX16 CLBLL_L_X4Y7/CLBLL_IMUX17 CLBLL_L_X4Y7/CLBLL_LL_B3 CLBLL_L_X4Y7/CLBLL_L_A3 CLBLL_L_X4Y7/CLBLL_L_B3 CLBLM_L_X8Y7/CLBLM_SW2A0 CLBLM_L_X8Y8/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y8/CLBLM_M_AQ CLBLM_R_X5Y7/CLBLM_IMUX9 CLBLM_R_X5Y7/CLBLM_L_A5 CLBLM_R_X5Y7/CLBLM_WW2END0 CLBLM_R_X7Y7/CLBLM_SW2A0 INT_L_X4Y6/BYP_ALT7 INT_L_X4Y6/BYP_BOUNCE7 INT_L_X4Y6/WL1END3 INT_L_X4Y7/BYP_BOUNCE_N3_7 INT_L_X4Y7/IMUX_L0 INT_L_X4Y7/IMUX_L16 INT_L_X4Y7/IMUX_L17 INT_L_X4Y7/WL1END_N1_3 INT_L_X6Y7/WW2A0 INT_L_X8Y7/SW2A0 INT_L_X8Y8/LOGIC_OUTS_L4 INT_L_X8Y8/SW2BEG0 INT_R_X5Y6/WL1BEG3 INT_R_X5Y7/IMUX9 INT_R_X5Y7/WL1BEG_N3 INT_R_X5Y7/WW2END0 INT_R_X7Y7/SW2END0 INT_R_X7Y7/WW2BEG0 VBRK_X18Y8/VBRK_WW2END0 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X8Y8/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y7/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y6/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X4Y6/INT_L.WL1END3->>BYP_ALT7 INT_L_X4Y7/INT_L.BYP_BOUNCE_N3_7->>IMUX_L17 INT_L_X4Y7/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X4Y7/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X8Y8/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X5Y7/INT_R.WW2END0->>IMUX9 INT_R_X5Y7/INT_R.WW2END0->>WL1BEG_N3 INT_R_X7Y7/INT_R.SW2END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[ar_n_0_][4] - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_WW2END2 BRAM_L_X6Y5/BRAM_WW2END2_2 CLBLL_L_X2Y7/CLBLL_BYP0 CLBLL_L_X2Y7/CLBLL_L_AX CLBLL_L_X4Y6/CLBLL_WW2A3 CLBLL_L_X4Y7/CLBLL_IMUX15 CLBLL_L_X4Y7/CLBLL_LL_B1 CLBLL_L_X4Y7/CLBLL_WL1END2 CLBLM_R_X3Y6/CLBLM_WW2A3 CLBLM_R_X3Y7/CLBLM_BYP1 CLBLM_R_X3Y7/CLBLM_M_AX CLBLM_R_X3Y7/CLBLM_WL1END2 CLBLM_R_X5Y7/CLBLM_WW2END2 CLBLM_R_X7Y5/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y5/CLBLM_L_DQ CLBLM_R_X7Y8/CLBLM_IMUX19 CLBLM_R_X7Y8/CLBLM_IMUX6 CLBLM_R_X7Y8/CLBLM_L_A1 CLBLM_R_X7Y8/CLBLM_L_B2 INT_L_X2Y6/WW2END3 INT_L_X2Y7/BYP_ALT0 INT_L_X2Y7/BYP_L0 INT_L_X2Y7/WW2END_N0_3 INT_L_X4Y6/SL1END3 INT_L_X4Y6/WW2BEG3 INT_L_X4Y7/IMUX_L15 INT_L_X4Y7/SL1BEG3 INT_L_X4Y7/SR1END3 INT_L_X4Y7/WL1BEG2 INT_L_X4Y8/NW2END3 INT_L_X4Y8/SR1BEG3 INT_L_X4Y8/SR1END_N3_3 INT_L_X6Y7/WW2A2 INT_R_X3Y6/WW2A3 INT_R_X3Y7/BYP1 INT_R_X3Y7/BYP_ALT1 INT_R_X3Y7/FAN_ALT5 INT_R_X3Y7/FAN_BOUNCE5 INT_R_X3Y7/WL1END2 INT_R_X5Y7/NW2BEG3 INT_R_X5Y7/WW2END2 INT_R_X5Y8/NW2A3 INT_R_X7Y5/LOGIC_OUTS3 INT_R_X7Y5/NN2BEG3 INT_R_X7Y6/NN2A3 INT_R_X7Y7/NL1BEG2 INT_R_X7Y7/NN2END3 INT_R_X7Y7/NR1BEG3 INT_R_X7Y7/WW2BEG2 INT_R_X7Y8/IMUX19 INT_R_X7Y8/IMUX6 INT_R_X7Y8/NL1END2 INT_R_X7Y8/NR1END3 VBRK_X18Y8/VBRK_WW2END2 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X3Y7/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y5/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y7/INT_L.BYP_ALT0->>BYP_L0 INT_L_X2Y7/INT_L.WW2END_N0_3->>BYP_ALT0 INT_L_X4Y6/INT_L.SL1END3->>WW2BEG3 INT_L_X4Y7/INT_L.SR1END3->>IMUX_L15 INT_L_X4Y7/INT_L.SR1END3->>SL1BEG3 INT_L_X4Y7/INT_L.SR1END3->>WL1BEG2 INT_L_X4Y8/INT_L.NW2END3->>SR1BEG3 INT_R_X3Y7/INT_R.BYP_ALT1->>BYP1 INT_R_X3Y7/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X3Y7/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X3Y7/INT_R.WL1END2->>FAN_ALT5 INT_R_X5Y7/INT_R.WW2END2->>NW2BEG3 INT_R_X7Y5/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X7Y7/INT_R.NN2END3->>NL1BEG2 INT_R_X7Y7/INT_R.NN2END3->>NR1BEG3 INT_R_X7Y7/INT_R.NN2END3->>WW2BEG2 INT_R_X7Y8/INT_R.NL1END2->>IMUX19 INT_R_X7Y8/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

rin[ar][6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[4] - 
wires: CLBLL_L_X4Y7/CLBLL_IMUX26 CLBLL_L_X4Y7/CLBLL_IMUX29 CLBLL_L_X4Y7/CLBLL_IMUX3 CLBLL_L_X4Y7/CLBLL_LL_C2 CLBLL_L_X4Y7/CLBLL_L_A2 CLBLL_L_X4Y7/CLBLL_L_B4 CLBLM_R_X5Y7/CLBLM_IMUX0 CLBLM_R_X5Y7/CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y7/CLBLM_L_A3 CLBLM_R_X5Y7/CLBLM_M_CQ INT_L_X4Y7/BYP_ALT5 INT_L_X4Y7/BYP_BOUNCE5 INT_L_X4Y7/IMUX_L26 INT_L_X4Y7/IMUX_L29 INT_L_X4Y7/IMUX_L3 INT_L_X4Y7/WL1END1 INT_R_X5Y6/SR1END3 INT_R_X5Y7/IMUX0 INT_R_X5Y7/LOGIC_OUTS6 INT_R_X5Y7/SR1BEG3 INT_R_X5Y7/SR1END_N3_3 INT_R_X5Y7/WL1BEG1 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X5Y7/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y7/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X4Y7/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y7/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X4Y7/INT_L.WL1END1->>BYP_ALT5 INT_L_X4Y7/INT_L.WL1END1->>IMUX_L26 INT_L_X4Y7/INT_L.WL1END1->>IMUX_L3 INT_R_X5Y7/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X5Y7/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X5Y7/INT_R.SR1END_N3_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[ar_n_0_][5] - 
wires: CLBLL_L_X4Y7/CLBLL_IMUX32 CLBLL_L_X4Y7/CLBLL_LL_BQ CLBLL_L_X4Y7/CLBLL_LL_C1 CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y8/CLBLL_IMUX11 CLBLL_L_X4Y8/CLBLL_LL_A4 CLBLL_L_X4Y8/CLBLL_NW2A1 CLBLM_R_X3Y7/CLBLM_BYP4 CLBLM_R_X3Y7/CLBLM_BYP5 CLBLM_R_X3Y7/CLBLM_L_BX CLBLM_R_X3Y7/CLBLM_M_BX CLBLM_R_X3Y8/CLBLM_IMUX8 CLBLM_R_X3Y8/CLBLM_M_A5 CLBLM_R_X3Y8/CLBLM_NW2A1 INT_L_X4Y6/FAN_BOUNCE_S3_2 INT_L_X4Y7/FAN_ALT2 INT_L_X4Y7/FAN_BOUNCE2 INT_L_X4Y7/IMUX_L32 INT_L_X4Y7/LOGIC_OUTS_L5 INT_L_X4Y7/NR1BEG1 INT_L_X4Y7/NW2BEG1 INT_L_X4Y8/IMUX_L11 INT_L_X4Y8/NR1END1 INT_L_X4Y8/NW2A1 INT_R_X3Y7/BYP4 INT_R_X3Y7/BYP5 INT_R_X3Y7/BYP_ALT2 INT_R_X3Y7/BYP_ALT4 INT_R_X3Y7/BYP_ALT5 INT_R_X3Y7/BYP_BOUNCE2 INT_R_X3Y7/FAN_ALT1 INT_R_X3Y7/FAN_BOUNCE1 INT_R_X3Y7/SR1END1 INT_R_X3Y8/BYP_BOUNCE_N3_2 INT_R_X3Y8/IMUX8 INT_R_X3Y8/NW2END1 INT_R_X3Y8/SR1BEG1 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y7/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X3Y7/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X3Y7/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y7/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y7/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X4Y7/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X4Y7/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X4Y7/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X4Y8/INT_L.NR1END1->>IMUX_L11 INT_R_X3Y7/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X3Y7/INT_R.BYP_ALT4->>BYP4 INT_R_X3Y7/INT_R.BYP_ALT5->>BYP5 INT_R_X3Y7/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X3Y7/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X3Y7/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X3Y7/INT_R.SR1END1->>BYP_ALT2 INT_R_X3Y7/INT_R.SR1END1->>BYP_ALT5 INT_R_X3Y8/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X3Y8/INT_R.NW2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

rin[ar][7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_WW2END0 BRAM_L_X6Y5/BRAM_WW2END0_3 CLBLL_L_X4Y7/CLBLL_ER1BEG2 CLBLL_L_X4Y7/CLBLL_IMUX10 CLBLL_L_X4Y7/CLBLL_IMUX14 CLBLL_L_X4Y7/CLBLL_L_A4 CLBLL_L_X4Y7/CLBLL_L_B1 CLBLL_L_X4Y7/CLBLL_WW2END1 CLBLM_L_X8Y8/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y8/CLBLM_M_BQ CLBLM_L_X8Y8/CLBLM_WL1END0 CLBLM_R_X3Y7/CLBLM_ER1BEG2 CLBLM_R_X3Y7/CLBLM_WW2END1 CLBLM_R_X5Y7/CLBLM_IMUX3 CLBLM_R_X5Y7/CLBLM_L_A2 CLBLM_R_X5Y8/CLBLM_IMUX17 CLBLM_R_X5Y8/CLBLM_M_B3 CLBLM_R_X5Y8/CLBLM_WW2END0 CLBLM_R_X7Y8/CLBLM_WL1END0 INT_L_X4Y7/ER1END2 INT_L_X4Y7/IMUX_L10 INT_L_X4Y7/IMUX_L14 INT_L_X4Y7/WR1END1 INT_L_X4Y7/WW2A1 INT_L_X6Y8/WW2A0 INT_L_X8Y8/LOGIC_OUTS_L5 INT_L_X8Y8/WL1BEG0 INT_R_X3Y7/ER1BEG2 INT_R_X3Y7/WW2END1 INT_R_X5Y6/NR1BEG0 INT_R_X5Y6/SS2END0 INT_R_X5Y7/IMUX3 INT_R_X5Y7/NR1END0 INT_R_X5Y7/SR1END1 INT_R_X5Y7/SS2A0 INT_R_X5Y7/WR1BEG1 INT_R_X5Y7/WW2BEG1 INT_R_X5Y8/IMUX17 INT_R_X5Y8/SR1BEG1 INT_R_X5Y8/SS2BEG0 INT_R_X5Y8/WW2END0 INT_R_X7Y8/WL1END0 INT_R_X7Y8/WW2BEG0 VBRK_X18Y9/VBRK_WW2END0 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X8Y8/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y7/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X4Y7/INT_L.ER1END2->>IMUX_L14 INT_L_X4Y7/INT_L.WR1END1->>IMUX_L10 INT_L_X8Y8/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X3Y7/INT_R.WW2END1->>ER1BEG2 INT_R_X5Y6/INT_R.SS2END0->>NR1BEG0 INT_R_X5Y7/INT_R.NR1END0->>WR1BEG1 INT_R_X5Y7/INT_R.SR1END1->>IMUX3 INT_R_X5Y7/INT_R.SR1END1->>WW2BEG1 INT_R_X5Y8/INT_R.WW2END0->>IMUX17 INT_R_X5Y8/INT_R.WW2END0->>SR1BEG1 INT_R_X5Y8/INT_R.WW2END0->>SS2BEG0 INT_R_X7Y8/INT_R.WL1END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_reg[ar_n_0_][6] - 
wires: CLBLL_L_X4Y7/CLBLL_BYP0 CLBLL_L_X4Y7/CLBLL_LL_CQ CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y7/CLBLL_L_AX CLBLL_L_X4Y8/CLBLL_EE2BEG0 CLBLL_L_X4Y8/CLBLL_IMUX17 CLBLL_L_X4Y8/CLBLL_LL_B3 CLBLL_L_X4Y8/CLBLL_NW2A2 CLBLM_R_X3Y8/CLBLM_BYP0 CLBLM_R_X3Y8/CLBLM_EE2BEG0 CLBLM_R_X3Y8/CLBLM_IMUX11 CLBLM_R_X3Y8/CLBLM_L_AX CLBLM_R_X3Y8/CLBLM_M_A4 CLBLM_R_X3Y8/CLBLM_NW2A2 CLBLM_R_X5Y8/CLBLM_IMUX24 CLBLM_R_X5Y8/CLBLM_M_B5 INT_L_X2Y7/ER1BEG_S0 INT_L_X2Y7/SR1END3 INT_L_X2Y8/ER1BEG0 INT_L_X2Y8/SR1BEG3 INT_L_X2Y8/SR1END_N3_3 INT_L_X2Y8/WR1END3 INT_L_X4Y6/SR1END3 INT_L_X4Y7/BYP_ALT0 INT_L_X4Y7/BYP_ALT3 INT_L_X4Y7/BYP_BOUNCE3 INT_L_X4Y7/BYP_L0 INT_L_X4Y7/LOGIC_OUTS_L6 INT_L_X4Y7/NW2BEG2 INT_L_X4Y7/SR1BEG3 INT_L_X4Y7/SR1END_N3_3 INT_L_X4Y8/BYP_BOUNCE_N3_3 INT_L_X4Y8/EE2A0 INT_L_X4Y8/IMUX_L17 INT_L_X4Y8/NW2A2 INT_R_X3Y8/BYP0 INT_R_X3Y8/BYP_ALT0 INT_R_X3Y8/EE2BEG0 INT_R_X3Y8/ER1END0 INT_R_X3Y8/IMUX11 INT_R_X3Y8/NW2END2 INT_R_X3Y8/WR1BEG3 INT_R_X5Y8/EE2END0 INT_R_X5Y8/IMUX24 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X4Y7/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X3Y8/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y8/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X2Y7/INT_L.SR1END3->>ER1BEG_S0 INT_L_X2Y8/INT_L.WR1END3->>SR1BEG3 INT_L_X4Y7/INT_L.BYP_ALT0->>BYP_L0 INT_L_X4Y7/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y7/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X4Y7/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_L_X4Y7/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X4Y7/INT_L.SR1END_N3_3->>BYP_ALT0 INT_L_X4Y8/INT_L.BYP_BOUNCE_N3_3->>IMUX_L17 INT_R_X3Y8/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y8/INT_R.ER1END0->>BYP_ALT0 INT_R_X3Y8/INT_R.ER1END0->>EE2BEG0 INT_R_X3Y8/INT_R.NW2END2->>IMUX11 INT_R_X3Y8/INT_R.NW2END2->>WR1BEG3 INT_R_X5Y8/INT_R.EE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

rin[ar][8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][8] - 
wires: CLBLM_R_X5Y9/CLBLM_IMUX8 CLBLM_R_X5Y9/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y9/CLBLM_L_AQ CLBLM_R_X5Y9/CLBLM_M_A5 INT_R_X5Y9/IMUX8 INT_R_X5Y9/LOGIC_OUTS0 
pips: CLBLM_R_X5Y9/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y9/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X5Y9/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][7] - 
wires: BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X6Y9/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X6Y9/INT_INTERFACE_WR1END2 BRAM_L_X6Y5/BRAM_NE2A1_4 BRAM_L_X6Y5/BRAM_WR1END2_4 BRAM_L_X6Y5/BRAM_WW2A1_3 CLBLL_L_X2Y8/CLBLL_BYP0 CLBLL_L_X2Y8/CLBLL_L_AX CLBLL_L_X4Y7/CLBLL_ER1BEG3 CLBLL_L_X4Y7/CLBLL_IMUX47 CLBLL_L_X4Y7/CLBLL_LL_D5 CLBLL_L_X4Y8/CLBLL_IMUX3 CLBLL_L_X4Y8/CLBLL_L_A2 CLBLL_L_X4Y8/CLBLL_WW2A1 CLBLM_R_X3Y7/CLBLM_BYP3 CLBLM_R_X3Y7/CLBLM_ER1BEG3 CLBLM_R_X3Y7/CLBLM_M_CX CLBLM_R_X3Y8/CLBLM_WW2A1 CLBLM_R_X5Y8/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y8/CLBLM_M_BQ CLBLM_R_X5Y8/CLBLM_WW2A1 CLBLM_R_X5Y9/CLBLM_IMUX4 CLBLM_R_X5Y9/CLBLM_M_A6 CLBLM_R_X5Y9/CLBLM_NE2A1 CLBLM_R_X5Y9/CLBLM_WR1END2 INT_L_X2Y8/BYP_ALT0 INT_L_X2Y8/BYP_L0 INT_L_X2Y8/ER1BEG2 INT_L_X2Y8/FAN_ALT7 INT_L_X2Y8/FAN_BOUNCE7 INT_L_X2Y8/WW2END1 INT_L_X4Y7/ER1END3 INT_L_X4Y7/IMUX_L47 INT_L_X4Y8/ER1END_N3_3 INT_L_X4Y8/IMUX_L3 INT_L_X4Y8/WW2BEG1 INT_L_X4Y8/WW2END1 INT_L_X6Y8/SL1END1 INT_L_X6Y8/WW2BEG1 INT_L_X6Y9/NE2END1 INT_L_X6Y9/SL1BEG1 INT_L_X6Y9/WR1BEG2 INT_R_X3Y7/BYP3 INT_R_X3Y7/BYP_ALT3 INT_R_X3Y7/ER1BEG3 INT_R_X3Y7/SL1END2 INT_R_X3Y8/ER1END2 INT_R_X3Y8/SL1BEG2 INT_R_X3Y8/WW2A1 INT_R_X5Y8/LOGIC_OUTS5 INT_R_X5Y8/NE2BEG1 INT_R_X5Y8/WW2A1 INT_R_X5Y9/IMUX4 INT_R_X5Y9/NE2A1 INT_R_X5Y9/WR1END2 VBRK_X18Y10/VBRK_NE2A1 VBRK_X18Y10/VBRK_WR1END2 VBRK_X18Y9/VBRK_WW2A1 
pips: CLBLL_L_X2Y8/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y7/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X5Y8/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y9/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X2Y8/INT_L.BYP_ALT0->>BYP_L0 INT_L_X2Y8/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y8/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X2Y8/INT_L.WW2END1->>ER1BEG2 INT_L_X2Y8/INT_L.WW2END1->>FAN_ALT7 INT_L_X4Y7/INT_L.ER1END3->>IMUX_L47 INT_L_X4Y8/INT_L.WW2END1->>IMUX_L3 INT_L_X4Y8/INT_L.WW2END1->>WW2BEG1 INT_L_X6Y8/INT_L.SL1END1->>WW2BEG1 INT_L_X6Y9/INT_L.NE2END1->>SL1BEG1 INT_L_X6Y9/INT_L.NE2END1->>WR1BEG2 INT_R_X3Y7/INT_R.BYP_ALT3->>BYP3 INT_R_X3Y7/INT_R.SL1END2->>BYP_ALT3 INT_R_X3Y7/INT_R.SL1END2->>ER1BEG3 INT_R_X3Y8/INT_R.ER1END2->>SL1BEG2 INT_R_X5Y8/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X5Y9/INT_R.WR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

rin[ar][9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[haddr_n_0_][9] - 
wires: CLBLM_L_X8Y5/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y5/CLBLM_M_DQ CLBLM_L_X8Y5/CLBLM_NW4A3 CLBLM_R_X7Y5/CLBLM_NW4A3 CLBLM_R_X7Y9/CLBLM_IMUX13 CLBLM_R_X7Y9/CLBLM_L_B6 INT_L_X6Y9/EL1BEG2 INT_L_X6Y9/NW6END3 INT_L_X8Y5/LOGIC_OUTS_L7 INT_L_X8Y5/NW6BEG3 INT_R_X7Y5/NW6A3 INT_R_X7Y6/NW6B3 INT_R_X7Y7/NW6C3 INT_R_X7Y8/NW6D3 INT_R_X7Y9/EL1END2 INT_R_X7Y9/IMUX13 INT_R_X7Y9/NW6E3 
pips: CLBLM_L_X8Y5/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X6Y9/INT_L.NW6END3->>EL1BEG2 INT_L_X8Y5/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X7Y9/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][8] - 
wires: BRAM_INT_INTERFACE_L_X6Y9/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y5/BRAM_EE2BEG0_4 CLBLL_L_X4Y8/CLBLL_IMUX19 CLBLL_L_X4Y8/CLBLL_L_B2 CLBLL_L_X4Y9/CLBLL_ER1BEG1 CLBLL_L_X4Y9/CLBLL_WW2END0 CLBLM_R_X3Y9/CLBLM_ER1BEG1 CLBLM_R_X3Y9/CLBLM_WW2END0 CLBLM_R_X5Y9/CLBLM_EE2BEG0 CLBLM_R_X5Y9/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y9/CLBLM_M_AQ CLBLM_R_X7Y9/CLBLM_IMUX25 CLBLM_R_X7Y9/CLBLM_L_B5 INT_L_X4Y8/IMUX_L19 INT_L_X4Y8/SL1END1 INT_L_X4Y9/ER1END1 INT_L_X4Y9/SL1BEG1 INT_L_X4Y9/WW2A0 INT_L_X6Y9/EE2A0 INT_R_X3Y9/ER1BEG1 INT_R_X3Y9/WW2END0 INT_R_X5Y9/EE2BEG0 INT_R_X5Y9/LOGIC_OUTS4 INT_R_X5Y9/WW2BEG0 INT_R_X7Y9/EE2END0 INT_R_X7Y9/IMUX25 VBRK_X18Y10/VBRK_EE2BEG0 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X5Y9/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y9/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y8/INT_L.SL1END1->>IMUX_L19 INT_L_X4Y9/INT_L.ER1END1->>SL1BEG1 INT_R_X3Y9/INT_R.WW2END0->>ER1BEG1 INT_R_X5Y9/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X5Y9/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X7Y9/INT_R.EE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[bcnt][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[sample_n_0_][0] - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX26 CLBLL_L_X2Y2/CLBLL_L_B4 CLBLL_L_X2Y3/CLBLL_IMUX30 CLBLL_L_X2Y3/CLBLL_L_C5 CLBLL_L_X4Y2/CLBLL_IMUX16 CLBLL_L_X4Y2/CLBLL_L_B3 CLBLL_L_X4Y2/CLBLL_WW2A0 CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y3/CLBLL_L_AQ CLBLL_L_X4Y3/CLBLL_WR1END1 CLBLL_L_X4Y4/CLBLL_NW2A0 CLBLM_R_X3Y2/CLBLM_IMUX11 CLBLM_R_X3Y2/CLBLM_IMUX14 CLBLM_R_X3Y2/CLBLM_IMUX22 CLBLM_R_X3Y2/CLBLM_IMUX23 CLBLM_R_X3Y2/CLBLM_L_B1 CLBLM_R_X3Y2/CLBLM_L_C3 CLBLM_R_X3Y2/CLBLM_M_A4 CLBLM_R_X3Y2/CLBLM_M_C3 CLBLM_R_X3Y2/CLBLM_WW2A0 CLBLM_R_X3Y3/CLBLM_IMUX26 CLBLM_R_X3Y3/CLBLM_IMUX39 CLBLM_R_X3Y3/CLBLM_L_B4 CLBLM_R_X3Y3/CLBLM_L_D3 CLBLM_R_X3Y3/CLBLM_WR1END1 CLBLM_R_X3Y4/CLBLM_BYP0 CLBLM_R_X3Y4/CLBLM_IMUX2 CLBLM_R_X3Y4/CLBLM_IMUX6 CLBLM_R_X3Y4/CLBLM_L_A1 CLBLM_R_X3Y4/CLBLM_L_AX CLBLM_R_X3Y4/CLBLM_M_A2 CLBLM_R_X3Y4/CLBLM_NW2A0 INT_L_X2Y2/EL1BEG3 INT_L_X2Y2/IMUX_L26 INT_L_X2Y2/NL1BEG0 INT_L_X2Y2/NL1END_S3_0 INT_L_X2Y2/WW2END0 INT_L_X2Y3/EL1BEG_N3 INT_L_X2Y3/IMUX_L30 INT_L_X2Y3/NL1BEG_N3 INT_L_X2Y3/NL1END0 INT_L_X4Y2/IMUX_L16 INT_L_X4Y2/SL1END0 INT_L_X4Y2/WW2BEG0 INT_L_X4Y3/LOGIC_OUTS_L0 INT_L_X4Y3/NW2BEG0 INT_L_X4Y3/SL1BEG0 INT_L_X4Y3/WR1BEG1 INT_L_X4Y4/NW2A0 INT_R_X3Y2/EL1END3 INT_R_X3Y2/FAN_ALT3 INT_R_X3Y2/FAN_BOUNCE3 INT_R_X3Y2/IMUX11 INT_R_X3Y2/IMUX14 INT_R_X3Y2/IMUX22 INT_R_X3Y2/IMUX23 INT_R_X3Y2/WW2A0 INT_R_X3Y3/IMUX26 INT_R_X3Y3/IMUX39 INT_R_X3Y3/NW2END_S0_0 INT_R_X3Y3/WR1END1 INT_R_X3Y4/BYP0 INT_R_X3Y4/BYP_ALT0 INT_R_X3Y4/BYP_BOUNCE0 INT_R_X3Y4/IMUX2 INT_R_X3Y4/IMUX6 INT_R_X3Y4/NL1BEG_N3 INT_R_X3Y4/NW2END0 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y3/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X3Y4/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X2Y2/INT_L.WW2END0->>IMUX_L26 INT_L_X2Y2/INT_L.WW2END0->>NL1BEG0 INT_L_X2Y3/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X2Y3/INT_L.NL1END0->>EL1BEG_N3 INT_L_X2Y3/INT_L.NL1END0->>NL1BEG_N3 INT_L_X4Y2/INT_L.SL1END0->>IMUX_L16 INT_L_X4Y2/INT_L.SL1END0->>WW2BEG0 INT_L_X4Y3/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X4Y3/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X4Y3/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X3Y2/INT_R.EL1END3->>FAN_ALT3 INT_R_X3Y2/INT_R.EL1END3->>IMUX14 INT_R_X3Y2/INT_R.EL1END3->>IMUX22 INT_R_X3Y2/INT_R.EL1END3->>IMUX23 INT_R_X3Y2/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y2/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X3Y3/INT_R.NW2END_S0_0->>IMUX39 INT_R_X3Y3/INT_R.WR1END1->>IMUX26 INT_R_X3Y4/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y4/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X3Y4/INT_R.BYP_BOUNCE0->>IMUX2 INT_R_X3Y4/INT_R.NL1BEG_N3->>IMUX6 INT_R_X3Y4/INT_R.NW2END0->>BYP_ALT0 INT_R_X3Y4/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

r[bcnt][2]_i_2_n_0 - 
wires: CLBLL_L_X4Y2/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y2/CLBLL_L_B CLBLL_L_X4Y2/CLBLL_WR1END2 CLBLL_L_X4Y4/CLBLL_NW2A1 CLBLM_R_X3Y2/CLBLM_IMUX28 CLBLM_R_X3Y2/CLBLM_IMUX4 CLBLM_R_X3Y2/CLBLM_M_A6 CLBLM_R_X3Y2/CLBLM_M_C4 CLBLM_R_X3Y2/CLBLM_WR1END2 CLBLM_R_X3Y4/CLBLM_IMUX10 CLBLM_R_X3Y4/CLBLM_L_A4 CLBLM_R_X3Y4/CLBLM_NW2A1 INT_L_X4Y2/LOGIC_OUTS_L9 INT_L_X4Y2/NR1BEG1 INT_L_X4Y2/WR1BEG2 INT_L_X4Y3/NR1END1 INT_L_X4Y3/NW2BEG1 INT_L_X4Y4/NW2A1 INT_R_X3Y2/IMUX28 INT_R_X3Y2/IMUX4 INT_R_X3Y2/WR1END2 INT_R_X3Y4/IMUX10 INT_R_X3Y4/NW2END1 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X4Y2/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X4Y2/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_L_X4Y3/INT_L.NR1END1->>NW2BEG1 INT_R_X3Y2/INT_R.WR1END2->>IMUX28 INT_R_X3Y2/INT_R.WR1END2->>IMUX4 INT_R_X3Y4/INT_R.NW2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[bcnt_n_0_][0] - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX14 CLBLL_L_X2Y2/CLBLL_L_B1 CLBLL_L_X2Y3/CLBLL_IMUX20 CLBLL_L_X2Y3/CLBLL_L_C2 CLBLL_L_X4Y3/CLBLL_NE2A2 CLBLL_L_X4Y4/CLBLL_NW2A2 CLBLM_R_X3Y2/CLBLM_IMUX13 CLBLM_R_X3Y2/CLBLM_IMUX21 CLBLM_R_X3Y2/CLBLM_IMUX29 CLBLM_R_X3Y2/CLBLM_IMUX7 CLBLM_R_X3Y2/CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y2/CLBLM_L_B6 CLBLM_R_X3Y2/CLBLM_L_C4 CLBLM_R_X3Y2/CLBLM_M_A1 CLBLM_R_X3Y2/CLBLM_M_C2 CLBLM_R_X3Y2/CLBLM_M_CQ CLBLM_R_X3Y3/CLBLM_IMUX25 CLBLM_R_X3Y3/CLBLM_IMUX41 CLBLM_R_X3Y3/CLBLM_L_B5 CLBLM_R_X3Y3/CLBLM_L_D1 CLBLM_R_X3Y3/CLBLM_NE2A2 CLBLM_R_X3Y4/CLBLM_IMUX11 CLBLM_R_X3Y4/CLBLM_IMUX13 CLBLM_R_X3Y4/CLBLM_IMUX3 CLBLM_R_X3Y4/CLBLM_L_A2 CLBLM_R_X3Y4/CLBLM_L_B6 CLBLM_R_X3Y4/CLBLM_M_A4 CLBLM_R_X3Y4/CLBLM_NW2A2 INT_L_X2Y2/IMUX_L14 INT_L_X2Y2/WR1END3 INT_L_X2Y3/IMUX_L20 INT_L_X2Y3/NE2BEG2 INT_L_X2Y3/NW2END2 INT_L_X2Y4/NE2A2 INT_L_X4Y3/NE2END2 INT_L_X4Y3/NW2BEG2 INT_L_X4Y4/NW2A2 INT_R_X3Y2/BYP_ALT3 INT_R_X3Y2/BYP_BOUNCE3 INT_R_X3Y2/IMUX13 INT_R_X3Y2/IMUX21 INT_R_X3Y2/IMUX29 INT_R_X3Y2/IMUX7 INT_R_X3Y2/LOGIC_OUTS6 INT_R_X3Y2/NE2BEG2 INT_R_X3Y2/NW2BEG2 INT_R_X3Y2/WR1BEG3 INT_R_X3Y3/BYP_BOUNCE_N3_3 INT_R_X3Y3/IMUX25 INT_R_X3Y3/IMUX41 INT_R_X3Y3/NE2A2 INT_R_X3Y3/NW2A2 INT_R_X3Y4/IMUX11 INT_R_X3Y4/IMUX13 INT_R_X3Y4/IMUX3 INT_R_X3Y4/NE2END2 INT_R_X3Y4/NW2END2 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X3Y2/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X2Y2/INT_L.WR1END3->>IMUX_L14 INT_L_X2Y3/INT_L.NW2END2->>IMUX_L20 INT_L_X2Y3/INT_L.NW2END2->>NE2BEG2 INT_L_X4Y3/INT_L.NE2END2->>NW2BEG2 INT_R_X3Y2/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X3Y2/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X3Y2/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X3Y2/INT_R.LOGIC_OUTS6->>IMUX13 INT_R_X3Y2/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X3Y2/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X3Y2/INT_R.LOGIC_OUTS6->>NE2BEG2 INT_R_X3Y2/INT_R.LOGIC_OUTS6->>NW2BEG2 INT_R_X3Y2/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X3Y3/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X3Y3/INT_R.BYP_BOUNCE_N3_3->>IMUX41 INT_R_X3Y4/INT_R.NE2END2->>IMUX13 INT_R_X3Y4/INT_R.NW2END2->>IMUX11 INT_R_X3Y4/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

r[bcnt][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[bcnt_n_0_][1] - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX19 CLBLL_L_X2Y2/CLBLL_L_B2 CLBLL_L_X2Y3/CLBLL_IMUX21 CLBLL_L_X2Y3/CLBLL_L_C4 CLBLM_R_X3Y2/CLBLM_IMUX1 CLBLM_R_X3Y2/CLBLM_IMUX19 CLBLM_R_X3Y2/CLBLM_IMUX30 CLBLM_R_X3Y2/CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y2/CLBLM_L_B2 CLBLM_R_X3Y2/CLBLM_L_C5 CLBLM_R_X3Y2/CLBLM_M_A3 CLBLM_R_X3Y2/CLBLM_M_AQ CLBLM_R_X3Y3/CLBLM_IMUX16 CLBLM_R_X3Y3/CLBLM_IMUX46 CLBLM_R_X3Y3/CLBLM_L_B3 CLBLM_R_X3Y3/CLBLM_L_D5 CLBLM_R_X3Y4/CLBLM_IMUX1 CLBLM_R_X3Y4/CLBLM_IMUX19 CLBLM_R_X3Y4/CLBLM_IMUX9 CLBLM_R_X3Y4/CLBLM_L_A5 CLBLM_R_X3Y4/CLBLM_L_B2 CLBLM_R_X3Y4/CLBLM_M_A3 INT_L_X2Y2/IMUX_L19 INT_L_X2Y2/WR1END1 INT_L_X2Y3/IMUX_L21 INT_L_X2Y3/NW2END3 INT_R_X3Y2/BYP_ALT1 INT_R_X3Y2/BYP_BOUNCE1 INT_R_X3Y2/IMUX1 INT_R_X3Y2/IMUX19 INT_R_X3Y2/IMUX30 INT_R_X3Y2/LOGIC_OUTS4 INT_R_X3Y2/NL1BEG_N3 INT_R_X3Y2/NR1BEG0 INT_R_X3Y2/NR1BEG3 INT_R_X3Y2/NW2BEG3 INT_R_X3Y2/WR1BEG1 INT_R_X3Y3/IMUX16 INT_R_X3Y3/IMUX46 INT_R_X3Y3/NL1BEG2 INT_R_X3Y3/NR1BEG0 INT_R_X3Y3/NR1END0 INT_R_X3Y3/NR1END3 INT_R_X3Y3/NW2A3 INT_R_X3Y4/IMUX1 INT_R_X3Y4/IMUX19 INT_R_X3Y4/IMUX9 INT_R_X3Y4/NL1END2 INT_R_X3Y4/NR1END0 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y2/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X2Y2/INT_L.WR1END1->>IMUX_L19 INT_L_X2Y3/INT_L.NW2END3->>IMUX_L21 INT_R_X3Y2/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X3Y2/INT_R.BYP_BOUNCE1->>IMUX19 INT_R_X3Y2/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X3Y2/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X3Y2/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X3Y2/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X3Y2/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X3Y2/INT_R.NL1BEG_N3->>IMUX30 INT_R_X3Y2/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X3Y2/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X3Y3/INT_R.NR1END0->>IMUX16 INT_R_X3Y3/INT_R.NR1END0->>NR1BEG0 INT_R_X3Y3/INT_R.NR1END3->>IMUX46 INT_R_X3Y3/INT_R.NR1END3->>NL1BEG2 INT_R_X3Y4/INT_R.NL1END2->>IMUX19 INT_R_X3Y4/INT_R.NR1END0->>IMUX1 INT_R_X3Y4/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

r[bcnt][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_31_in - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX25 CLBLL_L_X2Y2/CLBLL_L_B5 CLBLL_L_X2Y3/CLBLL_IMUX33 CLBLL_L_X2Y3/CLBLL_L_C1 CLBLM_R_X3Y2/CLBLM_IMUX26 CLBLM_R_X3Y2/CLBLM_IMUX34 CLBLM_R_X3Y2/CLBLM_L_B4 CLBLM_R_X3Y2/CLBLM_L_C6 CLBLM_R_X3Y3/CLBLM_IMUX19 CLBLM_R_X3Y3/CLBLM_IMUX36 CLBLM_R_X3Y3/CLBLM_L_B2 CLBLM_R_X3Y3/CLBLM_L_D2 CLBLM_R_X3Y4/CLBLM_IMUX0 CLBLM_R_X3Y4/CLBLM_IMUX16 CLBLM_R_X3Y4/CLBLM_IMUX8 CLBLM_R_X3Y4/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y4/CLBLM_L_A3 CLBLM_R_X3Y4/CLBLM_L_AQ CLBLM_R_X3Y4/CLBLM_L_B3 CLBLM_R_X3Y4/CLBLM_M_A5 INT_L_X2Y2/IMUX_L25 INT_L_X2Y2/WL1END0 INT_L_X2Y3/IMUX_L33 INT_L_X2Y3/WL1END0 INT_R_X3Y2/IMUX26 INT_R_X3Y2/IMUX34 INT_R_X3Y2/SL1END1 INT_R_X3Y2/WL1BEG0 INT_R_X3Y3/IMUX19 INT_R_X3Y3/IMUX36 INT_R_X3Y3/SL1BEG1 INT_R_X3Y3/SR1END1 INT_R_X3Y3/WL1BEG0 INT_R_X3Y4/IMUX0 INT_R_X3Y4/IMUX16 INT_R_X3Y4/IMUX8 INT_R_X3Y4/LOGIC_OUTS0 INT_R_X3Y4/SR1BEG1 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y4/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X2Y2/INT_L.WL1END0->>IMUX_L25 INT_L_X2Y3/INT_L.WL1END0->>IMUX_L33 INT_R_X3Y2/INT_R.SL1END1->>IMUX26 INT_R_X3Y2/INT_R.SL1END1->>IMUX34 INT_R_X3Y2/INT_R.SL1END1->>WL1BEG0 INT_R_X3Y3/INT_R.SR1END1->>IMUX19 INT_R_X3Y3/INT_R.SR1END1->>IMUX36 INT_R_X3Y3/INT_R.SR1END1->>SL1BEG1 INT_R_X3Y3/INT_R.SR1END1->>WL1BEG0 INT_R_X3Y4/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X3Y4/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X3Y4/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X3Y4/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

r[spio][csn]_i_8_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_WW2A0 BRAM_L_X6Y0/BRAM_WL1END3_1 BRAM_L_X6Y0/BRAM_WW2A0_2 CLBLL_L_X4Y2/CLBLL_IMUX25 CLBLL_L_X4Y2/CLBLL_L_B5 CLBLM_R_X5Y1/CLBLM_IMUX39 CLBLM_R_X5Y1/CLBLM_L_D3 CLBLM_R_X5Y1/CLBLM_WL1END3 CLBLM_R_X5Y2/CLBLM_WW2A0 CLBLM_R_X7Y2/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y2/CLBLM_M_B INT_L_X4Y2/IMUX_L25 INT_L_X4Y2/WW2END0 INT_L_X6Y1/WL1BEG3 INT_L_X6Y2/WL1BEG_N3 INT_L_X6Y2/WL1END0 INT_L_X6Y2/WW2BEG0 INT_R_X5Y1/IMUX39 INT_R_X5Y1/WL1END3 INT_R_X5Y2/WL1END_N1_3 INT_R_X5Y2/WW2A0 INT_R_X7Y2/LOGIC_OUTS13 INT_R_X7Y2/WL1BEG0 VBRK_X18Y2/VBRK_WL1END3 VBRK_X18Y3/VBRK_WW2A0 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y2/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X4Y2/INT_L.WW2END0->>IMUX_L25 INT_L_X6Y2/INT_L.WL1END0->>WL1BEG_N3 INT_L_X6Y2/INT_L.WL1END0->>WW2BEG0 INT_R_X5Y1/INT_R.WL1END3->>IMUX39 INT_R_X7Y2/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[seq]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_WW2A2 BRAM_L_X6Y0/BRAM_WW2A2_2 CLBLL_L_X4Y2/CLBLL_IMUX14 CLBLL_L_X4Y2/CLBLL_L_B1 CLBLL_L_X4Y4/CLBLL_IMUX6 CLBLL_L_X4Y4/CLBLL_L_A1 CLBLM_R_X5Y2/CLBLM_WW2A2 CLBLM_R_X7Y2/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y2/CLBLM_M_AMUX CLBLM_R_X7Y3/CLBLM_IMUX9 CLBLM_R_X7Y3/CLBLM_L_A5 INT_L_X4Y2/IMUX_L14 INT_L_X4Y2/NN2BEG3 INT_L_X4Y2/WW2END2 INT_L_X4Y3/NN2A3 INT_L_X4Y4/IMUX_L6 INT_L_X4Y4/NN2END3 INT_L_X6Y2/WR1END3 INT_L_X6Y2/WW2BEG2 INT_R_X5Y2/WW2A2 INT_R_X7Y2/LOGIC_OUTS20 INT_R_X7Y2/NL1BEG1 INT_R_X7Y2/WR1BEG3 INT_R_X7Y3/IMUX9 INT_R_X7Y3/NL1END1 VBRK_X18Y3/VBRK_WW2A2 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X7Y2/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y2/INT_L.WW2END2->>IMUX_L14 INT_L_X4Y2/INT_L.WW2END2->>NN2BEG3 INT_L_X4Y4/INT_L.NN2END3->>IMUX_L6 INT_L_X6Y2/INT_L.WR1END3->>WW2BEG2 INT_R_X7Y2/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X7Y2/INT_R.LOGIC_OUTS20->>WR1BEG3 INT_R_X7Y3/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rin[bd] - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX11 CLBLL_L_X2Y2/CLBLL_LL_A4 CLBLL_L_X2Y3/CLBLL_IMUX0 CLBLL_L_X2Y3/CLBLL_IMUX27 CLBLL_L_X2Y3/CLBLL_IMUX7 CLBLL_L_X2Y3/CLBLL_LL_A1 CLBLL_L_X2Y3/CLBLL_LL_B4 CLBLL_L_X2Y3/CLBLL_L_A3 CLBLL_L_X4Y0/CLBLL_IMUX18 CLBLL_L_X4Y0/CLBLL_IMUX2 CLBLL_L_X4Y0/CLBLL_LL_A2 CLBLL_L_X4Y0/CLBLL_LL_B2 CLBLL_L_X4Y0/CLBLL_WL1END0 CLBLL_L_X4Y1/CLBLL_IMUX18 CLBLL_L_X4Y1/CLBLL_IMUX2 CLBLL_L_X4Y1/CLBLL_LL_A2 CLBLL_L_X4Y1/CLBLL_LL_B2 CLBLL_L_X4Y1/CLBLL_WW2A1 CLBLL_L_X4Y2/CLBLL_IMUX20 CLBLL_L_X4Y2/CLBLL_L_C2 CLBLL_L_X4Y2/CLBLL_WW2A1 CLBLL_L_X4Y3/CLBLL_BYP0 CLBLL_L_X4Y3/CLBLL_IMUX42 CLBLL_L_X4Y3/CLBLL_L_AX CLBLL_L_X4Y3/CLBLL_L_D6 CLBLL_L_X4Y3/CLBLL_SE2A0 CLBLL_L_X4Y3/CLBLL_WL1END0 CLBLL_L_X4Y4/CLBLL_ER1BEG1 CLBLL_L_X4Y4/CLBLL_IMUX26 CLBLL_L_X4Y4/CLBLL_L_B4 CLBLM_R_X3Y0/CLBLM_WL1END0 CLBLM_R_X3Y1/CLBLM_IMUX32 CLBLM_R_X3Y1/CLBLM_IMUX8 CLBLM_R_X3Y1/CLBLM_M_A5 CLBLM_R_X3Y1/CLBLM_M_C1 CLBLM_R_X3Y1/CLBLM_WW2A1 CLBLM_R_X3Y2/CLBLM_IMUX3 CLBLM_R_X3Y2/CLBLM_L_A2 CLBLM_R_X3Y2/CLBLM_WW2A1 CLBLM_R_X3Y3/CLBLM_IMUX18 CLBLM_R_X3Y3/CLBLM_IMUX2 CLBLM_R_X3Y3/CLBLM_IMUX9 CLBLM_R_X3Y3/CLBLM_L_A5 CLBLM_R_X3Y3/CLBLM_M_A2 CLBLM_R_X3Y3/CLBLM_M_B2 CLBLM_R_X3Y3/CLBLM_SE2A0 CLBLM_R_X3Y3/CLBLM_WL1END0 CLBLM_R_X3Y4/CLBLM_ER1BEG1 CLBLM_R_X3Y4/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y4/CLBLM_M_A INT_L_X2Y1/NN2BEG2 INT_L_X2Y1/WW2END1 INT_L_X2Y2/IMUX_L11 INT_L_X2Y2/NN2A2 INT_L_X2Y2/WL1END3 INT_L_X2Y2/WW2END1 INT_L_X2Y3/IMUX_L0 INT_L_X2Y3/IMUX_L27 INT_L_X2Y3/IMUX_L7 INT_L_X2Y3/NN2END2 INT_L_X2Y3/WL1END3 INT_L_X2Y3/WL1END_N1_3 INT_L_X2Y4/WL1END_N1_3 INT_L_X4Y0/IMUX_L18 INT_L_X4Y0/IMUX_L2 INT_L_X4Y0/SL1END1 INT_L_X4Y0/WL1BEG0 INT_L_X4Y1/IMUX_L18 INT_L_X4Y1/IMUX_L2 INT_L_X4Y1/SL1BEG1 INT_L_X4Y1/SL1END1 INT_L_X4Y1/WW2BEG1 INT_L_X4Y2/IMUX_L20 INT_L_X4Y2/SL1BEG1 INT_L_X4Y2/SS2END1 INT_L_X4Y2/WW2BEG1 INT_L_X4Y3/BYP_ALT0 INT_L_X4Y3/BYP_L0 INT_L_X4Y3/IMUX_L42 INT_L_X4Y3/SE2END0 INT_L_X4Y3/SL1END1 INT_L_X4Y3/SS2A1 INT_L_X4Y3/WL1BEG0 INT_L_X4Y4/ER1END1 INT_L_X4Y4/IMUX_L26 INT_L_X4Y4/SL1BEG1 INT_L_X4Y4/SS2BEG1 INT_R_X3Y0/NL1BEG0 INT_R_X3Y0/NL1END_S3_0 INT_R_X3Y0/WL1END0 INT_R_X3Y1/IMUX32 INT_R_X3Y1/IMUX8 INT_R_X3Y1/NL1END0 INT_R_X3Y1/WW2A1 INT_R_X3Y2/IMUX3 INT_R_X3Y2/SR1END1 INT_R_X3Y2/WL1BEG3 INT_R_X3Y2/WW2A1 INT_R_X3Y3/IMUX18 INT_R_X3Y3/IMUX2 INT_R_X3Y3/IMUX9 INT_R_X3Y3/SE2A0 INT_R_X3Y3/SR1BEG1 INT_R_X3Y3/WL1BEG3 INT_R_X3Y3/WL1BEG_N3 INT_R_X3Y3/WL1END0 INT_R_X3Y4/ER1BEG1 INT_R_X3Y4/LOGIC_OUTS12 INT_R_X3Y4/SE2BEG0 INT_R_X3Y4/WL1BEG_N3 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y3/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y4/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X2Y1/INT_L.WW2END1->>NN2BEG2 INT_L_X2Y2/INT_L.WW2END1->>IMUX_L11 INT_L_X2Y3/INT_L.NN2END2->>IMUX_L27 INT_L_X2Y3/INT_L.WL1END3->>IMUX_L7 INT_L_X2Y3/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X4Y0/INT_L.SL1END1->>IMUX_L18 INT_L_X4Y0/INT_L.SL1END1->>IMUX_L2 INT_L_X4Y0/INT_L.SL1END1->>WL1BEG0 INT_L_X4Y1/INT_L.SL1END1->>IMUX_L18 INT_L_X4Y1/INT_L.SL1END1->>IMUX_L2 INT_L_X4Y1/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y1/INT_L.SL1END1->>WW2BEG1 INT_L_X4Y2/INT_L.SS2END1->>IMUX_L20 INT_L_X4Y2/INT_L.SS2END1->>SL1BEG1 INT_L_X4Y2/INT_L.SS2END1->>WW2BEG1 INT_L_X4Y3/INT_L.BYP_ALT0->>BYP_L0 INT_L_X4Y3/INT_L.SE2END0->>BYP_ALT0 INT_L_X4Y3/INT_L.SL1END1->>IMUX_L42 INT_L_X4Y3/INT_L.SL1END1->>WL1BEG0 INT_L_X4Y4/INT_L.ER1END1->>IMUX_L26 INT_L_X4Y4/INT_L.ER1END1->>SL1BEG1 INT_L_X4Y4/INT_L.ER1END1->>SS2BEG1 INT_R_X3Y0/INT_R.WL1END0->>NL1BEG0 INT_R_X3Y1/INT_R.NL1END0->>IMUX32 INT_R_X3Y1/INT_R.NL1END0->>IMUX8 INT_R_X3Y2/INT_R.SR1END1->>IMUX3 INT_R_X3Y3/INT_R.WL1END0->>IMUX18 INT_R_X3Y3/INT_R.WL1END0->>IMUX2 INT_R_X3Y3/INT_R.WL1END0->>IMUX9 INT_R_X3Y3/INT_R.WL1END0->>SR1BEG1 INT_R_X3Y3/INT_R.WL1END0->>WL1BEG_N3 INT_R_X3Y4/INT_R.LOGIC_OUTS12->>ER1BEG1 INT_R_X3Y4/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X3Y4/INT_R.LOGIC_OUTS12->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

r[frdata][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsize[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_WL1END3 BRAM_L_X6Y5/BRAM_SW2A0_0 BRAM_L_X6Y5/BRAM_WL1END3_0 CLBLL_L_X2Y7/CLBLL_IMUX2 CLBLL_L_X2Y7/CLBLL_LL_A2 CLBLL_L_X4Y5/CLBLL_IMUX16 CLBLL_L_X4Y5/CLBLL_IMUX30 CLBLL_L_X4Y5/CLBLL_IMUX39 CLBLL_L_X4Y5/CLBLL_L_B3 CLBLL_L_X4Y5/CLBLL_L_C5 CLBLL_L_X4Y5/CLBLL_L_D3 CLBLL_L_X4Y7/CLBLL_IMUX40 CLBLL_L_X4Y7/CLBLL_LL_D1 CLBLL_L_X4Y8/CLBLL_IMUX14 CLBLL_L_X4Y8/CLBLL_IMUX15 CLBLL_L_X4Y8/CLBLL_IMUX6 CLBLL_L_X4Y8/CLBLL_IMUX7 CLBLL_L_X4Y8/CLBLL_LL_A1 CLBLL_L_X4Y8/CLBLL_LL_B1 CLBLL_L_X4Y8/CLBLL_L_A1 CLBLL_L_X4Y8/CLBLL_L_B1 CLBLL_L_X4Y9/CLBLL_WR1END0 CLBLM_L_X8Y6/CLBLM_IMUX11 CLBLM_L_X8Y6/CLBLM_IMUX27 CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y6/CLBLM_L_BQ CLBLM_L_X8Y6/CLBLM_M_A4 CLBLM_L_X8Y6/CLBLM_M_B4 CLBLM_L_X8Y7/CLBLM_NW2A1 CLBLM_R_X3Y8/CLBLM_IMUX1 CLBLM_R_X3Y8/CLBLM_M_A3 CLBLM_R_X3Y9/CLBLM_WR1END0 CLBLM_R_X5Y5/CLBLM_IMUX25 CLBLM_R_X5Y5/CLBLM_IMUX33 CLBLM_R_X5Y5/CLBLM_IMUX41 CLBLM_R_X5Y5/CLBLM_IMUX44 CLBLM_R_X5Y5/CLBLM_IMUX9 CLBLM_R_X5Y5/CLBLM_L_A5 CLBLM_R_X5Y5/CLBLM_L_B5 CLBLM_R_X5Y5/CLBLM_L_C1 CLBLM_R_X5Y5/CLBLM_L_D1 CLBLM_R_X5Y5/CLBLM_M_D4 CLBLM_R_X5Y5/CLBLM_SW2A0 CLBLM_R_X5Y5/CLBLM_WL1END3 CLBLM_R_X7Y6/CLBLM_IMUX3 CLBLM_R_X7Y6/CLBLM_L_A2 CLBLM_R_X7Y7/CLBLM_NW2A1 CLBLM_R_X7Y8/CLBLM_IMUX0 CLBLM_R_X7Y8/CLBLM_IMUX20 CLBLM_R_X7Y8/CLBLM_IMUX26 CLBLM_R_X7Y8/CLBLM_L_A3 CLBLM_R_X7Y8/CLBLM_L_B4 CLBLM_R_X7Y8/CLBLM_L_C2 INT_L_X2Y7/IMUX_L2 INT_L_X2Y7/SR1BEG_S0 INT_L_X2Y7/WL1END3 INT_L_X2Y8/WL1END_N1_3 INT_L_X4Y4/WL1END3 INT_L_X4Y5/BYP_ALT3 INT_L_X4Y5/BYP_BOUNCE3 INT_L_X4Y5/EL1BEG2 INT_L_X4Y5/IMUX_L16 INT_L_X4Y5/IMUX_L30 INT_L_X4Y5/IMUX_L39 INT_L_X4Y5/NL1BEG_N3 INT_L_X4Y5/NR1BEG3 INT_L_X4Y5/WL1END_N1_3 INT_L_X4Y6/BYP_BOUNCE_N3_3 INT_L_X4Y6/NN2BEG3 INT_L_X4Y6/NR1END3 INT_L_X4Y6/NW2END_S0_0 INT_L_X4Y7/IMUX_L40 INT_L_X4Y7/NN2A3 INT_L_X4Y7/NW2END0 INT_L_X4Y8/IMUX_L14 INT_L_X4Y8/IMUX_L15 INT_L_X4Y8/IMUX_L6 INT_L_X4Y8/IMUX_L7 INT_L_X4Y8/NN2END3 INT_L_X4Y8/WR1BEG_S0 INT_L_X4Y9/WR1BEG0 INT_L_X6Y5/SW2A0 INT_L_X6Y5/WL1BEG3 INT_L_X6Y6/SW2BEG0 INT_L_X6Y6/WL1BEG_N3 INT_L_X6Y6/WL1END0 INT_L_X8Y6/IMUX_L11 INT_L_X8Y6/IMUX_L27 INT_L_X8Y6/LOGIC_OUTS_L1 INT_L_X8Y6/NW2BEG1 INT_L_X8Y7/NW2A1 INT_R_X3Y7/WL1BEG3 INT_R_X3Y8/IMUX1 INT_R_X3Y8/SR1BEG_S0 INT_R_X3Y8/WL1BEG_N3 INT_R_X3Y8/WR1END_S1_0 INT_R_X3Y9/WR1END0 INT_R_X5Y4/WL1BEG3 INT_R_X5Y5/EL1END2 INT_R_X5Y5/IMUX25 INT_R_X5Y5/IMUX33 INT_R_X5Y5/IMUX41 INT_R_X5Y5/IMUX44 INT_R_X5Y5/IMUX9 INT_R_X5Y5/SW2END0 INT_R_X5Y5/WL1BEG_N3 INT_R_X5Y5/WL1END3 INT_R_X5Y6/NW2BEG0 INT_R_X5Y6/WL1END_N1_3 INT_R_X5Y7/NW2A0 INT_R_X7Y6/IMUX3 INT_R_X7Y6/SR1END1 INT_R_X7Y6/WL1BEG0 INT_R_X7Y7/NL1BEG0 INT_R_X7Y7/NL1END_S3_0 INT_R_X7Y7/NW2END1 INT_R_X7Y7/SR1BEG1 INT_R_X7Y8/BYP_ALT0 INT_R_X7Y8/BYP_BOUNCE0 INT_R_X7Y8/IMUX0 INT_R_X7Y8/IMUX20 INT_R_X7Y8/IMUX26 INT_R_X7Y8/NL1END0 VBRK_X18Y6/VBRK_SW2A0 VBRK_X18Y6/VBRK_WL1END3 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y6/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y8/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y6/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X2Y7/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X2Y7/INT_L.WL1END3->>SR1BEG_S0 INT_L_X4Y5/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y5/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X4Y5/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X4Y5/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X4Y5/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X4Y5/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X4Y5/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X4Y5/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X4Y6/INT_L.NR1END3->>NN2BEG3 INT_L_X4Y7/INT_L.NW2END0->>IMUX_L40 INT_L_X4Y8/INT_L.NN2END3->>IMUX_L14 INT_L_X4Y8/INT_L.NN2END3->>IMUX_L15 INT_L_X4Y8/INT_L.NN2END3->>IMUX_L6 INT_L_X4Y8/INT_L.NN2END3->>IMUX_L7 INT_L_X4Y8/INT_L.NN2END3->>WR1BEG_S0 INT_L_X6Y6/INT_L.WL1END0->>SW2BEG0 INT_L_X6Y6/INT_L.WL1END0->>WL1BEG_N3 INT_L_X8Y6/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X8Y6/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X8Y6/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X3Y8/INT_R.SR1BEG_S0->>IMUX1 INT_R_X3Y8/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X3Y8/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X5Y5/INT_R.EL1END2->>IMUX44 INT_R_X5Y5/INT_R.SW2END0->>IMUX25 INT_R_X5Y5/INT_R.SW2END0->>IMUX33 INT_R_X5Y5/INT_R.SW2END0->>IMUX41 INT_R_X5Y5/INT_R.SW2END0->>IMUX9 INT_R_X5Y5/INT_R.SW2END0->>WL1BEG_N3 INT_R_X5Y6/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X7Y6/INT_R.SR1END1->>IMUX3 INT_R_X7Y6/INT_R.SR1END1->>WL1BEG0 INT_R_X7Y7/INT_R.NW2END1->>NL1BEG0 INT_R_X7Y7/INT_R.NW2END1->>SR1BEG1 INT_R_X7Y8/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y8/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X7Y8/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X7Y8/INT_R.NL1END0->>BYP_ALT0 INT_R_X7Y8/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

hsize[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_WW2A2 BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_WW2END3 BRAM_L_X6Y5/BRAM_WW2A2_0 BRAM_L_X6Y5/BRAM_WW2END3_0 CLBLL_L_X4Y5/CLBLL_IMUX13 CLBLL_L_X4Y5/CLBLL_IMUX46 CLBLL_L_X4Y5/CLBLL_L_B6 CLBLL_L_X4Y5/CLBLL_L_D5 CLBLL_L_X4Y7/CLBLL_IMUX45 CLBLL_L_X4Y7/CLBLL_LL_D2 CLBLL_L_X4Y8/CLBLL_IMUX10 CLBLL_L_X4Y8/CLBLL_IMUX18 CLBLL_L_X4Y8/CLBLL_IMUX26 CLBLL_L_X4Y8/CLBLL_IMUX8 CLBLL_L_X4Y8/CLBLL_LL_A5 CLBLL_L_X4Y8/CLBLL_LL_B2 CLBLL_L_X4Y8/CLBLL_L_A4 CLBLL_L_X4Y8/CLBLL_L_B4 CLBLM_L_X8Y5/CLBLM_WL1END3 CLBLM_L_X8Y6/CLBLM_IMUX24 CLBLM_L_X8Y6/CLBLM_IMUX8 CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y6/CLBLM_L_AQ CLBLM_L_X8Y6/CLBLM_M_A5 CLBLM_L_X8Y6/CLBLM_M_B5 CLBLM_L_X8Y8/CLBLM_WR1END1 CLBLM_R_X5Y5/CLBLM_IMUX10 CLBLM_R_X5Y5/CLBLM_IMUX26 CLBLM_R_X5Y5/CLBLM_IMUX34 CLBLM_R_X5Y5/CLBLM_IMUX42 CLBLM_R_X5Y5/CLBLM_L_A4 CLBLM_R_X5Y5/CLBLM_L_B4 CLBLM_R_X5Y5/CLBLM_L_C6 CLBLM_R_X5Y5/CLBLM_L_D6 CLBLM_R_X5Y5/CLBLM_WW2A2 CLBLM_R_X5Y5/CLBLM_WW2END3 CLBLM_R_X7Y5/CLBLM_WL1END3 CLBLM_R_X7Y8/CLBLM_IMUX10 CLBLM_R_X7Y8/CLBLM_IMUX30 CLBLM_R_X7Y8/CLBLM_L_A4 CLBLM_R_X7Y8/CLBLM_L_C5 CLBLM_R_X7Y8/CLBLM_WR1END1 INT_L_X4Y5/IMUX_L13 INT_L_X4Y5/IMUX_L46 INT_L_X4Y5/NN2BEG3 INT_L_X4Y5/WW2END2 INT_L_X4Y6/NN2A3 INT_L_X4Y7/FAN_BOUNCE_S3_2 INT_L_X4Y7/IMUX_L45 INT_L_X4Y7/NN2BEG3 INT_L_X4Y7/NN2END3 INT_L_X4Y8/FAN_ALT2 INT_L_X4Y8/FAN_BOUNCE2 INT_L_X4Y8/IMUX_L10 INT_L_X4Y8/IMUX_L18 INT_L_X4Y8/IMUX_L26 INT_L_X4Y8/IMUX_L8 INT_L_X4Y8/NN2A3 INT_L_X4Y8/SR1BEG_S0 INT_L_X4Y8/SR1END3 INT_L_X4Y9/NN2END3 INT_L_X4Y9/SR1BEG3 INT_L_X4Y9/SR1END_N3_3 INT_L_X6Y5/WL1END2 INT_L_X6Y5/WW2A3 INT_L_X6Y5/WW2BEG2 INT_L_X8Y5/WL1BEG3 INT_L_X8Y6/IMUX_L24 INT_L_X8Y6/IMUX_L8 INT_L_X8Y6/LOGIC_OUTS_L0 INT_L_X8Y6/NN2BEG0 INT_L_X8Y6/WL1BEG_N3 INT_L_X8Y7/NN2A0 INT_L_X8Y7/NN2END_S2_0 INT_L_X8Y8/NN2END0 INT_L_X8Y8/WR1BEG1 INT_R_X5Y5/IMUX10 INT_R_X5Y5/IMUX26 INT_R_X5Y5/IMUX34 INT_R_X5Y5/IMUX42 INT_R_X5Y5/SR1BEG_S0 INT_R_X5Y5/WW2A2 INT_R_X5Y5/WW2END3 INT_R_X5Y6/WW2END_N0_3 INT_R_X7Y5/WL1BEG2 INT_R_X7Y5/WL1END3 INT_R_X7Y5/WW2BEG3 INT_R_X7Y6/WL1END_N1_3 INT_R_X7Y8/BYP_ALT4 INT_R_X7Y8/BYP_BOUNCE4 INT_R_X7Y8/IMUX10 INT_R_X7Y8/IMUX30 INT_R_X7Y8/WR1END1 VBRK_X18Y6/VBRK_WW2A2 VBRK_X18Y6/VBRK_WW2END3 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y6/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X4Y5/INT_L.WW2END2->>IMUX_L13 INT_L_X4Y5/INT_L.WW2END2->>IMUX_L46 INT_L_X4Y5/INT_L.WW2END2->>NN2BEG3 INT_L_X4Y7/INT_L.NN2END3->>IMUX_L45 INT_L_X4Y7/INT_L.NN2END3->>NN2BEG3 INT_L_X4Y8/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y8/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X4Y8/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X4Y8/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X4Y8/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X4Y8/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X4Y8/INT_L.SR1END3->>SR1BEG_S0 INT_L_X4Y9/INT_L.NN2END3->>SR1BEG3 INT_L_X6Y5/INT_L.WL1END2->>WW2BEG2 INT_L_X8Y6/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X8Y6/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X8Y6/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y6/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_L_X8Y8/INT_L.NN2END0->>WR1BEG1 INT_R_X5Y5/INT_R.SR1BEG_S0->>IMUX10 INT_R_X5Y5/INT_R.SR1BEG_S0->>IMUX26 INT_R_X5Y5/INT_R.SR1BEG_S0->>IMUX34 INT_R_X5Y5/INT_R.SR1BEG_S0->>IMUX42 INT_R_X5Y5/INT_R.WW2END3->>SR1BEG_S0 INT_R_X7Y5/INT_R.WL1END3->>WL1BEG2 INT_R_X7Y5/INT_R.WL1END3->>WW2BEG3 INT_R_X7Y8/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y8/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X7Y8/INT_R.WR1END1->>BYP_ALT4 INT_R_X7Y8/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

r[frdata][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][23]_i_1_n_0 - 
wires: CLBLL_L_X4Y7/CLBLL_LL_D CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y8/CLBLL_BYP3 CLBLL_L_X4Y8/CLBLL_LL_CX INT_L_X4Y7/LOGIC_OUTS_L15 INT_L_X4Y7/NR1BEG3 INT_L_X4Y8/BYP_ALT3 INT_L_X4Y8/BYP_L3 INT_L_X4Y8/FAN_ALT3 INT_L_X4Y8/FAN_BOUNCE3 INT_L_X4Y8/NR1END3 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y8/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX INT_L_X4Y7/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X4Y8/INT_L.BYP_ALT3->>BYP_L3 INT_L_X4Y8/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y8/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X4Y8/INT_L.NR1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][23] - 
wires: BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_WW2END0 BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_NW4END1 BRAM_L_X6Y5/BRAM_NW4END1_3 BRAM_L_X6Y5/BRAM_WW2END0_1 CLBLL_L_X4Y1/CLBLL_WW2END1 CLBLL_L_X4Y7/CLBLL_IMUX38 CLBLL_L_X4Y7/CLBLL_LL_D3 CLBLM_R_X3Y1/CLBLM_IMUX28 CLBLM_R_X3Y1/CLBLM_M_C4 CLBLM_R_X3Y1/CLBLM_WW2END1 CLBLM_R_X5Y6/CLBLM_WW2END0 CLBLM_R_X5Y7/CLBLM_BYP0 CLBLM_R_X5Y7/CLBLM_L_AX CLBLM_R_X5Y8/CLBLM_NW4END1 CLBLM_R_X7Y4/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y4/CLBLM_M_BQ INT_L_X4Y1/WW2A1 INT_L_X4Y7/IMUX_L38 INT_L_X4Y7/WL1END3 INT_L_X4Y8/WL1END_N1_3 INT_L_X6Y4/NW6A1 INT_L_X6Y5/NW6B1 INT_L_X6Y6/NW6C1 INT_L_X6Y6/WW2A0 INT_L_X6Y7/NW6D1 INT_L_X6Y8/NW6E1 INT_R_X3Y1/IMUX28 INT_R_X3Y1/WW2END1 INT_R_X5Y1/SR1END1 INT_R_X5Y1/WW2BEG1 INT_R_X5Y2/SR1BEG1 INT_R_X5Y2/SS6END0 INT_R_X5Y3/SS6E0 INT_R_X5Y4/SS6D0 INT_R_X5Y5/SS6C0 INT_R_X5Y6/NL1BEG0 INT_R_X5Y6/NL1END_S3_0 INT_R_X5Y6/SS6B0 INT_R_X5Y6/WW2END0 INT_R_X5Y7/BYP0 INT_R_X5Y7/BYP_ALT0 INT_R_X5Y7/NL1END0 INT_R_X5Y7/SS6A0 INT_R_X5Y7/WL1BEG3 INT_R_X5Y8/NW6END1 INT_R_X5Y8/SS6BEG0 INT_R_X5Y8/WL1BEG_N3 INT_R_X7Y4/LOGIC_OUTS5 INT_R_X7Y4/NN2BEG1 INT_R_X7Y4/NW6BEG1 INT_R_X7Y5/NN2A1 INT_R_X7Y6/NN2END1 INT_R_X7Y6/WW2BEG0 VBRK_X18Y7/VBRK_WW2END0 VBRK_X18Y9/VBRK_NW4END1 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y7/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y4/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X4Y7/INT_L.WL1END3->>IMUX_L38 INT_R_X3Y1/INT_R.WW2END1->>IMUX28 INT_R_X5Y1/INT_R.SR1END1->>WW2BEG1 INT_R_X5Y2/INT_R.SS6END0->>SR1BEG1 INT_R_X5Y6/INT_R.WW2END0->>NL1BEG0 INT_R_X5Y7/INT_R.BYP_ALT0->>BYP0 INT_R_X5Y7/INT_R.NL1END0->>BYP_ALT0 INT_R_X5Y8/INT_R.NW6END1->>SS6BEG0 INT_R_X5Y8/INT_R.NW6END1->>WL1BEG_N3 INT_R_X7Y4/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X7Y4/INT_R.LOGIC_OUTS5->>NW6BEG1 INT_R_X7Y6/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[frdata][24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][24] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX16 CLBLL_L_X4Y8/CLBLL_L_B3 CLBLM_R_X5Y7/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y7/CLBLM_L_AQ CLBLM_R_X5Y8/CLBLM_BYP0 CLBLM_R_X5Y8/CLBLM_L_AX INT_L_X4Y7/NW2END_S0_0 INT_L_X4Y8/IMUX_L16 INT_L_X4Y8/NW2END0 INT_R_X5Y7/LOGIC_OUTS0 INT_R_X5Y7/NR1BEG0 INT_R_X5Y7/NW2BEG0 INT_R_X5Y8/BYP0 INT_R_X5Y8/BYP_ALT0 INT_R_X5Y8/NR1END0 INT_R_X5Y8/NW2A0 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X5Y7/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y8/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X4Y8/INT_L.NW2END0->>IMUX_L16 INT_R_X5Y7/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y7/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X5Y8/INT_R.BYP_ALT0->>BYP0 INT_R_X5Y8/INT_R.NR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[frdata][25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][25] - 
wires: BRAM_INT_INTERFACE_L_X6Y7/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y5/BRAM_EE2BEG0_3 BRAM_L_X6Y5/BRAM_EL1BEG3_2 CLBLM_R_X5Y7/CLBLM_EL1BEG3 CLBLM_R_X5Y8/CLBLM_EE2BEG0 CLBLM_R_X5Y8/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y8/CLBLM_L_AQ CLBLM_R_X7Y7/CLBLM_BYP0 CLBLM_R_X7Y7/CLBLM_L_AX CLBLM_R_X7Y8/CLBLM_IMUX23 CLBLM_R_X7Y8/CLBLM_L_C3 INT_L_X6Y7/EL1END3 INT_L_X6Y7/NE2BEG3 INT_L_X6Y8/EE2A0 INT_L_X6Y8/NE2A3 INT_R_X5Y7/EL1BEG3 INT_R_X5Y8/EE2BEG0 INT_R_X5Y8/EL1BEG_N3 INT_R_X5Y8/LOGIC_OUTS0 INT_R_X7Y7/BYP0 INT_R_X7Y7/BYP_ALT0 INT_R_X7Y7/SL1END0 INT_R_X7Y8/EE2END0 INT_R_X7Y8/IMUX23 INT_R_X7Y8/NE2END3 INT_R_X7Y8/SL1BEG0 VBRK_X18Y8/VBRK_EL1BEG3 VBRK_X18Y9/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y8/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y7/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X6Y7/INT_L.EL1END3->>NE2BEG3 INT_R_X5Y8/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X5Y8/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X7Y7/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y7/INT_R.SL1END0->>BYP_ALT0 INT_R_X7Y8/INT_R.EE2END0->>SL1BEG0 INT_R_X7Y8/INT_R.NE2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[frdata][26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][26] - 
wires: CLBLM_L_X8Y6/CLBLM_EL1BEG3 CLBLM_L_X8Y6/CLBLM_IMUX7 CLBLM_L_X8Y6/CLBLM_M_A1 CLBLM_R_X7Y6/CLBLM_EL1BEG3 CLBLM_R_X7Y7/CLBLM_BYP5 CLBLM_R_X7Y7/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y7/CLBLM_L_AQ CLBLM_R_X7Y7/CLBLM_L_BX INT_L_X8Y6/EL1END3 INT_L_X8Y6/IMUX_L7 INT_R_X7Y6/EL1BEG3 INT_R_X7Y7/BYP5 INT_R_X7Y7/BYP_ALT5 INT_R_X7Y7/EL1BEG_N3 INT_R_X7Y7/FAN_ALT5 INT_R_X7Y7/FAN_BOUNCE5 INT_R_X7Y7/LOGIC_OUTS0 INT_R_X7Y7/NL1BEG_N3 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y7/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y7/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y6/INT_L.EL1END3->>IMUX_L7 INT_R_X7Y7/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y7/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y7/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X7Y7/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X7Y7/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y7/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[frdata][27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][27] - 
wires: CLBLM_L_X8Y6/CLBLM_IMUX18 CLBLM_L_X8Y6/CLBLM_M_B2 CLBLM_L_X8Y6/CLBLM_SE2A1 CLBLM_L_X8Y7/CLBLM_EL1BEG0 CLBLM_L_X8Y8/CLBLM_BYP0 CLBLM_L_X8Y8/CLBLM_L_AX CLBLM_R_X7Y6/CLBLM_SE2A1 CLBLM_R_X7Y7/CLBLM_EL1BEG0 CLBLM_R_X7Y7/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y7/CLBLM_L_BQ INT_L_X8Y6/EL1END_S3_0 INT_L_X8Y6/IMUX_L18 INT_L_X8Y6/SE2END1 INT_L_X8Y7/EL1END0 INT_L_X8Y7/NR1BEG0 INT_L_X8Y8/BYP_ALT0 INT_L_X8Y8/BYP_L0 INT_L_X8Y8/NR1END0 INT_R_X7Y6/SE2A1 INT_R_X7Y7/EL1BEG0 INT_R_X7Y7/LOGIC_OUTS1 INT_R_X7Y7/SE2BEG1 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y8/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y7/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y6/INT_L.SE2END1->>IMUX_L18 INT_L_X8Y7/INT_L.EL1END0->>NR1BEG0 INT_L_X8Y8/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y8/INT_L.NR1END0->>BYP_ALT0 INT_R_X7Y7/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X7Y7/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[frdata][28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][28] - 
wires: BRAM_INT_INTERFACE_L_X6Y8/INT_INTERFACE_WR1END2 BRAM_L_X6Y5/BRAM_WR1END2_3 CLBLM_L_X8Y8/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y8/CLBLM_L_AQ CLBLM_L_X8Y8/CLBLM_WW2A0 CLBLM_L_X8Y9/CLBLM_NW2A0 CLBLM_R_X5Y8/CLBLM_BYP5 CLBLM_R_X5Y8/CLBLM_L_BX CLBLM_R_X5Y8/CLBLM_WR1END2 CLBLM_R_X7Y8/CLBLM_IMUX9 CLBLM_R_X7Y8/CLBLM_L_A5 CLBLM_R_X7Y8/CLBLM_WW2A0 CLBLM_R_X7Y9/CLBLM_NW2A0 INT_L_X6Y8/WR1BEG2 INT_L_X6Y8/WW2END0 INT_L_X8Y8/LOGIC_OUTS_L0 INT_L_X8Y8/NW2BEG0 INT_L_X8Y8/WW2BEG0 INT_L_X8Y9/NW2A0 INT_R_X5Y8/BYP5 INT_R_X5Y8/BYP_ALT5 INT_R_X5Y8/WR1END2 INT_R_X7Y8/IMUX9 INT_R_X7Y8/NW2END_S0_0 INT_R_X7Y8/SR1BEG_S0 INT_R_X7Y8/WW2A0 INT_R_X7Y9/NW2END0 VBRK_X18Y9/VBRK_WR1END2 
pips: CLBLM_L_X8Y8/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y8/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y8/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X6Y8/INT_L.WW2END0->>WR1BEG2 INT_L_X8Y8/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y8/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_R_X5Y8/INT_R.BYP_ALT5->>BYP5 INT_R_X5Y8/INT_R.WR1END2->>BYP_ALT5 INT_R_X7Y8/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X7Y8/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[frdata][29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][29] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX1 CLBLL_L_X4Y8/CLBLL_LL_A3 CLBLM_R_X5Y8/CLBLM_BYP2 CLBLM_R_X5Y8/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y8/CLBLM_L_BQ CLBLM_R_X5Y8/CLBLM_L_CX INT_L_X4Y8/ER1BEG2 INT_L_X4Y8/IMUX_L1 INT_L_X4Y8/SR1END1 INT_L_X4Y8/WL1END0 INT_L_X4Y9/NW2END1 INT_L_X4Y9/SR1BEG1 INT_R_X5Y8/BYP2 INT_R_X5Y8/BYP_ALT2 INT_R_X5Y8/ER1END2 INT_R_X5Y8/LOGIC_OUTS1 INT_R_X5Y8/NW2BEG1 INT_R_X5Y8/WL1BEG0 INT_R_X5Y9/NW2A1 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X5Y8/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X5Y8/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X4Y8/INT_L.SR1END1->>ER1BEG2 INT_L_X4Y8/INT_L.WL1END0->>IMUX_L1 INT_L_X4Y9/INT_L.NW2END1->>SR1BEG1 INT_R_X5Y8/INT_R.BYP_ALT2->>BYP2 INT_R_X5Y8/INT_R.ER1END2->>BYP_ALT2 INT_R_X5Y8/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X5Y8/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[frdata][30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][30] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX27 CLBLL_L_X4Y8/CLBLL_LL_B4 CLBLM_R_X5Y8/CLBLM_BYP7 CLBLM_R_X5Y8/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y8/CLBLM_L_CQ CLBLM_R_X5Y8/CLBLM_L_DX INT_L_X4Y7/ER1BEG3 INT_L_X4Y7/SR1END2 INT_L_X4Y8/IMUX_L27 INT_L_X4Y8/SR1BEG2 INT_L_X4Y8/WL1END1 INT_R_X5Y7/ER1END3 INT_R_X5Y7/NR1BEG3 INT_R_X5Y8/BYP7 INT_R_X5Y8/BYP_ALT7 INT_R_X5Y8/ER1END_N3_3 INT_R_X5Y8/LOGIC_OUTS2 INT_R_X5Y8/NR1END3 INT_R_X5Y8/WL1BEG1 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X5Y8/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X5Y8/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X4Y7/INT_L.SR1END2->>ER1BEG3 INT_L_X4Y8/INT_L.WL1END1->>IMUX_L27 INT_L_X4Y8/INT_L.WL1END1->>SR1BEG2 INT_R_X5Y7/INT_R.ER1END3->>NR1BEG3 INT_R_X5Y8/INT_R.BYP_ALT7->>BYP7 INT_R_X5Y8/INT_R.LOGIC_OUTS2->>WL1BEG1 INT_R_X5Y8/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[frdata] - 
wires: BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X6Y6/INT_INTERFACE_ER1BEG2 BRAM_L_X6Y5/BRAM_EE2BEG1_1 BRAM_L_X6Y5/BRAM_ER1BEG2_1 CLBLL_L_X2Y7/CLBLL_FAN6 CLBLL_L_X2Y7/CLBLL_FAN7 CLBLL_L_X2Y7/CLBLL_LL_CE CLBLL_L_X2Y7/CLBLL_L_CE CLBLL_L_X2Y8/CLBLL_FAN6 CLBLL_L_X2Y8/CLBLL_L_CE CLBLL_L_X4Y6/CLBLL_EE2BEG1 CLBLL_L_X4Y8/CLBLL_FAN6 CLBLL_L_X4Y8/CLBLL_FAN7 CLBLL_L_X4Y8/CLBLL_LL_CE CLBLL_L_X4Y8/CLBLL_L_CE CLBLL_L_X4Y8/CLBLL_NE2A1 CLBLM_L_X8Y6/CLBLM_EE2A2 CLBLM_L_X8Y6/CLBLM_FAN7 CLBLM_L_X8Y6/CLBLM_M_CE CLBLM_R_X3Y6/CLBLM_EE2BEG1 CLBLM_R_X3Y6/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y6/CLBLM_L_B CLBLM_R_X3Y7/CLBLM_FAN6 CLBLM_R_X3Y7/CLBLM_L_CE CLBLM_R_X3Y8/CLBLM_FAN6 CLBLM_R_X3Y8/CLBLM_FAN7 CLBLM_R_X3Y8/CLBLM_L_CE CLBLM_R_X3Y8/CLBLM_M_CE CLBLM_R_X3Y8/CLBLM_NE2A1 CLBLM_R_X5Y6/CLBLM_EE2BEG1 CLBLM_R_X5Y6/CLBLM_ER1BEG2 CLBLM_R_X7Y6/CLBLM_EE2A2 CLBLM_R_X7Y6/CLBLM_FAN6 CLBLM_R_X7Y6/CLBLM_L_CE CLBLM_R_X7Y8/CLBLM_FAN6 CLBLM_R_X7Y8/CLBLM_L_CE INT_L_X2Y6/NN2BEG1 INT_L_X2Y6/WL1END0 INT_L_X2Y7/FAN_ALT6 INT_L_X2Y7/FAN_ALT7 INT_L_X2Y7/FAN_BOUNCE7 INT_L_X2Y7/FAN_L6 INT_L_X2Y7/FAN_L7 INT_L_X2Y7/NN2A1 INT_L_X2Y7/WR1END2 INT_L_X2Y8/FAN_ALT6 INT_L_X2Y8/FAN_L6 INT_L_X2Y8/NN2END1 INT_L_X4Y6/EE2A1 INT_L_X4Y8/BYP_ALT4 INT_L_X4Y8/BYP_BOUNCE4 INT_L_X4Y8/FAN_ALT6 INT_L_X4Y8/FAN_ALT7 INT_L_X4Y8/FAN_L6 INT_L_X4Y8/FAN_L7 INT_L_X4Y8/NE2END1 INT_L_X6Y6/EE2A1 INT_L_X6Y6/EE2BEG2 INT_L_X6Y6/ER1END2 INT_L_X8Y6/EE2END2 INT_L_X8Y6/FAN_ALT7 INT_L_X8Y6/FAN_L7 INT_R_X3Y6/EE2BEG1 INT_R_X3Y6/LOGIC_OUTS9 INT_R_X3Y6/NN2BEG1 INT_R_X3Y6/NR1BEG1 INT_R_X3Y6/WL1BEG0 INT_R_X3Y7/FAN6 INT_R_X3Y7/FAN_ALT6 INT_R_X3Y7/NE2BEG1 INT_R_X3Y7/NN2A1 INT_R_X3Y7/NR1END1 INT_R_X3Y7/WR1BEG2 INT_R_X3Y8/BYP_ALT4 INT_R_X3Y8/BYP_BOUNCE4 INT_R_X3Y8/FAN6 INT_R_X3Y8/FAN7 INT_R_X3Y8/FAN_ALT6 INT_R_X3Y8/FAN_ALT7 INT_R_X3Y8/NE2A1 INT_R_X3Y8/NN2END1 INT_R_X5Y6/EE2BEG1 INT_R_X5Y6/EE2END1 INT_R_X5Y6/ER1BEG2 INT_R_X7Y6/EE2A2 INT_R_X7Y6/EE2END1 INT_R_X7Y6/FAN6 INT_R_X7Y6/FAN_ALT6 INT_R_X7Y6/NN2BEG1 INT_R_X7Y7/NN2A1 INT_R_X7Y8/FAN6 INT_R_X7Y8/FAN_ALT6 INT_R_X7Y8/NN2END1 VBRK_X18Y7/VBRK_EE2BEG1 VBRK_X18Y7/VBRK_ER1BEG2 
pips: CLBLL_L_X2Y7/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X2Y7/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X2Y8/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y8/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y8/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X8Y6/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y6/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y7/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y8/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y8/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y6/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y8/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X2Y6/INT_L.WL1END0->>NN2BEG1 INT_L_X2Y7/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y7/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X2Y7/INT_L.FAN_ALT7->>FAN_L7 INT_L_X2Y7/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X2Y7/INT_L.WR1END2->>FAN_ALT7 INT_L_X2Y8/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y8/INT_L.NN2END1->>FAN_ALT6 INT_L_X4Y8/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y8/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X4Y8/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y8/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y8/INT_L.NE2END1->>BYP_ALT4 INT_L_X4Y8/INT_L.NE2END1->>FAN_ALT6 INT_L_X6Y6/INT_L.ER1END2->>EE2BEG2 INT_L_X8Y6/INT_L.EE2END2->>FAN_ALT7 INT_L_X8Y6/INT_L.FAN_ALT7->>FAN_L7 INT_R_X3Y6/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X3Y6/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X3Y6/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X3Y6/INT_R.LOGIC_OUTS9->>WL1BEG0 INT_R_X3Y7/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y7/INT_R.NR1END1->>FAN_ALT6 INT_R_X3Y7/INT_R.NR1END1->>NE2BEG1 INT_R_X3Y7/INT_R.NR1END1->>WR1BEG2 INT_R_X3Y8/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y8/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X3Y8/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y8/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y8/INT_R.NN2END1->>BYP_ALT4 INT_R_X3Y8/INT_R.NN2END1->>FAN_ALT6 INT_R_X5Y6/INT_R.EE2END1->>EE2BEG1 INT_R_X5Y6/INT_R.EE2END1->>ER1BEG2 INT_R_X7Y6/INT_R.EE2END1->>FAN_ALT6 INT_R_X7Y6/INT_R.EE2END1->>NN2BEG1 INT_R_X7Y6/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y8/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y8/INT_R.NN2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

hsize[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_WW2END2 BRAM_L_X6Y5/BRAM_WW2END2_0 CLBLL_L_X4Y5/CLBLL_IMUX19 CLBLL_L_X4Y5/CLBLL_IMUX3 CLBLL_L_X4Y5/CLBLL_IMUX34 CLBLL_L_X4Y5/CLBLL_IMUX42 CLBLL_L_X4Y5/CLBLL_L_A2 CLBLL_L_X4Y5/CLBLL_L_B2 CLBLL_L_X4Y5/CLBLL_L_C6 CLBLL_L_X4Y5/CLBLL_L_D6 CLBLL_L_X4Y6/CLBLL_NW2A2 CLBLM_L_X8Y5/CLBLM_SW2A2 CLBLM_L_X8Y6/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y6/CLBLM_L_CQ CLBLM_R_X3Y6/CLBLM_IMUX19 CLBLM_R_X3Y6/CLBLM_L_B2 CLBLM_R_X3Y6/CLBLM_NW2A2 CLBLM_R_X5Y5/CLBLM_IMUX14 CLBLM_R_X5Y5/CLBLM_IMUX21 CLBLM_R_X5Y5/CLBLM_IMUX37 CLBLM_R_X5Y5/CLBLM_IMUX38 CLBLM_R_X5Y5/CLBLM_IMUX5 CLBLM_R_X5Y5/CLBLM_L_A6 CLBLM_R_X5Y5/CLBLM_L_B1 CLBLM_R_X5Y5/CLBLM_L_C4 CLBLM_R_X5Y5/CLBLM_L_D4 CLBLM_R_X5Y5/CLBLM_M_D3 CLBLM_R_X5Y5/CLBLM_WW2END2 CLBLM_R_X7Y5/CLBLM_SW2A2 INT_L_X4Y5/IMUX_L19 INT_L_X4Y5/IMUX_L3 INT_L_X4Y5/IMUX_L34 INT_L_X4Y5/IMUX_L42 INT_L_X4Y5/NW2BEG2 INT_L_X4Y5/WL1END1 INT_L_X4Y6/NW2A2 INT_L_X6Y5/WW2A2 INT_L_X8Y5/SW2A2 INT_L_X8Y6/LOGIC_OUTS_L2 INT_L_X8Y6/SW2BEG2 INT_R_X3Y6/IMUX19 INT_R_X3Y6/NW2END2 INT_R_X5Y5/IMUX14 INT_R_X5Y5/IMUX21 INT_R_X5Y5/IMUX37 INT_R_X5Y5/IMUX38 INT_R_X5Y5/IMUX5 INT_R_X5Y5/WL1BEG1 INT_R_X5Y5/WW2END2 INT_R_X7Y5/SW2END2 INT_R_X7Y5/WW2BEG2 VBRK_X18Y6/VBRK_WW2END2 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X8Y6/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y5/INT_L.WL1END1->>IMUX_L19 INT_L_X4Y5/INT_L.WL1END1->>IMUX_L3 INT_L_X4Y5/INT_L.WL1END1->>IMUX_L34 INT_L_X4Y5/INT_L.WL1END1->>IMUX_L42 INT_L_X4Y5/INT_L.WL1END1->>NW2BEG2 INT_L_X8Y6/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X3Y6/INT_R.NW2END2->>IMUX19 INT_R_X5Y5/INT_R.WW2END2->>IMUX14 INT_R_X5Y5/INT_R.WW2END2->>IMUX21 INT_R_X5Y5/INT_R.WW2END2->>IMUX37 INT_R_X5Y5/INT_R.WW2END2->>IMUX38 INT_R_X5Y5/INT_R.WW2END2->>IMUX5 INT_R_X5Y5/INT_R.WW2END2->>WL1BEG1 INT_R_X7Y5/INT_R.SW2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

r[frdata][31]_i_3_n_0 - 
wires: CLBLL_L_X4Y6/CLBLL_WL1END0 CLBLL_L_X4Y7/CLBLL_LL_DMUX CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS23 CLBLM_R_X3Y6/CLBLM_IMUX25 CLBLM_R_X3Y6/CLBLM_L_B5 CLBLM_R_X3Y6/CLBLM_WL1END0 INT_L_X4Y6/SL1END1 INT_L_X4Y6/WL1BEG0 INT_L_X4Y7/LOGIC_OUTS_L23 INT_L_X4Y7/SL1BEG1 INT_R_X3Y6/IMUX25 INT_R_X3Y6/WL1END0 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X3Y6/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X4Y6/INT_L.SL1END1->>WL1BEG0 INT_L_X4Y7/INT_L.LOGIC_OUTS_L23->>SL1BEG1 INT_R_X3Y6/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[ar_n_0_][31] - 
wires: CLBLL_L_X4Y8/CLBLL_IMUX9 CLBLL_L_X4Y8/CLBLL_L_A5 CLBLM_R_X5Y8/CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y8/CLBLM_L_DQ INT_L_X4Y8/FAN_ALT5 INT_L_X4Y8/FAN_BOUNCE5 INT_L_X4Y8/IMUX_L9 INT_L_X4Y8/WL1END2 INT_R_X5Y8/LOGIC_OUTS3 INT_R_X5Y8/WL1BEG2 
pips: CLBLL_L_X4Y8/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X5Y8/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X4Y8/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y8/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X4Y8/INT_L.WL1END2->>FAN_ALT5 INT_R_X5Y8/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[frdata][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_WR1END1 BRAM_L_X6Y0/BRAM_WR1END1_3 CLBLM_L_X8Y3/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y3/CLBLM_L_A CLBLM_L_X8Y3/CLBLM_WR1END1 CLBLM_R_X5Y3/CLBLM_IMUX25 CLBLM_R_X5Y3/CLBLM_L_B5 CLBLM_R_X5Y3/CLBLM_WR1END1 CLBLM_R_X7Y3/CLBLM_WR1END1 INT_L_X6Y2/WL1END3 INT_L_X6Y3/WL1END_N1_3 INT_L_X6Y3/WR1BEG1 INT_L_X8Y3/LOGIC_OUTS_L8 INT_L_X8Y3/WR1BEG1 INT_R_X5Y3/IMUX25 INT_R_X5Y3/WR1END1 INT_R_X7Y2/WL1BEG3 INT_R_X7Y3/WL1BEG_N3 INT_R_X7Y3/WR1END1 VBRK_X18Y4/VBRK_WR1END1 
pips: CLBLM_L_X8Y3/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X6Y3/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X8Y3/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X5Y3/INT_R.WR1END1->>IMUX25 INT_R_X7Y3/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_3_n_0 - 
wires: CLBLM_R_X5Y3/CLBLM_IMUX10 CLBLM_R_X5Y3/CLBLM_IMUX26 CLBLM_R_X5Y3/CLBLM_IMUX39 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y3/CLBLM_L_A4 CLBLM_R_X5Y3/CLBLM_L_B4 CLBLM_R_X5Y3/CLBLM_L_D3 CLBLM_R_X5Y3/CLBLM_M_BMUX INT_R_X5Y3/IMUX10 INT_R_X5Y3/IMUX26 INT_R_X5Y3/IMUX39 INT_R_X5Y3/LOGIC_OUTS21 INT_R_X5Y3/SR1BEG_S0 
pips: CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y3/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y3/INT_R.LOGIC_OUTS21->>IMUX39 INT_R_X5Y3/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X5Y3/INT_R.SR1BEG_S0->>IMUX10 INT_R_X5Y3/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[go]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_WW2END2 BRAM_L_X6Y0/BRAM_WW2END2_3 CLBLM_R_X5Y3/CLBLM_IMUX13 CLBLM_R_X5Y3/CLBLM_IMUX5 CLBLM_R_X5Y3/CLBLM_L_A6 CLBLM_R_X5Y3/CLBLM_L_B6 CLBLM_R_X5Y3/CLBLM_WW2END2 CLBLM_R_X7Y3/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y3/CLBLM_L_AMUX INT_L_X6Y3/WW2A2 INT_R_X5Y3/IMUX13 INT_R_X5Y3/IMUX5 INT_R_X5Y3/WW2END2 INT_R_X7Y3/LOGIC_OUTS16 INT_R_X7Y3/WW2BEG2 VBRK_X18Y4/VBRK_WW2END2 
pips: CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y3/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y3/INT_R.WW2END2->>IMUX13 INT_R_X5Y3/INT_R.WW2END2->>IMUX5 INT_R_X7Y3/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[go]_i_5_n_0 - 
wires: CLBLL_L_X4Y3/CLBLL_EE2BEG3 CLBLM_R_X3Y3/CLBLM_EE2BEG3 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS17 CLBLM_R_X3Y3/CLBLM_L_BMUX CLBLM_R_X5Y3/CLBLM_IMUX14 CLBLM_R_X5Y3/CLBLM_IMUX6 CLBLM_R_X5Y3/CLBLM_L_A1 CLBLM_R_X5Y3/CLBLM_L_B1 INT_L_X4Y3/EE2A3 INT_R_X3Y3/EE2BEG3 INT_R_X3Y3/LOGIC_OUTS17 INT_R_X5Y3/EE2END3 INT_R_X5Y3/IMUX14 INT_R_X5Y3/IMUX6 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X3Y3/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X5Y3/INT_R.EE2END3->>IMUX14 INT_R_X5Y3/INT_R.EE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[go]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[stop] - 
wires: CLBLM_R_X7Y3/CLBLM_IMUX13 CLBLM_R_X7Y3/CLBLM_IMUX5 CLBLM_R_X7Y3/CLBLM_L_A6 CLBLM_R_X7Y3/CLBLM_L_B6 CLBLM_R_X7Y4/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y4/CLBLM_L_B INT_R_X7Y3/IMUX13 INT_R_X7Y3/IMUX5 INT_R_X7Y3/SR1END2 INT_R_X7Y4/LOGIC_OUTS9 INT_R_X7Y4/SR1BEG2 
pips: CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y4/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y3/INT_R.SR1END2->>IMUX13 INT_R_X7Y3/INT_R.SR1END2->>IMUX5 INT_R_X7Y4/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[go]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_13_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_EE4B1 BRAM_L_X6Y0/BRAM_EE4B1_4 CLBLL_L_X4Y4/CLBLL_EE4BEG1 CLBLM_R_X3Y4/CLBLM_EE4BEG1 CLBLM_R_X3Y4/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y4/CLBLM_L_B CLBLM_R_X5Y4/CLBLM_EE4B1 CLBLM_R_X7Y3/CLBLM_IMUX3 CLBLM_R_X7Y3/CLBLM_L_A2 INT_L_X4Y4/EE4A1 INT_L_X6Y4/EE4C1 INT_R_X3Y4/EE4BEG1 INT_R_X3Y4/LOGIC_OUTS9 INT_R_X5Y4/EE4B1 INT_R_X7Y3/IMUX3 INT_R_X7Y3/SL1END1 INT_R_X7Y4/EE4END1 INT_R_X7Y4/SL1BEG1 VBRK_X18Y5/VBRK_EE4B1 
pips: CLBLM_R_X3Y4/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y3/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y4/INT_R.LOGIC_OUTS9->>EE4BEG1 INT_R_X7Y3/INT_R.SL1END1->>IMUX3 INT_R_X7Y4/INT_R.EE4END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][mosi]_i_11_n_0 - 
wires: CLBLM_L_X8Y4/CLBLM_EL1BEG1 CLBLM_L_X8Y4/CLBLM_IMUX11 CLBLM_L_X8Y4/CLBLM_M_A4 CLBLM_R_X7Y4/CLBLM_EL1BEG1 CLBLM_R_X7Y4/CLBLM_IMUX13 CLBLM_R_X7Y4/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y4/CLBLM_L_AMUX CLBLM_R_X7Y4/CLBLM_L_B6 INT_L_X8Y4/EL1END1 INT_L_X8Y4/IMUX_L11 INT_R_X7Y4/EL1BEG1 INT_R_X7Y4/IMUX13 INT_R_X7Y4/LOGIC_OUTS16 
pips: CLBLM_L_X8Y4/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y4/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y4/INT_L.EL1END1->>IMUX_L11 INT_R_X7Y4/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X7Y4/INT_R.LOGIC_OUTS16->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[go]_i_14_n_0 - 
wires: CLBLM_L_X8Y4/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y4/CLBLM_M_C CLBLM_L_X8Y4/CLBLM_WR1END3 CLBLM_R_X7Y4/CLBLM_IMUX14 CLBLM_R_X7Y4/CLBLM_L_B1 CLBLM_R_X7Y4/CLBLM_WR1END3 INT_L_X8Y4/LOGIC_OUTS_L14 INT_L_X8Y4/WR1BEG3 INT_R_X7Y4/IMUX14 INT_R_X7Y4/WR1END3 
pips: CLBLM_L_X8Y4/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X8Y4/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X7Y4/INT_R.WR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[stop_n_0_] - 
wires: BRAM_INT_INTERFACE_L_X6Y4/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y0/BRAM_EE2BEG0_4 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y3/CLBLM_L_AQ CLBLM_R_X5Y4/CLBLM_EE2BEG0 CLBLM_R_X7Y4/CLBLM_IMUX16 CLBLM_R_X7Y4/CLBLM_L_B3 INT_L_X6Y4/EE2A0 INT_R_X5Y3/LOGIC_OUTS0 INT_R_X5Y3/NR1BEG0 INT_R_X5Y4/EE2BEG0 INT_R_X5Y4/NR1END0 INT_R_X7Y4/EE2END0 INT_R_X7Y4/IMUX16 VBRK_X18Y5/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y3/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y4/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y3/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y4/INT_R.NR1END0->>EE2BEG0 INT_R_X7Y4/INT_R.EE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_15_n_0 - 
wires: CLBLL_L_X4Y4/CLBLL_WW2END2 CLBLM_R_X3Y4/CLBLM_IMUX14 CLBLM_R_X3Y4/CLBLM_L_B1 CLBLM_R_X3Y4/CLBLM_WW2END2 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y5/CLBLM_M_AMUX INT_L_X4Y4/WW2A2 INT_R_X3Y4/IMUX14 INT_R_X3Y4/WW2END2 INT_R_X5Y4/SL1END2 INT_R_X5Y4/WW2BEG2 INT_R_X5Y5/LOGIC_OUTS20 INT_R_X5Y5/SL1BEG2 
pips: CLBLM_R_X3Y4/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y4/INT_R.WW2END2->>IMUX14 INT_R_X5Y4/INT_R.SL1END2->>WW2BEG2 INT_R_X5Y5/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_6_n_0 - 
wires: CLBLM_L_X8Y3/CLBLM_IMUX10 CLBLM_L_X8Y3/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y3/CLBLM_L_A4 CLBLM_L_X8Y3/CLBLM_L_B INT_L_X8Y3/IMUX_L10 INT_L_X8Y3/LOGIC_OUTS_L9 
pips: CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y3/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y3/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_7_n_0 - 
wires: CLBLM_L_X8Y3/CLBLM_IMUX3 CLBLM_L_X8Y3/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y3/CLBLM_L_A2 CLBLM_L_X8Y3/CLBLM_M_B INT_L_X8Y3/IMUX_L3 INT_L_X8Y3/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y3/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y3/INT_L.LOGIC_OUTS_L13->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_8_n_0 - 
wires: CLBLM_L_X8Y3/CLBLM_IMUX0 CLBLM_L_X8Y3/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y3/CLBLM_L_A3 CLBLM_L_X8Y3/CLBLM_M_A INT_L_X8Y3/IMUX_L0 INT_L_X8Y3/LOGIC_OUTS_L12 
pips: CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y3/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y3/INT_L.LOGIC_OUTS_L12->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[go]_i_9_n_0 - 
wires: CLBLM_L_X8Y3/CLBLM_IMUX5 CLBLM_L_X8Y3/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y3/CLBLM_L_A6 CLBLM_L_X8Y3/CLBLM_L_C INT_L_X8Y3/IMUX_L5 INT_L_X8Y3/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y3/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y3/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[timer_n_0_][0] - 
wires: CLBLL_L_X4Y3/CLBLL_IMUX10 CLBLL_L_X4Y3/CLBLL_IMUX20 CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y3/CLBLL_L_A4 CLBLL_L_X4Y3/CLBLL_L_C2 CLBLL_L_X4Y3/CLBLL_L_CQ CLBLM_R_X5Y3/CLBLM_IMUX18 CLBLM_R_X5Y3/CLBLM_M_B2 INT_L_X4Y3/EL1BEG1 INT_L_X4Y3/FAN_ALT7 INT_L_X4Y3/FAN_BOUNCE7 INT_L_X4Y3/IMUX_L10 INT_L_X4Y3/IMUX_L20 INT_L_X4Y3/LOGIC_OUTS_L2 INT_R_X5Y3/EL1END1 INT_R_X5Y3/IMUX18 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y3/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X4Y3/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y3/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X4Y3/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X4Y3/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 INT_L_X4Y3/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_R_X5Y3/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_2_in[2] - 
wires: CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS0 CLBLL_L_X2Y3/CLBLL_L_AQ CLBLL_L_X4Y3/CLBLL_EL1BEG3 CLBLL_L_X4Y3/CLBLL_IMUX6 CLBLL_L_X4Y3/CLBLL_L_A1 CLBLL_L_X4Y5/CLBLL_NE2A0 CLBLM_R_X3Y3/CLBLM_EL1BEG3 CLBLM_R_X3Y5/CLBLM_NE2A0 CLBLM_R_X5Y3/CLBLM_IMUX17 CLBLM_R_X5Y3/CLBLM_M_B3 CLBLM_R_X5Y6/CLBLM_IMUX0 CLBLM_R_X5Y6/CLBLM_L_A3 INT_L_X2Y3/LOGIC_OUTS_L0 INT_L_X2Y3/NE2BEG0 INT_L_X2Y4/NE2A0 INT_L_X4Y2/ER1BEG_S0 INT_L_X4Y2/SL1END3 INT_L_X4Y3/EL1END3 INT_L_X4Y3/ER1BEG0 INT_L_X4Y3/IMUX_L6 INT_L_X4Y3/SL1BEG3 INT_L_X4Y4/NE2END_S3_0 INT_L_X4Y5/NE2BEG0 INT_L_X4Y5/NE2END0 INT_L_X4Y6/NE2A0 INT_R_X3Y3/EL1BEG3 INT_R_X3Y3/NE2END_S3_0 INT_R_X3Y4/EL1BEG_N3 INT_R_X3Y4/NE2BEG0 INT_R_X3Y4/NE2END0 INT_R_X3Y5/NE2A0 INT_R_X5Y3/ER1END0 INT_R_X5Y3/IMUX17 INT_R_X5Y5/NE2END_S3_0 INT_R_X5Y6/IMUX0 INT_R_X5Y6/NE2END0 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X2Y3/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X4Y2/INT_L.SL1END3->>ER1BEG_S0 INT_L_X4Y3/INT_L.EL1END3->>IMUX_L6 INT_L_X4Y3/INT_L.EL1END3->>SL1BEG3 INT_L_X4Y5/INT_L.NE2END0->>NE2BEG0 INT_R_X3Y4/INT_R.NE2END0->>EL1BEG_N3 INT_R_X3Y4/INT_R.NE2END0->>NE2BEG0 INT_R_X5Y3/INT_R.ER1END0->>IMUX17 INT_R_X5Y6/INT_R.NE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

v[go] - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_WL1END3 BRAM_L_X6Y0/BRAM_WL1END3_3 CLBLM_L_X8Y3/CLBLM_IMUX30 CLBLM_L_X8Y3/CLBLM_IMUX4 CLBLM_L_X8Y3/CLBLM_L_C5 CLBLM_L_X8Y3/CLBLM_M_A6 CLBLM_L_X8Y4/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y4/CLBLM_M_A CLBLM_L_X8Y4/CLBLM_WW2A0 CLBLM_R_X5Y3/CLBLM_IMUX46 CLBLM_R_X5Y3/CLBLM_L_D5 CLBLM_R_X5Y3/CLBLM_WL1END3 CLBLM_R_X7Y4/CLBLM_WW2A0 INT_L_X6Y3/WL1BEG3 INT_L_X6Y4/WL1BEG_N3 INT_L_X6Y4/WW2END0 INT_L_X8Y3/BYP_ALT2 INT_L_X8Y3/BYP_BOUNCE2 INT_L_X8Y3/IMUX_L30 INT_L_X8Y3/IMUX_L4 INT_L_X8Y3/SR1END1 INT_L_X8Y4/BYP_BOUNCE_N3_2 INT_L_X8Y4/LOGIC_OUTS_L12 INT_L_X8Y4/SR1BEG1 INT_L_X8Y4/WW2BEG0 INT_R_X5Y3/IMUX46 INT_R_X5Y3/WL1END3 INT_R_X5Y4/WL1END_N1_3 INT_R_X7Y4/WW2A0 VBRK_X18Y4/VBRK_WL1END3 
pips: CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y3/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y4/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X6Y4/INT_L.WW2END0->>WL1BEG_N3 INT_L_X8Y3/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y3/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X8Y3/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y3/INT_L.SR1END1->>IMUX_L4 INT_L_X8Y4/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X8Y4/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_R_X5Y3/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

v[hsize] - 
wires: BRAM_INT_INTERFACE_L_X6Y5/INT_INTERFACE_EE2BEG2 BRAM_INT_INTERFACE_L_X6Y9/INT_INTERFACE_WL1END1 BRAM_L_X6Y5/BRAM_EE2BEG2_0 BRAM_L_X6Y5/BRAM_WL1END1_4 CLBLM_L_X8Y4/CLBLM_FAN6 CLBLM_L_X8Y4/CLBLM_FAN7 CLBLM_L_X8Y4/CLBLM_L_CE CLBLM_L_X8Y4/CLBLM_M_CE CLBLM_L_X8Y4/CLBLM_SE2A2 CLBLM_L_X8Y5/CLBLM_FAN7 CLBLM_L_X8Y5/CLBLM_M_CE CLBLM_L_X8Y7/CLBLM_FAN6 CLBLM_L_X8Y7/CLBLM_FAN7 CLBLM_L_X8Y7/CLBLM_L_CE CLBLM_L_X8Y7/CLBLM_M_CE CLBLM_L_X8Y7/CLBLM_NE2A2 CLBLM_L_X8Y8/CLBLM_FAN7 CLBLM_L_X8Y8/CLBLM_M_CE CLBLM_L_X8Y8/CLBLM_WR1END3 CLBLM_R_X5Y4/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y4/CLBLM_M_C CLBLM_R_X5Y5/CLBLM_EE2BEG2 CLBLM_R_X5Y5/CLBLM_FAN7 CLBLM_R_X5Y5/CLBLM_M_CE CLBLM_R_X5Y7/CLBLM_FAN7 CLBLM_R_X5Y7/CLBLM_M_CE CLBLM_R_X5Y9/CLBLM_FAN6 CLBLM_R_X5Y9/CLBLM_L_CE CLBLM_R_X5Y9/CLBLM_WL1END1 CLBLM_R_X7Y4/CLBLM_SE2A2 CLBLM_R_X7Y6/CLBLM_FAN7 CLBLM_R_X7Y6/CLBLM_M_CE CLBLM_R_X7Y7/CLBLM_NE2A2 CLBLM_R_X7Y8/CLBLM_WR1END3 CLBLM_R_X7Y9/CLBLM_FAN7 CLBLM_R_X7Y9/CLBLM_M_CE INT_L_X6Y5/EE2A2 INT_L_X6Y9/WL1BEG1 INT_L_X6Y9/WR1END3 INT_L_X8Y4/FAN_ALT6 INT_L_X8Y4/FAN_ALT7 INT_L_X8Y4/FAN_BOUNCE7 INT_L_X8Y4/FAN_L6 INT_L_X8Y4/FAN_L7 INT_L_X8Y4/NR1BEG2 INT_L_X8Y4/SE2END2 INT_L_X8Y5/FAN_ALT7 INT_L_X8Y5/FAN_L7 INT_L_X8Y5/NR1END2 INT_L_X8Y7/FAN_ALT6 INT_L_X8Y7/FAN_ALT7 INT_L_X8Y7/FAN_BOUNCE7 INT_L_X8Y7/FAN_L6 INT_L_X8Y7/FAN_L7 INT_L_X8Y7/NE2END2 INT_L_X8Y7/NR1BEG2 INT_L_X8Y8/FAN_ALT7 INT_L_X8Y8/FAN_L7 INT_L_X8Y8/NR1END2 INT_L_X8Y8/WR1BEG3 INT_R_X5Y4/LOGIC_OUTS14 INT_R_X5Y4/NR1BEG2 INT_R_X5Y5/EE2BEG2 INT_R_X5Y5/FAN7 INT_R_X5Y5/FAN_ALT7 INT_R_X5Y5/NN2BEG2 INT_R_X5Y5/NR1END2 INT_R_X5Y6/NN2A2 INT_R_X5Y7/FAN7 INT_R_X5Y7/FAN_ALT7 INT_R_X5Y7/NN2END2 INT_R_X5Y9/FAN6 INT_R_X5Y9/FAN_ALT6 INT_R_X5Y9/WL1END1 INT_R_X7Y4/SE2A2 INT_R_X7Y5/EE2END2 INT_R_X7Y5/NR1BEG2 INT_R_X7Y5/SE2BEG2 INT_R_X7Y6/FAN7 INT_R_X7Y6/FAN_ALT7 INT_R_X7Y6/NE2BEG2 INT_R_X7Y6/NR1END2 INT_R_X7Y7/NE2A2 INT_R_X7Y8/NL1BEG2 INT_R_X7Y8/WR1END3 INT_R_X7Y9/FAN7 INT_R_X7Y9/FAN_ALT7 INT_R_X7Y9/NL1END2 INT_R_X7Y9/WR1BEG3 VBRK_X18Y10/VBRK_WL1END1 VBRK_X18Y6/VBRK_EE2BEG2 
pips: CLBLM_L_X8Y4/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y4/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y5/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y7/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y7/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y8/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y4/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y5/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y7/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y9/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y6/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y9/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X6Y9/INT_L.WR1END3->>WL1BEG1 INT_L_X8Y4/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y4/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y4/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y4/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X8Y4/INT_L.SE2END2->>FAN_ALT7 INT_L_X8Y4/INT_L.SE2END2->>NR1BEG2 INT_L_X8Y5/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y5/INT_L.NR1END2->>FAN_ALT7 INT_L_X8Y7/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y7/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y7/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y7/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X8Y7/INT_L.NE2END2->>FAN_ALT7 INT_L_X8Y7/INT_L.NE2END2->>NR1BEG2 INT_L_X8Y8/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y8/INT_L.NR1END2->>FAN_ALT7 INT_L_X8Y8/INT_L.NR1END2->>WR1BEG3 INT_R_X5Y4/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X5Y5/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y5/INT_R.NR1END2->>EE2BEG2 INT_R_X5Y5/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y5/INT_R.NR1END2->>NN2BEG2 INT_R_X5Y7/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y7/INT_R.NN2END2->>FAN_ALT7 INT_R_X5Y9/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y9/INT_R.WL1END1->>FAN_ALT6 INT_R_X7Y5/INT_R.EE2END2->>NR1BEG2 INT_R_X7Y5/INT_R.EE2END2->>SE2BEG2 INT_R_X7Y6/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y6/INT_R.NR1END2->>FAN_ALT7 INT_R_X7Y6/INT_R.NR1END2->>NE2BEG2 INT_R_X7Y8/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y9/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y9/INT_R.NL1END2->>FAN_ALT7 INT_R_X7Y9/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

r[hburst][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hburst] - 
wires: BRAM_INT_INTERFACE_L_X6Y3/INT_INTERFACE_EL1BEG3 BRAM_L_X6Y0/BRAM_EL1BEG3_3 CLBLM_R_X5Y3/CLBLM_EL1BEG3 CLBLM_R_X5Y4/CLBLM_IMUX1 CLBLM_R_X5Y4/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y4/CLBLM_M_A3 CLBLM_R_X5Y4/CLBLM_M_AQ CLBLM_R_X7Y3/CLBLM_BYP5 CLBLM_R_X7Y3/CLBLM_L_BX INT_L_X6Y3/EL1BEG2 INT_L_X6Y3/EL1END3 INT_R_X5Y3/EL1BEG3 INT_R_X5Y4/EL1BEG_N3 INT_R_X5Y4/IMUX1 INT_R_X5Y4/LOGIC_OUTS4 INT_R_X7Y3/BYP5 INT_R_X7Y3/BYP_ALT5 INT_R_X7Y3/EL1END2 VBRK_X18Y4/VBRK_EL1BEG3 
pips: CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y4/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y3/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X6Y3/INT_L.EL1END3->>EL1BEG2 INT_R_X5Y4/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X5Y4/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y3/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y3/INT_R.EL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[hmbsel][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hmbsel][1]_i_1_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_LL_BMUX CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS21 CLBLL_L_X4Y5/CLBLL_WW2A3 CLBLM_R_X3Y5/CLBLM_BYP0 CLBLM_R_X3Y5/CLBLM_L_AX CLBLM_R_X3Y5/CLBLM_WW2A3 INT_L_X2Y5/ER1BEG_S0 INT_L_X2Y5/WW2END3 INT_L_X2Y6/ER1BEG0 INT_L_X2Y6/WW2END_N0_3 INT_L_X4Y5/LOGIC_OUTS_L21 INT_L_X4Y5/WW2BEG3 INT_R_X3Y5/BYP0 INT_R_X3Y5/BYP_ALT0 INT_R_X3Y5/SL1END0 INT_R_X3Y5/WW2A3 INT_R_X3Y6/ER1END0 INT_R_X3Y6/SL1BEG0 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X3Y5/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X2Y5/INT_L.WW2END3->>ER1BEG_S0 INT_L_X4Y5/INT_L.LOGIC_OUTS_L21->>WW2BEG3 INT_R_X3Y5/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y5/INT_R.SL1END0->>BYP_ALT0 INT_R_X3Y6/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hold]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hold]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_WR1END3 BRAM_L_X6Y0/BRAM_WR1END3_2 CLBLM_L_X8Y2/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y2/CLBLM_M_A CLBLM_L_X8Y2/CLBLM_WR1END1 CLBLM_R_X5Y2/CLBLM_IMUX6 CLBLM_R_X5Y2/CLBLM_L_A1 CLBLM_R_X5Y2/CLBLM_WR1END3 CLBLM_R_X7Y2/CLBLM_WR1END1 INT_L_X6Y2/WR1BEG3 INT_L_X6Y2/WR1END2 INT_L_X8Y2/LOGIC_OUTS_L12 INT_L_X8Y2/WR1BEG1 INT_R_X5Y2/IMUX6 INT_R_X5Y2/WR1END3 INT_R_X7Y2/WR1BEG2 INT_R_X7Y2/WR1END1 VBRK_X18Y3/VBRK_WR1END3 
pips: CLBLM_L_X8Y2/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X6Y2/INT_L.WR1END2->>WR1BEG3 INT_L_X8Y2/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X5Y2/INT_R.WR1END3->>IMUX6 INT_R_X7Y2/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hold]_i_3_n_0 - 
wires: CLBLM_R_X5Y2/CLBLM_IMUX10 CLBLM_R_X5Y2/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y2/CLBLM_L_A4 CLBLM_R_X5Y2/CLBLM_L_B INT_R_X5Y2/IMUX10 INT_R_X5Y2/LOGIC_OUTS9 
pips: CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y2/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y2/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hold]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_WL1END0 BRAM_L_X6Y0/BRAM_WL1END0_2 CLBLM_L_X8Y2/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y2/CLBLM_M_B CLBLM_L_X8Y2/CLBLM_WW2A1 CLBLM_R_X5Y2/CLBLM_IMUX9 CLBLM_R_X5Y2/CLBLM_L_A5 CLBLM_R_X5Y2/CLBLM_WL1END0 CLBLM_R_X7Y2/CLBLM_WW2A1 INT_L_X6Y2/WL1BEG0 INT_L_X6Y2/WW2END1 INT_L_X8Y2/LOGIC_OUTS_L13 INT_L_X8Y2/WW2BEG1 INT_R_X5Y2/IMUX9 INT_R_X5Y2/WL1END0 INT_R_X7Y2/WW2A1 VBRK_X18Y3/VBRK_WL1END0 
pips: CLBLM_L_X8Y2/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X6Y2/INT_L.WW2END1->>WL1BEG0 INT_L_X8Y2/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X5Y2/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hold]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_WW2END2 BRAM_L_X6Y0/BRAM_WW2END2_2 CLBLM_L_X8Y2/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y2/CLBLM_M_C CLBLM_L_X8Y2/CLBLM_WR1END3 CLBLM_R_X5Y2/CLBLM_IMUX5 CLBLM_R_X5Y2/CLBLM_L_A6 CLBLM_R_X5Y2/CLBLM_WW2END2 CLBLM_R_X7Y2/CLBLM_WR1END3 INT_L_X6Y2/WW2A2 INT_L_X8Y2/LOGIC_OUTS_L14 INT_L_X8Y2/WR1BEG3 INT_R_X5Y2/IMUX5 INT_R_X5Y2/WW2END2 INT_R_X7Y2/WR1END3 INT_R_X7Y2/WW2BEG2 VBRK_X18Y3/VBRK_WW2END2 
pips: CLBLM_L_X8Y2/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y2/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X5Y2/INT_R.WW2END2->>IMUX5 INT_R_X7Y2/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hold]_i_6_n_0 - 
wires: CLBLM_L_X8Y2/CLBLM_IMUX11 CLBLM_L_X8Y2/CLBLM_IMUX15 CLBLM_L_X8Y2/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y2/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y2/CLBLM_M_A4 CLBLM_L_X8Y2/CLBLM_M_B1 CLBLM_L_X8Y2/CLBLM_M_D CLBLM_L_X8Y2/CLBLM_M_DMUX INT_L_X8Y2/IMUX_L11 INT_L_X8Y2/IMUX_L15 INT_L_X8Y2/LOGIC_OUTS_L15 INT_L_X8Y2/LOGIC_OUTS_L23 
pips: CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y2/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y2/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y2/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y2/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X8Y2/INT_L.LOGIC_OUTS_L23->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[reg][stat][done]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_WW2END1 BRAM_L_X6Y0/BRAM_WW2END1_1 CLBLL_L_X4Y1/CLBLL_IMUX30 CLBLL_L_X4Y1/CLBLL_L_C5 CLBLL_L_X4Y2/CLBLL_IMUX3 CLBLL_L_X4Y2/CLBLL_L_A2 CLBLM_R_X5Y1/CLBLM_IMUX20 CLBLM_R_X5Y1/CLBLM_L_C2 CLBLM_R_X5Y1/CLBLM_WW2END1 CLBLM_R_X5Y2/CLBLM_IMUX26 CLBLM_R_X5Y2/CLBLM_L_B4 CLBLM_R_X7Y1/CLBLM_IMUX27 CLBLM_R_X7Y1/CLBLM_M_B4 CLBLM_R_X7Y2/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y2/CLBLM_M_A INT_L_X4Y1/IMUX_L30 INT_L_X4Y1/NL1BEG2 INT_L_X4Y1/WR1END3 INT_L_X4Y2/IMUX_L3 INT_L_X4Y2/NL1END2 INT_L_X6Y1/WW2A1 INT_R_X5Y1/IMUX20 INT_R_X5Y1/NL1BEG1 INT_R_X5Y1/WR1BEG3 INT_R_X5Y1/WW2END1 INT_R_X5Y2/IMUX26 INT_R_X5Y2/NL1END1 INT_R_X7Y1/IMUX27 INT_R_X7Y1/SR1END1 INT_R_X7Y1/WW2BEG1 INT_R_X7Y2/LOGIC_OUTS12 INT_R_X7Y2/SR1BEG1 VBRK_X18Y2/VBRK_WW2END1 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y2/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y2/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X4Y1/INT_L.WR1END3->>IMUX_L30 INT_L_X4Y1/INT_L.WR1END3->>NL1BEG2 INT_L_X4Y2/INT_L.NL1END2->>IMUX_L3 INT_R_X5Y1/INT_R.WW2END1->>IMUX20 INT_R_X5Y1/INT_R.WW2END1->>NL1BEG1 INT_R_X5Y1/INT_R.WW2END1->>WR1BEG3 INT_R_X5Y2/INT_R.NL1END1->>IMUX26 INT_R_X7Y1/INT_R.SR1END1->>IMUX27 INT_R_X7Y1/INT_R.SR1END1->>WW2BEG1 INT_R_X7Y2/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[hold]_i_7_n_0 - 
wires: CLBLM_L_X8Y2/CLBLM_IMUX27 CLBLM_L_X8Y2/CLBLM_IMUX35 CLBLM_L_X8Y2/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y2/CLBLM_L_A CLBLM_L_X8Y2/CLBLM_M_B4 CLBLM_L_X8Y2/CLBLM_M_C6 INT_L_X8Y2/BYP_ALT1 INT_L_X8Y2/BYP_BOUNCE1 INT_L_X8Y2/IMUX_L27 INT_L_X8Y2/IMUX_L35 INT_L_X8Y2/LOGIC_OUTS_L8 
pips: CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y2/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y2/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y2/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y2/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X8Y2/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X8Y2/INT_L.LOGIC_OUTS_L8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[rst]__0 - 
wires: CLBLL_L_X4Y3/CLBLL_EE2BEG1 CLBLL_L_X4Y3/CLBLL_EL1BEG0 CLBLL_L_X4Y3/CLBLL_ER1BEG2 CLBLL_L_X4Y3/CLBLL_IMUX16 CLBLL_L_X4Y3/CLBLL_L_B3 CLBLM_R_X3Y3/CLBLM_EE2BEG1 CLBLM_R_X3Y3/CLBLM_EL1BEG0 CLBLM_R_X3Y3/CLBLM_ER1BEG2 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y3/CLBLM_M_BQ CLBLM_R_X5Y3/CLBLM_IMUX3 CLBLM_R_X5Y3/CLBLM_L_A2 CLBLM_R_X5Y4/CLBLM_IMUX44 CLBLM_R_X5Y4/CLBLM_M_D4 INT_L_X4Y2/EL1END_S3_0 INT_L_X4Y3/EE2A1 INT_L_X4Y3/EL1END0 INT_L_X4Y3/ER1END2 INT_L_X4Y3/IMUX_L16 INT_L_X4Y3/NE2BEG2 INT_L_X4Y4/NE2A2 INT_R_X3Y3/EE2BEG1 INT_R_X3Y3/EL1BEG0 INT_R_X3Y3/ER1BEG2 INT_R_X3Y3/LOGIC_OUTS5 INT_R_X5Y3/EE2END1 INT_R_X5Y3/IMUX3 INT_R_X5Y4/IMUX44 INT_R_X5Y4/NE2END2 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X4Y3/INT_L.EL1END0->>IMUX_L16 INT_L_X4Y3/INT_L.ER1END2->>NE2BEG2 INT_R_X3Y3/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X3Y3/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X3Y3/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X5Y3/INT_R.EE2END1->>IMUX3 INT_R_X5Y4/INT_R.NE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

v[hready] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hready]_i_4_n_0 - 
wires: CLBLL_L_X4Y4/CLBLL_IMUX12 CLBLL_L_X4Y4/CLBLL_LL_B6 CLBLL_L_X4Y4/CLBLL_LL_C CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS14 INT_L_X4Y4/IMUX_L12 INT_L_X4Y4/LOGIC_OUTS_L14 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y4/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y4/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[hsel]135_out - 
wires: CLBLL_L_X4Y4/CLBLL_IMUX18 CLBLL_L_X4Y4/CLBLL_LL_B2 CLBLL_L_X4Y4/CLBLL_SE2A1 CLBLL_L_X4Y5/CLBLL_IMUX47 CLBLL_L_X4Y5/CLBLL_LL_D5 CLBLL_L_X4Y6/CLBLL_FAN6 CLBLL_L_X4Y6/CLBLL_L_CE CLBLL_L_X4Y7/CLBLL_FAN6 CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y7/CLBLL_L_CE CLBLL_L_X4Y7/CLBLL_L_D CLBLL_L_X4Y7/CLBLL_WW2A0 CLBLM_R_X3Y4/CLBLM_SE2A1 CLBLM_R_X3Y5/CLBLM_IMUX9 CLBLM_R_X3Y5/CLBLM_L_A5 CLBLM_R_X3Y7/CLBLM_FAN7 CLBLM_R_X3Y7/CLBLM_M_CE CLBLM_R_X3Y7/CLBLM_WW2A0 CLBLM_R_X5Y4/CLBLM_FAN6 CLBLM_R_X5Y4/CLBLM_L_CE CLBLM_R_X5Y6/CLBLM_FAN6 CLBLM_R_X5Y6/CLBLM_L_CE INT_L_X2Y7/ER1BEG1 INT_L_X2Y7/WW2END0 INT_L_X4Y4/IMUX_L18 INT_L_X4Y4/SE2END1 INT_L_X4Y5/IMUX_L47 INT_L_X4Y5/SS2END3 INT_L_X4Y6/FAN_ALT6 INT_L_X4Y6/FAN_L6 INT_L_X4Y6/SR1END1 INT_L_X4Y6/SS2A3 INT_L_X4Y6/SS2END_N0_3 INT_L_X4Y7/ER1BEG1 INT_L_X4Y7/FAN_ALT1 INT_L_X4Y7/FAN_ALT6 INT_L_X4Y7/FAN_BOUNCE1 INT_L_X4Y7/FAN_L6 INT_L_X4Y7/LOGIC_OUTS_L11 INT_L_X4Y7/SR1BEG1 INT_L_X4Y7/SR1BEG_S0 INT_L_X4Y7/SS2BEG3 INT_L_X4Y7/WW2BEG0 INT_R_X3Y4/FAN_BOUNCE_S3_6 INT_R_X3Y4/SE2A1 INT_R_X3Y5/FAN_ALT6 INT_R_X3Y5/FAN_BOUNCE6 INT_R_X3Y5/IMUX9 INT_R_X3Y5/SE2BEG1 INT_R_X3Y5/SS2END1 INT_R_X3Y6/SS2A1 INT_R_X3Y7/ER1END1 INT_R_X3Y7/FAN7 INT_R_X3Y7/FAN_ALT7 INT_R_X3Y7/SS2BEG1 INT_R_X3Y7/WW2A0 INT_R_X5Y4/FAN6 INT_R_X5Y4/FAN_ALT6 INT_R_X5Y4/SS2END1 INT_R_X5Y5/SS2A1 INT_R_X5Y6/FAN6 INT_R_X5Y6/FAN_ALT6 INT_R_X5Y6/SL1END1 INT_R_X5Y6/SS2BEG1 INT_R_X5Y7/ER1END1 INT_R_X5Y7/SL1BEG1 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y6/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y7/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y7/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y7/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y4/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y6/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X2Y7/INT_L.WW2END0->>ER1BEG1 INT_L_X4Y4/INT_L.SE2END1->>IMUX_L18 INT_L_X4Y5/INT_L.SS2END3->>IMUX_L47 INT_L_X4Y6/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y6/INT_L.SR1END1->>FAN_ALT6 INT_L_X4Y7/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y7/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y7/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X4Y7/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 INT_L_X4Y7/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X4Y7/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_L_X4Y7/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X4Y7/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X4Y7/INT_L.SR1BEG_S0->>WW2BEG0 INT_R_X3Y5/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X3Y5/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X3Y5/INT_R.SS2END1->>FAN_ALT6 INT_R_X3Y5/INT_R.SS2END1->>SE2BEG1 INT_R_X3Y7/INT_R.ER1END1->>FAN_ALT7 INT_R_X3Y7/INT_R.ER1END1->>SS2BEG1 INT_R_X3Y7/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y4/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y4/INT_R.SS2END1->>FAN_ALT6 INT_R_X5Y6/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y6/INT_R.SL1END1->>FAN_ALT6 INT_R_X5Y6/INT_R.SL1END1->>SS2BEG1 INT_R_X5Y7/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

r[hresp][0]_i_3_n_0 - 
wires: CLBLL_L_X4Y4/CLBLL_IMUX29 CLBLL_L_X4Y4/CLBLL_IMUX3 CLBLL_L_X4Y4/CLBLL_LL_C2 CLBLL_L_X4Y4/CLBLL_L_A2 CLBLL_L_X4Y5/CLBLL_IMUX11 CLBLL_L_X4Y5/CLBLL_LL_A4 CLBLL_L_X4Y5/CLBLL_LL_B CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS13 INT_L_X4Y4/IMUX_L29 INT_L_X4Y4/IMUX_L3 INT_L_X4Y4/SL1END1 INT_L_X4Y4/SR1END2 INT_L_X4Y5/IMUX_L11 INT_L_X4Y5/LOGIC_OUTS_L13 INT_L_X4Y5/SL1BEG1 INT_L_X4Y5/SR1BEG2 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y5/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y4/INT_L.SL1END1->>IMUX_L3 INT_L_X4Y4/INT_L.SR1END2->>IMUX_L29 INT_L_X4Y5/INT_L.LOGIC_OUTS_L13->>IMUX_L11 INT_L_X4Y5/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X4Y5/INT_L.LOGIC_OUTS_L13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[hresp][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hresp][0]_i_2_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_IMUX38 CLBLL_L_X4Y5/CLBLL_IMUX4 CLBLL_L_X4Y5/CLBLL_LL_A6 CLBLL_L_X4Y5/CLBLL_LL_C CLBLL_L_X4Y5/CLBLL_LL_D3 CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS14 INT_L_X4Y5/BYP_ALT2 INT_L_X4Y5/BYP_BOUNCE2 INT_L_X4Y5/IMUX_L38 INT_L_X4Y5/IMUX_L4 INT_L_X4Y5/LOGIC_OUTS_L14 INT_L_X4Y6/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y5/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y5/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X4Y5/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X4Y5/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 INT_L_X4Y5/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[hresp][0]_i_4_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_ER1BEG1 CLBLL_L_X4Y5/CLBLL_IMUX40 CLBLL_L_X4Y5/CLBLL_IMUX8 CLBLL_L_X4Y5/CLBLL_LL_A5 CLBLL_L_X4Y5/CLBLL_LL_D1 CLBLM_R_X3Y5/CLBLM_ER1BEG1 CLBLM_R_X3Y5/CLBLM_IMUX10 CLBLM_R_X3Y5/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y5/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y5/CLBLM_L_A4 CLBLM_R_X3Y5/CLBLM_M_A CLBLM_R_X3Y5/CLBLM_M_AMUX INT_L_X4Y5/ER1END1 INT_L_X4Y5/FAN_ALT7 INT_L_X4Y5/FAN_BOUNCE7 INT_L_X4Y5/IMUX_L40 INT_L_X4Y5/IMUX_L8 INT_R_X3Y5/ER1BEG1 INT_R_X3Y5/FAN_ALT7 INT_R_X3Y5/FAN_BOUNCE7 INT_R_X3Y5/IMUX10 INT_R_X3Y5/LOGIC_OUTS12 INT_R_X3Y5/LOGIC_OUTS20 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y5/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X3Y5/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y5/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y5/INT_L.ER1END1->>FAN_ALT7 INT_L_X4Y5/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X4Y5/INT_L.FAN_BOUNCE7->>IMUX_L40 INT_L_X4Y5/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_R_X3Y5/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X3Y5/INT_R.FAN_BOUNCE7->>IMUX10 INT_R_X3Y5/INT_R.LOGIC_OUTS12->>ER1BEG1 INT_R_X3Y5/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[hsel]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[hsel] - 
wires: CLBLL_L_X4Y5/CLBLL_LL_D CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y5/CLBLL_WL1END2 CLBLM_R_X3Y5/CLBLM_IMUX5 CLBLM_R_X3Y5/CLBLM_L_A6 CLBLM_R_X3Y5/CLBLM_WL1END2 INT_L_X4Y5/LOGIC_OUTS_L15 INT_L_X4Y5/WL1BEG2 INT_R_X3Y5/IMUX5 INT_R_X3Y5/WL1END2 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y5/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X3Y5/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[hwrite]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hwrite]__0 - 
wires: CLBLL_L_X4Y7/CLBLL_EE2BEG1 CLBLL_L_X4Y7/CLBLL_EL1BEG3 CLBLL_L_X4Y7/CLBLL_IMUX23 CLBLL_L_X4Y7/CLBLL_IMUX46 CLBLL_L_X4Y7/CLBLL_IMUX6 CLBLL_L_X4Y7/CLBLL_L_A1 CLBLL_L_X4Y7/CLBLL_L_C3 CLBLL_L_X4Y7/CLBLL_L_D5 CLBLM_R_X3Y5/CLBLM_IMUX19 CLBLM_R_X3Y5/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y5/CLBLM_L_B2 CLBLM_R_X3Y5/CLBLM_L_BQ CLBLM_R_X3Y7/CLBLM_EE2BEG1 CLBLM_R_X3Y7/CLBLM_EL1BEG3 CLBLM_R_X5Y7/CLBLM_IMUX10 CLBLM_R_X5Y7/CLBLM_L_A4 INT_L_X4Y7/EE2A1 INT_L_X4Y7/EL1END3 INT_L_X4Y7/IMUX_L23 INT_L_X4Y7/IMUX_L46 INT_L_X4Y7/IMUX_L6 INT_R_X3Y5/IMUX19 INT_R_X3Y5/LOGIC_OUTS1 INT_R_X3Y5/NN2BEG1 INT_R_X3Y6/NN2A1 INT_R_X3Y7/EE2BEG1 INT_R_X3Y7/EL1BEG3 INT_R_X3Y7/NL1BEG0 INT_R_X3Y7/NL1END_S3_0 INT_R_X3Y7/NN2END1 INT_R_X3Y8/EL1BEG_N3 INT_R_X3Y8/NL1END0 INT_R_X5Y7/EE2END1 INT_R_X5Y7/IMUX10 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X3Y5/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y5/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y7/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X4Y7/INT_L.EL1END3->>IMUX_L23 INT_L_X4Y7/INT_L.EL1END3->>IMUX_L46 INT_L_X4Y7/INT_L.EL1END3->>IMUX_L6 INT_R_X3Y5/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X3Y5/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X3Y7/INT_R.NN2END1->>EE2BEG1 INT_R_X3Y7/INT_R.NN2END1->>NL1BEG0 INT_R_X3Y8/INT_R.NL1END0->>EL1BEG_N3 INT_R_X5Y7/INT_R.EE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

v[irq] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[1] - 
wires: CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS1 CLBLL_L_X2Y3/CLBLL_L_BQ CLBLL_L_X4Y3/CLBLL_EE2BEG2 CLBLM_R_X3Y3/CLBLM_EE2BEG2 CLBLM_R_X5Y3/CLBLM_IMUX20 CLBLM_R_X5Y3/CLBLM_L_C2 CLBLM_R_X5Y4/CLBLM_IMUX5 CLBLM_R_X5Y4/CLBLM_L_A6 INT_L_X2Y3/ER1BEG2 INT_L_X2Y3/LOGIC_OUTS_L1 INT_L_X4Y3/EE2A2 INT_R_X3Y3/EE2BEG2 INT_R_X3Y3/ER1END2 INT_R_X5Y3/EE2END2 INT_R_X5Y3/IMUX20 INT_R_X5Y3/NR1BEG2 INT_R_X5Y4/IMUX5 INT_R_X5Y4/NR1END2 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X2Y3/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X3Y3/INT_R.ER1END2->>EE2BEG2 INT_R_X5Y3/INT_R.EE2END2->>IMUX20 INT_R_X5Y3/INT_R.EE2END2->>NR1BEG2 INT_R_X5Y4/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[rst] - 
wires: CLBLL_L_X2Y3/CLBLL_FAN6 CLBLL_L_X2Y3/CLBLL_L_CE CLBLM_R_X3Y3/CLBLM_FAN7 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS15 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS23 CLBLM_R_X3Y3/CLBLM_M_CE CLBLM_R_X3Y3/CLBLM_M_D CLBLM_R_X3Y3/CLBLM_M_DMUX INT_L_X2Y3/FAN_ALT6 INT_L_X2Y3/FAN_L6 INT_L_X2Y3/SR1END1 INT_L_X2Y4/NW2END1 INT_L_X2Y4/SR1BEG1 INT_R_X3Y3/FAN7 INT_R_X3Y3/FAN_ALT3 INT_R_X3Y3/FAN_ALT7 INT_R_X3Y3/FAN_BOUNCE3 INT_R_X3Y3/LOGIC_OUTS15 INT_R_X3Y3/LOGIC_OUTS23 INT_R_X3Y3/NW2BEG1 INT_R_X3Y4/NW2A1 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X3Y3/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X2Y3/INT_L.FAN_ALT6->>FAN_L6 INT_L_X2Y3/INT_L.SR1END1->>FAN_ALT6 INT_L_X2Y4/INT_L.NW2END1->>SR1BEG1 INT_R_X3Y3/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X3Y3/INT_R.FAN_ALT7->>FAN7 INT_R_X3Y3/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X3Y3/INT_R.LOGIC_OUTS15->>FAN_ALT3 INT_R_X3Y3/INT_R.LOGIC_OUTS23->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[reg][ctrl][usrc]_i_2_n_0 - 
wires: CLBLL_L_X4Y3/CLBLL_IMUX8 CLBLL_L_X4Y3/CLBLL_LL_A5 CLBLL_L_X4Y3/CLBLL_WL1END3 CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y7/CLBLL_L_A CLBLM_R_X3Y3/CLBLM_IMUX38 CLBLM_R_X3Y3/CLBLM_M_D3 CLBLM_R_X3Y3/CLBLM_WL1END3 CLBLM_R_X5Y3/CLBLM_IMUX43 CLBLM_R_X5Y3/CLBLM_M_D6 INT_L_X4Y3/IMUX_L8 INT_L_X4Y3/SL1END0 INT_L_X4Y3/WL1BEG3 INT_L_X4Y4/SL1BEG0 INT_L_X4Y4/SL1END0 INT_L_X4Y4/WL1BEG_N3 INT_L_X4Y5/ER1BEG1 INT_L_X4Y5/SL1BEG0 INT_L_X4Y5/SS2END0 INT_L_X4Y6/SS2A0 INT_L_X4Y7/LOGIC_OUTS_L8 INT_L_X4Y7/SS2BEG0 INT_R_X3Y3/IMUX38 INT_R_X3Y3/WL1END3 INT_R_X3Y4/WL1END_N1_3 INT_R_X5Y3/IMUX43 INT_R_X5Y3/SS2END1 INT_R_X5Y4/SS2A1 INT_R_X5Y5/ER1END1 INT_R_X5Y5/SS2BEG1 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y7/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X4Y3/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y4/INT_L.SL1END0->>SL1BEG0 INT_L_X4Y4/INT_L.SL1END0->>WL1BEG_N3 INT_L_X4Y5/INT_L.SS2END0->>ER1BEG1 INT_L_X4Y5/INT_L.SS2END0->>SL1BEG0 INT_L_X4Y7/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_R_X3Y3/INT_R.WL1END3->>IMUX38 INT_R_X5Y3/INT_R.SS2END1->>IMUX43 INT_R_X5Y5/INT_R.ER1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

v[reg][stat][busy] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[reg][stat][done]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[reg][stat][done]2_out - 
wires: CLBLL_L_X4Y2/CLBLL_IMUX5 CLBLL_L_X4Y2/CLBLL_L_A6 CLBLL_L_X4Y3/CLBLL_LL_AMUX CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS20 INT_L_X4Y2/IMUX_L5 INT_L_X4Y2/SL1END2 INT_L_X4Y3/LOGIC_OUTS_L20 INT_L_X4Y3/SL1BEG2 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y3/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y2/INT_L.SL1END2->>IMUX_L5 INT_L_X4Y3/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[reg][stat][done]__0 - 
wires: CLBLL_L_X4Y2/CLBLL_IMUX0 CLBLL_L_X4Y2/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y2/CLBLL_L_A3 CLBLL_L_X4Y2/CLBLL_L_AQ CLBLL_L_X4Y6/CLBLL_IMUX0 CLBLL_L_X4Y6/CLBLL_L_A3 INT_L_X4Y2/IMUX_L0 INT_L_X4Y2/LOGIC_OUTS_L0 INT_L_X4Y2/NN2BEG0 INT_L_X4Y3/NN2A0 INT_L_X4Y3/NN2END_S2_0 INT_L_X4Y4/NN2BEG0 INT_L_X4Y4/NN2END0 INT_L_X4Y5/NN2A0 INT_L_X4Y5/NN2END_S2_0 INT_L_X4Y6/IMUX_L0 INT_L_X4Y6/NN2END0 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y2/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X4Y2/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X4Y2/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X4Y4/INT_L.NN2END0->>NN2BEG0 INT_L_X4Y6/INT_L.NN2END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[rrdata][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rrdata][3]_i_3_n_0 - 
wires: CLBLL_L_X4Y6/CLBLL_IMUX3 CLBLL_L_X4Y6/CLBLL_L_A2 CLBLM_R_X5Y4/CLBLM_IMUX14 CLBLM_R_X5Y4/CLBLM_IMUX6 CLBLM_R_X5Y4/CLBLM_L_A1 CLBLM_R_X5Y4/CLBLM_L_B1 CLBLM_R_X5Y6/CLBLM_IMUX5 CLBLM_R_X5Y6/CLBLM_L_A6 CLBLM_R_X5Y7/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y7/CLBLM_L_AMUX INT_L_X4Y6/IMUX_L3 INT_L_X4Y6/WL1END1 INT_R_X5Y4/IMUX14 INT_R_X5Y4/IMUX6 INT_R_X5Y4/SL1END3 INT_R_X5Y5/SL1BEG3 INT_R_X5Y5/SR1END3 INT_R_X5Y6/IMUX5 INT_R_X5Y6/SL1END2 INT_R_X5Y6/SR1BEG3 INT_R_X5Y6/SR1END_N3_3 INT_R_X5Y6/WL1BEG1 INT_R_X5Y7/LOGIC_OUTS16 INT_R_X5Y7/SL1BEG2 
pips: CLBLL_L_X4Y6/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y6/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y7/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X4Y6/INT_L.WL1END1->>IMUX_L3 INT_R_X5Y4/INT_R.SL1END3->>IMUX14 INT_R_X5Y4/INT_R.SL1END3->>IMUX6 INT_R_X5Y5/INT_R.SR1END3->>SL1BEG3 INT_R_X5Y6/INT_R.SL1END2->>IMUX5 INT_R_X5Y6/INT_R.SL1END2->>SR1BEG3 INT_R_X5Y6/INT_R.SL1END2->>WL1BEG1 INT_R_X5Y7/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[rrdata][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[reg][stat][busy]__0 - 
wires: CLBLM_R_X5Y4/CLBLM_IMUX10 CLBLM_R_X5Y4/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y4/CLBLM_L_A4 CLBLM_R_X5Y4/CLBLM_M_BQ INT_R_X5Y4/IMUX10 INT_R_X5Y4/LOGIC_OUTS5 
pips: CLBLM_R_X5Y4/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y4/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X5Y4/INT_R.LOGIC_OUTS5->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rrdata][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rrdata][3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[rrdata][7]_i_1_n_0 - 
wires: CLBLL_L_X4Y7/CLBLL_CTRL0 CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y7/CLBLL_L_C CLBLL_L_X4Y7/CLBLL_L_SR CLBLL_L_X4Y7/CLBLL_WR1END2 CLBLM_R_X3Y7/CLBLM_CTRL1 CLBLM_R_X3Y7/CLBLM_M_SR CLBLM_R_X3Y7/CLBLM_WR1END2 INT_L_X4Y5/NR1BEG2 INT_L_X4Y5/SS2END2 INT_L_X4Y6/NL1BEG1 INT_L_X4Y6/NR1BEG2 INT_L_X4Y6/NR1END2 INT_L_X4Y6/SS2A2 INT_L_X4Y7/CTRL_L0 INT_L_X4Y7/LOGIC_OUTS_L10 INT_L_X4Y7/NL1END1 INT_L_X4Y7/NR1END2 INT_L_X4Y7/SS2BEG2 INT_L_X4Y7/WR1BEG2 INT_R_X3Y7/CTRL1 INT_R_X3Y7/WR1END2 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y7/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X3Y7/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X4Y5/INT_L.SS2END2->>NR1BEG2 INT_L_X4Y6/INT_L.NR1END2->>NL1BEG1 INT_L_X4Y6/INT_L.NR1END2->>NR1BEG2 INT_L_X4Y7/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X4Y7/INT_L.NL1END1->>WR1BEG2 INT_L_X4Y7/INT_L.NR1END2->>CTRL_L0 INT_R_X3Y7/INT_R.WR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[rrdata][7]_i_2_n_0 - 
wires: CLBLL_L_X4Y7/CLBLL_IMUX34 CLBLL_L_X4Y7/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y7/CLBLL_L_B CLBLL_L_X4Y7/CLBLL_L_C6 INT_L_X4Y7/IMUX_L34 INT_L_X4Y7/LOGIC_OUTS_L9 
pips: CLBLL_L_X4Y7/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y7/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X4Y7/INT_L.LOGIC_OUTS_L9->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sample][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[seq]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[seq]_i_3_n_0 - 
wires: CLBLL_L_X4Y4/CLBLL_IMUX10 CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y4/CLBLL_L_A4 CLBLL_L_X4Y4/CLBLL_L_D CLBLL_L_X4Y4/CLBLL_L_DMUX INT_L_X4Y4/IMUX_L10 INT_L_X4Y4/LOGIC_OUTS_L19 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y4/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X4Y4/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y4/INT_L.LOGIC_OUTS_L19->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[spi][cnt][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][0]_i_2_n_0 - 
wires: CLBLM_R_X5Y5/CLBLM_IMUX13 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y5/CLBLM_L_B6 CLBLM_R_X5Y5/CLBLM_L_C INT_R_X5Y5/IMUX13 INT_R_X5Y5/LOGIC_OUTS10 
pips: CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y5/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y5/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][3]_i_3_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_IMUX41 CLBLL_L_X4Y5/CLBLL_IMUX9 CLBLL_L_X4Y5/CLBLL_L_A5 CLBLL_L_X4Y5/CLBLL_L_D1 CLBLM_R_X5Y5/CLBLM_IMUX20 CLBLM_R_X5Y5/CLBLM_IMUX39 CLBLM_R_X5Y5/CLBLM_IMUX43 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y5/CLBLM_L_C2 CLBLM_R_X5Y5/CLBLM_L_D3 CLBLM_R_X5Y5/CLBLM_M_B CLBLM_R_X5Y5/CLBLM_M_D6 INT_L_X4Y5/IMUX_L41 INT_L_X4Y5/IMUX_L9 INT_L_X4Y5/WL1END0 INT_R_X5Y5/FAN_BOUNCE_S3_0 INT_R_X5Y5/IMUX20 INT_R_X5Y5/IMUX39 INT_R_X5Y5/IMUX43 INT_R_X5Y5/LOGIC_OUTS13 INT_R_X5Y5/NL1BEG0 INT_R_X5Y5/NL1END_S3_0 INT_R_X5Y5/WL1BEG0 INT_R_X5Y6/FAN_ALT0 INT_R_X5Y6/FAN_BOUNCE0 INT_R_X5Y6/NL1END0 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X4Y5/INT_L.WL1END0->>IMUX_L41 INT_L_X4Y5/INT_L.WL1END0->>IMUX_L9 INT_R_X5Y5/INT_R.FAN_BOUNCE_S3_0->>IMUX20 INT_R_X5Y5/INT_R.LOGIC_OUTS13->>IMUX43 INT_R_X5Y5/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X5Y5/INT_R.LOGIC_OUTS13->>WL1BEG0 INT_R_X5Y5/INT_R.NL1END_S3_0->>IMUX39 INT_R_X5Y6/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X5Y6/INT_R.NL1END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

v[spi][cnt][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_IMUX21 CLBLL_L_X4Y5/CLBLL_L_C4 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y5/CLBLM_M_D INT_L_X4Y5/IMUX_L21 INT_L_X4Y5/WL1END2 INT_R_X5Y5/LOGIC_OUTS15 INT_R_X5Y5/WL1BEG2 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X4Y5/INT_L.WL1END2->>IMUX_L21 INT_R_X5Y5/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[spi][cnt][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][2]_i_2_n_0 - 
wires: CLBLM_R_X5Y5/CLBLM_IMUX6 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y5/CLBLM_L_A1 CLBLM_R_X5Y5/CLBLM_L_D INT_R_X5Y5/IMUX6 INT_R_X5Y5/LOGIC_OUTS11 
pips: CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y5/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y5/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][2]_i_3_n_0 - 
wires: CLBLM_R_X5Y5/CLBLM_IMUX36 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y5/CLBLM_L_D2 CLBLM_R_X5Y5/CLBLM_M_A INT_R_X5Y5/BYP_ALT0 INT_R_X5Y5/BYP_BOUNCE0 INT_R_X5Y5/IMUX36 INT_R_X5Y5/LOGIC_OUTS12 
pips: CLBLM_R_X5Y5/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X5Y5/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y5/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X5Y5/INT_R.LOGIC_OUTS12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[spi][cnt][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][3]_i_2_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_IMUX10 CLBLL_L_X4Y5/CLBLL_L_A4 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y5/CLBLM_M_CMUX INT_L_X4Y5/IMUX_L10 INT_L_X4Y5/WR1END1 INT_R_X5Y5/LOGIC_OUTS22 INT_R_X5Y5/WR1BEG1 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X4Y5/INT_L.WR1END1->>IMUX_L10 INT_R_X5Y5/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][4]_i_1_n_0 - 
wires: CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y4/CLBLL_L_B CLBLL_L_X4Y5/CLBLL_FAN6 CLBLL_L_X4Y5/CLBLL_L_CE CLBLM_R_X5Y5/CLBLM_FAN6 CLBLM_R_X5Y5/CLBLM_L_CE INT_L_X4Y4/LOGIC_OUTS_L9 INT_L_X4Y4/NE2BEG1 INT_L_X4Y4/NR1BEG1 INT_L_X4Y5/FAN_ALT6 INT_L_X4Y5/FAN_L6 INT_L_X4Y5/NE2A1 INT_L_X4Y5/NR1END1 INT_R_X5Y5/FAN6 INT_R_X5Y5/FAN_ALT6 INT_R_X5Y5/NE2END1 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X4Y5/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X5Y5/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X4Y4/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_L_X4Y4/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X4Y5/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y5/INT_L.NR1END1->>FAN_ALT6 INT_R_X5Y5/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y5/INT_R.NE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

v[spi][cnt][4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][4]_i_3_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_IMUX14 CLBLL_L_X4Y5/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y5/CLBLL_L_B1 CLBLL_L_X4Y5/CLBLL_L_D INT_L_X4Y5/IMUX_L14 INT_L_X4Y5/LOGIC_OUTS_L11 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y5/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X4Y5/INT_L.LOGIC_OUTS_L11->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spi][cnt][4]_i_4_n_0 - 
wires: CLBLL_L_X4Y5/CLBLL_IMUX37 CLBLL_L_X4Y5/CLBLL_L_D4 CLBLM_R_X5Y5/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y5/CLBLM_M_C INT_L_X4Y5/IMUX_L37 INT_L_X4Y5/WR1END3 INT_R_X5Y5/LOGIC_OUTS14 INT_R_X5Y5/WR1BEG3 
pips: CLBLL_L_X4Y5/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X5Y5/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X4Y5/INT_L.WR1END3->>IMUX_L37 INT_R_X5Y5/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[spi][hsize] - 
wires: CLBLM_L_X8Y3/CLBLM_SW2A1 CLBLM_L_X8Y5/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y5/CLBLM_M_A CLBLM_L_X8Y6/CLBLM_FAN6 CLBLM_L_X8Y6/CLBLM_L_CE CLBLM_R_X7Y3/CLBLM_FAN6 CLBLM_R_X7Y3/CLBLM_L_CE CLBLM_R_X7Y3/CLBLM_SW2A1 INT_L_X8Y3/SW2A1 INT_L_X8Y4/SR1END1 INT_L_X8Y4/SW2BEG1 INT_L_X8Y5/LOGIC_OUTS_L12 INT_L_X8Y5/NL1BEG2 INT_L_X8Y5/NL1BEG_N3 INT_L_X8Y5/SR1BEG1 INT_L_X8Y6/FAN_ALT6 INT_L_X8Y6/FAN_L6 INT_L_X8Y6/NL1END2 INT_R_X7Y3/FAN6 INT_R_X7Y3/FAN_ALT6 INT_R_X7Y3/SW2END1 
pips: CLBLM_L_X8Y5/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y6/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y3/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y4/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y5/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y5/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X8Y5/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y6/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y6/INT_L.NL1END2->>FAN_ALT6 INT_R_X7Y3/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y3/INT_R.SW2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[spio][csn]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][csn]_i_2_n_0 - 
wires: CLBLM_R_X5Y1/CLBLM_IMUX25 CLBLM_R_X5Y1/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y1/CLBLM_L_B5 CLBLM_R_X5Y1/CLBLM_L_C CLBLM_R_X5Y1/CLBLM_L_CMUX INT_R_X5Y1/IMUX25 INT_R_X5Y1/LOGIC_OUTS18 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X5Y1/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y1/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][csn]_i_3_n_0 - 
wires: CLBLM_R_X5Y1/CLBLM_IMUX14 CLBLM_R_X5Y1/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y1/CLBLM_L_B1 CLBLM_R_X5Y1/CLBLM_L_D INT_R_X5Y1/IMUX14 INT_R_X5Y1/LOGIC_OUTS11 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y1/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y1/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][csn]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y0/INT_INTERFACE_WL1END3 BRAM_L_X6Y0/BRAM_WL1END3_0 CLBLM_R_X5Y0/CLBLM_WL1END3 CLBLM_R_X5Y1/CLBLM_IMUX16 CLBLM_R_X5Y1/CLBLM_L_B3 CLBLM_R_X7Y1/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y1/CLBLM_M_B INT_L_X6Y0/WL1BEG3 INT_L_X6Y1/WL1BEG_N3 INT_L_X6Y1/WL1END0 INT_R_X5Y0/WL1END3 INT_R_X5Y1/IMUX16 INT_R_X5Y1/WL1END_N1_3 INT_R_X7Y1/LOGIC_OUTS13 INT_R_X7Y1/WL1BEG0 VBRK_X18Y1/VBRK_WL1END3 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y1/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X6Y1/INT_L.WL1END0->>WL1BEG_N3 INT_R_X5Y1/INT_R.WL1END_N1_3->>IMUX16 INT_R_X7Y1/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][csn]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_WW2END2 BRAM_L_X6Y0/BRAM_WW2END2_1 CLBLM_R_X5Y1/CLBLM_IMUX13 CLBLM_R_X5Y1/CLBLM_L_B6 CLBLM_R_X5Y1/CLBLM_WW2END2 CLBLM_R_X7Y1/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y1/CLBLM_M_C INT_L_X6Y1/WW2A2 INT_R_X5Y1/IMUX13 INT_R_X5Y1/WW2END2 INT_R_X7Y1/LOGIC_OUTS14 INT_R_X7Y1/WW2BEG2 VBRK_X18Y2/VBRK_WW2END2 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y1/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X5Y1/INT_R.WW2END2->>IMUX13 INT_R_X7Y1/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][csn]_i_10_n_0 - 
wires: B_TERM_INT_X22Y0/B_TERM_UTURN_INT_SS2A0 CLBLM_R_X7Y1/CLBLM_IMUX24 CLBLM_R_X7Y1/CLBLM_IMUX35 CLBLM_R_X7Y1/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y1/CLBLM_M_A CLBLM_R_X7Y1/CLBLM_M_B5 CLBLM_R_X7Y1/CLBLM_M_C6 INT_R_X7Y0/NL1BEG2 INT_R_X7Y0/NN2END3 INT_R_X7Y0/SS2A0 INT_R_X7Y1/IMUX24 INT_R_X7Y1/IMUX35 INT_R_X7Y1/LOGIC_OUTS12 INT_R_X7Y1/NL1END2 INT_R_X7Y1/SS2BEG0 
pips: CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y1/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X7Y0/INT_R.NN2END3->>NL1BEG2 INT_R_X7Y1/INT_R.LOGIC_OUTS12->>IMUX24 INT_R_X7Y1/INT_R.LOGIC_OUTS12->>SS2BEG0 INT_R_X7Y1/INT_R.NL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[spio][csn]27_out - 
wires: BRAM_INT_INTERFACE_L_X6Y2/INT_INTERFACE_SE2A3 BRAM_L_X6Y0/BRAM_SE2A3_2 CLBLM_R_X5Y2/CLBLM_SE2A3 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y3/CLBLM_M_D CLBLM_R_X7Y1/CLBLM_IMUX15 CLBLM_R_X7Y1/CLBLM_IMUX22 CLBLM_R_X7Y1/CLBLM_IMUX38 CLBLM_R_X7Y1/CLBLM_IMUX7 CLBLM_R_X7Y1/CLBLM_M_A1 CLBLM_R_X7Y1/CLBLM_M_B1 CLBLM_R_X7Y1/CLBLM_M_C3 CLBLM_R_X7Y1/CLBLM_M_D3 INT_L_X6Y1/SE2A3 INT_L_X6Y2/SE2BEG3 INT_L_X6Y2/SE2END3 INT_R_X5Y2/SE2A3 INT_R_X5Y3/LOGIC_OUTS15 INT_R_X5Y3/SE2BEG3 INT_R_X7Y1/IMUX15 INT_R_X7Y1/IMUX22 INT_R_X7Y1/IMUX38 INT_R_X7Y1/IMUX7 INT_R_X7Y1/SE2END3 VBRK_X18Y3/VBRK_SE2A3 
pips: CLBLM_R_X5Y3/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y2/INT_L.SE2END3->>SE2BEG3 INT_R_X5Y3/INT_R.LOGIC_OUTS15->>SE2BEG3 INT_R_X7Y1/INT_R.SE2END3->>IMUX15 INT_R_X7Y1/INT_R.SE2END3->>IMUX22 INT_R_X7Y1/INT_R.SE2END3->>IMUX38 INT_R_X7Y1/INT_R.SE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[spio][csn]_i_12_n_0 - 
wires: CLBLM_R_X7Y1/CLBLM_IMUX31 CLBLM_R_X7Y1/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y1/CLBLM_M_C5 CLBLM_R_X7Y1/CLBLM_M_D INT_R_X7Y1/IMUX31 INT_R_X7Y1/LOGIC_OUTS15 
pips: CLBLM_R_X7Y1/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y1/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y1/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][csn]_i_6_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y1/CLBLL_L_C CLBLM_R_X5Y1/CLBLM_IMUX34 CLBLM_R_X5Y1/CLBLM_IMUX46 CLBLM_R_X5Y1/CLBLM_L_C6 CLBLM_R_X5Y1/CLBLM_L_D5 INT_L_X4Y1/EL1BEG1 INT_L_X4Y1/ER1BEG3 INT_L_X4Y1/LOGIC_OUTS_L10 INT_R_X5Y1/EL1END1 INT_R_X5Y1/ER1END3 INT_R_X5Y1/IMUX34 INT_R_X5Y1/IMUX46 INT_R_X5Y2/ER1END_N3_3 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X4Y1/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X4Y1/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_R_X5Y1/INT_R.EL1END1->>IMUX34 INT_R_X5Y1/INT_R.ER1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

v[spio][csn]22_in - 
wires: CLBLL_L_X4Y1/CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y1/CLBLL_L_A CLBLM_R_X5Y1/CLBLM_IMUX30 CLBLM_R_X5Y1/CLBLM_IMUX36 CLBLM_R_X5Y1/CLBLM_L_C5 CLBLM_R_X5Y1/CLBLM_L_D2 INT_L_X4Y1/ER1BEG1 INT_L_X4Y1/LOGIC_OUTS_L8 INT_R_X5Y1/BYP_ALT4 INT_R_X5Y1/BYP_BOUNCE4 INT_R_X5Y1/ER1END1 INT_R_X5Y1/IMUX30 INT_R_X5Y1/IMUX36 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X4Y1/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X5Y1/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y1/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X5Y1/INT_R.BYP_BOUNCE4->>IMUX36 INT_R_X5Y1/INT_R.ER1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[spio][csn]_i_9_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y1/INT_INTERFACE_SW2A1 BRAM_L_X6Y0/BRAM_SW2A1_1 CLBLM_R_X5Y1/CLBLM_IMUX42 CLBLM_R_X5Y1/CLBLM_L_D6 CLBLM_R_X5Y1/CLBLM_SW2A1 CLBLM_R_X7Y2/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y2/CLBLM_M_C INT_L_X6Y1/SW2A1 INT_L_X6Y2/SW2BEG1 INT_L_X6Y2/WL1END1 INT_R_X5Y1/IMUX42 INT_R_X5Y1/SW2END1 INT_R_X7Y2/LOGIC_OUTS14 INT_R_X7Y2/WL1BEG1 VBRK_X18Y2/VBRK_SW2A1 
pips: CLBLM_R_X5Y1/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y2/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X6Y2/INT_L.WL1END1->>SW2BEG1 INT_R_X5Y1/INT_R.SW2END1->>IMUX42 INT_R_X7Y2/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][initialized]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][mosi]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][mosi]_i_2_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_IMUX14 CLBLL_L_X4Y1/CLBLL_L_B1 CLBLL_L_X4Y2/CLBLL_IMUX46 CLBLL_L_X4Y2/CLBLL_L_D5 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y3/CLBLM_L_D INT_L_X4Y1/IMUX_L14 INT_L_X4Y1/SL1END3 INT_L_X4Y2/IMUX_L46 INT_L_X4Y2/SL1BEG3 INT_L_X4Y2/SW2END3 INT_L_X4Y3/SW2END_N0_3 INT_R_X5Y2/SW2A3 INT_R_X5Y3/LOGIC_OUTS11 INT_R_X5Y3/SW2BEG3 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X5Y3/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X4Y1/INT_L.SL1END3->>IMUX_L14 INT_L_X4Y2/INT_L.SW2END3->>IMUX_L46 INT_L_X4Y2/INT_L.SW2END3->>SL1BEG3 INT_R_X5Y3/INT_R.LOGIC_OUTS11->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[spio][mosi]_i_3_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_EL1BEG1 CLBLL_L_X4Y1/CLBLL_IMUX25 CLBLL_L_X4Y1/CLBLL_L_B5 CLBLM_R_X3Y1/CLBLM_EL1BEG1 CLBLM_R_X3Y1/CLBLM_IMUX12 CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y1/CLBLM_M_B6 CLBLM_R_X3Y1/CLBLM_M_C INT_L_X4Y1/EL1END1 INT_L_X4Y1/IMUX_L25 INT_R_X3Y1/EL1BEG1 INT_R_X3Y1/IMUX12 INT_R_X3Y1/LOGIC_OUTS14 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y1/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X4Y1/INT_L.EL1END1->>IMUX_L25 INT_R_X3Y1/INT_R.LOGIC_OUTS14->>EL1BEG1 INT_R_X3Y1/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[spio][mosi]_i_4_n_0 - 
wires: CLBLL_L_X2Y1/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y1/CLBLL_L_A CLBLL_L_X4Y1/CLBLL_ER1BEG2 CLBLL_L_X4Y1/CLBLL_IMUX13 CLBLL_L_X4Y1/CLBLL_L_B6 CLBLM_R_X3Y1/CLBLM_ER1BEG2 CLBLM_R_X3Y1/CLBLM_IMUX27 CLBLM_R_X3Y1/CLBLM_M_B4 INT_L_X2Y1/ER1BEG1 INT_L_X2Y1/LOGIC_OUTS_L8 INT_L_X4Y1/ER1END2 INT_L_X4Y1/IMUX_L13 INT_R_X3Y1/ER1BEG2 INT_R_X3Y1/ER1END1 INT_R_X3Y1/IMUX27 
pips: CLBLL_L_X2Y1/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X2Y1/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X4Y1/INT_L.ER1END2->>IMUX_L13 INT_R_X3Y1/INT_R.ER1END1->>ER1BEG2 INT_R_X3Y1/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[spio][mosi]_i_10_n_0 - 
wires: CLBLL_L_X2Y1/CLBLL_IMUX5 CLBLL_L_X2Y1/CLBLL_L_A6 CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y1/CLBLM_M_AMUX INT_L_X2Y1/IMUX_L5 INT_L_X2Y1/SR1END2 INT_L_X2Y2/NW2END2 INT_L_X2Y2/SR1BEG2 INT_R_X3Y1/LOGIC_OUTS20 INT_R_X3Y1/NW2BEG2 INT_R_X3Y2/NW2A2 
pips: CLBLL_L_X2Y1/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X3Y1/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X2Y1/INT_L.SR1END2->>IMUX_L5 INT_L_X2Y2/INT_L.NW2END2->>SR1BEG2 INT_R_X3Y1/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][mosi]_i_7_n_0 - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX4 CLBLL_L_X2Y2/CLBLL_LL_A6 CLBLL_L_X2Y3/CLBLL_IMUX1 CLBLL_L_X2Y3/CLBLL_IMUX17 CLBLL_L_X2Y3/CLBLL_IMUX9 CLBLL_L_X2Y3/CLBLL_LL_A3 CLBLL_L_X2Y3/CLBLL_LL_B3 CLBLL_L_X2Y3/CLBLL_L_A5 CLBLL_L_X4Y0/CLBLL_IMUX24 CLBLL_L_X4Y0/CLBLL_IMUX8 CLBLL_L_X4Y0/CLBLL_LL_A5 CLBLL_L_X4Y0/CLBLL_LL_B5 CLBLL_L_X4Y1/CLBLL_IMUX1 CLBLL_L_X4Y1/CLBLL_IMUX24 CLBLL_L_X4Y1/CLBLL_IMUX9 CLBLL_L_X4Y1/CLBLL_LL_A3 CLBLL_L_X4Y1/CLBLL_LL_B5 CLBLL_L_X4Y1/CLBLL_L_A5 CLBLL_L_X4Y2/CLBLL_IMUX34 CLBLL_L_X4Y2/CLBLL_L_C6 CLBLL_L_X4Y2/CLBLL_SE2A1 CLBLL_L_X4Y2/CLBLL_SW2A0 CLBLL_L_X4Y2/CLBLL_WL1END3 CLBLL_L_X4Y3/CLBLL_IMUX46 CLBLL_L_X4Y3/CLBLL_LL_A CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y3/CLBLL_L_D5 CLBLL_L_X4Y3/CLBLL_WW2A0 CLBLM_R_X3Y1/CLBLM_IMUX11 CLBLM_R_X3Y1/CLBLM_IMUX35 CLBLM_R_X3Y1/CLBLM_M_A4 CLBLM_R_X3Y1/CLBLM_M_C6 CLBLM_R_X3Y2/CLBLM_IMUX9 CLBLM_R_X3Y2/CLBLM_L_A5 CLBLM_R_X3Y2/CLBLM_SE2A1 CLBLM_R_X3Y2/CLBLM_SW2A0 CLBLM_R_X3Y2/CLBLM_WL1END3 CLBLM_R_X3Y3/CLBLM_IMUX0 CLBLM_R_X3Y3/CLBLM_IMUX12 CLBLM_R_X3Y3/CLBLM_IMUX8 CLBLM_R_X3Y3/CLBLM_L_A3 CLBLM_R_X3Y3/CLBLM_M_A5 CLBLM_R_X3Y3/CLBLM_M_B6 CLBLM_R_X3Y3/CLBLM_WW2A0 INT_L_X2Y2/IMUX_L4 INT_L_X2Y2/SR1END1 INT_L_X2Y3/ER1BEG1 INT_L_X2Y3/IMUX_L1 INT_L_X2Y3/IMUX_L17 INT_L_X2Y3/IMUX_L9 INT_L_X2Y3/SR1BEG1 INT_L_X2Y3/WW2END0 INT_L_X4Y0/IMUX_L24 INT_L_X4Y0/IMUX_L8 INT_L_X4Y0/SL1END0 INT_L_X4Y1/IMUX_L1 INT_L_X4Y1/IMUX_L24 INT_L_X4Y1/IMUX_L9 INT_L_X4Y1/SL1BEG0 INT_L_X4Y1/SS2END0 INT_L_X4Y2/IMUX_L34 INT_L_X4Y2/SE2END1 INT_L_X4Y2/SS2A0 INT_L_X4Y2/SW2A0 INT_L_X4Y2/WL1BEG3 INT_L_X4Y3/IMUX_L46 INT_L_X4Y3/LOGIC_OUTS_L12 INT_L_X4Y3/NL1BEG_N3 INT_L_X4Y3/SS2BEG0 INT_L_X4Y3/SW2BEG0 INT_L_X4Y3/WL1BEG_N3 INT_L_X4Y3/WW2BEG0 INT_R_X3Y1/IMUX11 INT_R_X3Y1/IMUX35 INT_R_X3Y1/SR1END1 INT_R_X3Y2/IMUX9 INT_R_X3Y2/SE2A1 INT_R_X3Y2/SR1BEG1 INT_R_X3Y2/SW2END0 INT_R_X3Y2/WL1END3 INT_R_X3Y3/ER1END1 INT_R_X3Y3/IMUX0 INT_R_X3Y3/IMUX12 INT_R_X3Y3/IMUX8 INT_R_X3Y3/SE2BEG1 INT_R_X3Y3/WL1END_N1_3 INT_R_X3Y3/WW2A0 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X4Y3/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X2Y2/INT_L.SR1END1->>IMUX_L4 INT_L_X2Y3/INT_L.WW2END0->>ER1BEG1 INT_L_X2Y3/INT_L.WW2END0->>IMUX_L1 INT_L_X2Y3/INT_L.WW2END0->>IMUX_L17 INT_L_X2Y3/INT_L.WW2END0->>IMUX_L9 INT_L_X2Y3/INT_L.WW2END0->>SR1BEG1 INT_L_X4Y0/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y0/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y1/INT_L.SS2END0->>IMUX_L1 INT_L_X4Y1/INT_L.SS2END0->>IMUX_L24 INT_L_X4Y1/INT_L.SS2END0->>IMUX_L9 INT_L_X4Y1/INT_L.SS2END0->>SL1BEG0 INT_L_X4Y2/INT_L.SE2END1->>IMUX_L34 INT_L_X4Y3/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X4Y3/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X4Y3/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_L_X4Y3/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_L_X4Y3/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_L_X4Y3/INT_L.NL1BEG_N3->>IMUX_L46 INT_R_X3Y1/INT_R.SR1END1->>IMUX11 INT_R_X3Y1/INT_R.SR1END1->>IMUX35 INT_R_X3Y2/INT_R.SW2END0->>IMUX9 INT_R_X3Y2/INT_R.SW2END0->>SR1BEG1 INT_R_X3Y3/INT_R.ER1END1->>IMUX12 INT_R_X3Y3/INT_R.ER1END1->>SE2BEG1 INT_R_X3Y3/INT_R.WL1END_N1_3->>IMUX0 INT_R_X3Y3/INT_R.WL1END_N1_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

r_reg[sreg]__0[7] - 
wires: CLBLM_R_X3Y1/CLBLM_IMUX2 CLBLM_R_X3Y1/CLBLM_IMUX22 CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y1/CLBLM_M_A2 CLBLM_R_X3Y1/CLBLM_M_BQ CLBLM_R_X3Y1/CLBLM_M_C3 INT_R_X3Y1/BYP_ALT4 INT_R_X3Y1/BYP_BOUNCE4 INT_R_X3Y1/IMUX2 INT_R_X3Y1/IMUX22 INT_R_X3Y1/LOGIC_OUTS5 
pips: CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X3Y1/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X3Y1/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X3Y1/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X3Y1/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X3Y1/INT_R.LOGIC_OUTS5->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[spio][mosi]_i_6_n_0 - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX7 CLBLL_L_X2Y2/CLBLL_LL_A1 CLBLL_L_X2Y3/CLBLL_IMUX24 CLBLL_L_X2Y3/CLBLL_LL_B5 CLBLL_L_X4Y1/CLBLL_IMUX12 CLBLL_L_X4Y1/CLBLL_IMUX4 CLBLL_L_X4Y1/CLBLL_LL_A6 CLBLL_L_X4Y1/CLBLL_LL_B6 CLBLL_L_X4Y1/CLBLL_WL1END3 CLBLL_L_X4Y2/CLBLL_EL1BEG3 CLBLL_L_X4Y2/CLBLL_IMUX21 CLBLL_L_X4Y2/CLBLL_LL_A CLBLL_L_X4Y2/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y2/CLBLL_L_C4 CLBLL_L_X4Y2/CLBLL_WR1END1 CLBLM_R_X3Y1/CLBLM_IMUX31 CLBLM_R_X3Y1/CLBLM_M_C5 CLBLM_R_X3Y1/CLBLM_WL1END3 CLBLM_R_X3Y2/CLBLM_EL1BEG3 CLBLM_R_X3Y2/CLBLM_IMUX0 CLBLM_R_X3Y2/CLBLM_L_A3 CLBLM_R_X3Y2/CLBLM_WR1END1 CLBLM_R_X3Y3/CLBLM_IMUX24 CLBLM_R_X3Y3/CLBLM_M_B5 CLBLM_R_X5Y3/CLBLM_IMUX42 CLBLM_R_X5Y3/CLBLM_L_D6 INT_L_X2Y2/IMUX_L7 INT_L_X2Y2/NW2END_S0_0 INT_L_X2Y3/IMUX_L24 INT_L_X2Y3/NW2END0 INT_L_X4Y1/FAN_BOUNCE_S3_0 INT_L_X4Y1/IMUX_L12 INT_L_X4Y1/IMUX_L4 INT_L_X4Y1/WL1BEG3 INT_L_X4Y2/EL1END3 INT_L_X4Y2/ER1BEG1 INT_L_X4Y2/FAN_ALT0 INT_L_X4Y2/FAN_ALT3 INT_L_X4Y2/FAN_BOUNCE0 INT_L_X4Y2/FAN_BOUNCE3 INT_L_X4Y2/IMUX_L21 INT_L_X4Y2/LOGIC_OUTS_L12 INT_L_X4Y2/WL1BEG_N3 INT_L_X4Y2/WR1BEG1 INT_R_X3Y1/IMUX31 INT_R_X3Y1/WL1END3 INT_R_X3Y2/EL1BEG3 INT_R_X3Y2/IMUX0 INT_R_X3Y2/NL1BEG0 INT_R_X3Y2/NL1END_S3_0 INT_R_X3Y2/NW2BEG0 INT_R_X3Y2/WL1END_N1_3 INT_R_X3Y2/WR1END1 INT_R_X3Y3/EL1BEG_N3 INT_R_X3Y3/IMUX24 INT_R_X3Y3/NL1END0 INT_R_X3Y3/NW2A0 INT_R_X5Y2/ER1END1 INT_R_X5Y2/NR1BEG1 INT_R_X5Y3/IMUX42 INT_R_X5Y3/NR1END1 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y2/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y3/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X2Y2/INT_L.NW2END_S0_0->>IMUX_L7 INT_L_X2Y3/INT_L.NW2END0->>IMUX_L24 INT_L_X4Y1/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X4Y1/INT_L.FAN_BOUNCE_S3_0->>IMUX_L4 INT_L_X4Y2/INT_L.EL1END3->>FAN_ALT3 INT_L_X4Y2/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X4Y2/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y2/INT_L.FAN_BOUNCE3->>IMUX_L21 INT_L_X4Y2/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X4Y2/INT_L.LOGIC_OUTS_L12->>FAN_ALT0 INT_L_X4Y2/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_L_X4Y2/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X3Y1/INT_R.WL1END3->>IMUX31 INT_R_X3Y2/INT_R.WL1END_N1_3->>IMUX0 INT_R_X3Y2/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X3Y2/INT_R.WR1END1->>NL1BEG0 INT_R_X3Y3/INT_R.NL1END0->>EL1BEG_N3 INT_R_X3Y3/INT_R.NL1END0->>IMUX24 INT_R_X5Y2/INT_R.ER1END1->>NR1BEG1 INT_R_X5Y3/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

r[spio][mosi]_i_8_n_0 - 
wires: B_TERM_INT_X11Y0/B_TERM_UTURN_INT_SS6E1 CLBLL_L_X2Y1/CLBLL_IMUX9 CLBLL_L_X2Y1/CLBLL_L_A5 CLBLM_R_X3Y4/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y4/CLBLM_M_AMUX INT_L_X2Y0/NL1BEG1 INT_L_X2Y0/NN6END2 INT_L_X2Y0/SS6E1 INT_L_X2Y1/IMUX_L9 INT_L_X2Y1/NL1END1 INT_L_X2Y1/SS6D1 INT_L_X2Y2/SS6C1 INT_L_X2Y3/SS6B1 INT_L_X2Y4/SS6A1 INT_L_X2Y5/NW2END2 INT_L_X2Y5/SS6BEG1 INT_R_X3Y4/LOGIC_OUTS20 INT_R_X3Y4/NW2BEG2 INT_R_X3Y5/NW2A2 
pips: CLBLL_L_X2Y1/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X3Y4/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X2Y0/INT_L.NN6END2->>NL1BEG1 INT_L_X2Y1/INT_L.NL1END1->>IMUX_L9 INT_L_X2Y5/INT_L.NW2END2->>SS6BEG1 INT_R_X3Y4/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][mosi]_i_9_n_0 - 
wires: CLBLL_L_X2Y1/CLBLL_IMUX0 CLBLL_L_X2Y1/CLBLL_L_A3 CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y1/CLBLM_M_A INT_L_X2Y0/WL1END3 INT_L_X2Y1/IMUX_L0 INT_L_X2Y1/WL1END_N1_3 INT_R_X3Y0/WL1BEG3 INT_R_X3Y1/LOGIC_OUTS12 INT_R_X3Y1/WL1BEG_N3 
pips: CLBLL_L_X2Y1/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X3Y1/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X2Y1/INT_L.WL1END_N1_3->>IMUX_L0 INT_R_X3Y1/INT_R.LOGIC_OUTS12->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][ready]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[spio][sck]_i_1_n_0 - 
wires: CLBLL_L_X4Y3/CLBLL_SW2A0 CLBLM_R_X3Y3/CLBLM_BYP0 CLBLM_R_X3Y3/CLBLM_L_AX CLBLM_R_X3Y3/CLBLM_SW2A0 CLBLM_R_X5Y3/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y3/CLBLM_M_B INT_L_X4Y3/SW2A0 INT_L_X4Y4/NW2END1 INT_L_X4Y4/SW2BEG0 INT_R_X3Y3/BYP0 INT_R_X3Y3/BYP_ALT0 INT_R_X3Y3/SW2END0 INT_R_X5Y3/LOGIC_OUTS13 INT_R_X5Y3/NW2BEG1 INT_R_X5Y4/NW2A1 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X5Y3/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X4Y4/INT_L.NW2END1->>SW2BEG0 INT_R_X3Y3/INT_R.BYP_ALT0->>BYP0 INT_R_X3Y3/INT_R.SW2END0->>BYP_ALT0 INT_R_X5Y3/INT_R.LOGIC_OUTS13->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][1]_i_3_n_0 - 
wires: CLBLL_L_X4Y3/CLBLL_IMUX12 CLBLL_L_X4Y3/CLBLL_IMUX13 CLBLL_L_X4Y3/CLBLL_LL_B6 CLBLL_L_X4Y3/CLBLL_L_B6 CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS10 CLBLL_L_X4Y4/CLBLL_L_C INT_L_X4Y3/IMUX_L12 INT_L_X4Y3/IMUX_L13 INT_L_X4Y3/SL1END2 INT_L_X4Y4/LOGIC_OUTS_L10 INT_L_X4Y4/SL1BEG2 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y4/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X4Y3/INT_L.SL1END2->>IMUX_L12 INT_L_X4Y3/INT_L.SL1END2->>IMUX_L13 INT_L_X4Y4/INT_L.LOGIC_OUTS_L10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][1]_i_2_n_0 - 
wires: CLBLL_L_X4Y2/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y2/CLBLL_L_C CLBLL_L_X4Y2/CLBLL_L_CMUX CLBLL_L_X4Y3/CLBLL_IMUX17 CLBLL_L_X4Y3/CLBLL_IMUX25 CLBLL_L_X4Y3/CLBLL_LL_B3 CLBLL_L_X4Y3/CLBLL_L_B5 INT_L_X4Y2/LOGIC_OUTS_L18 INT_L_X4Y2/NR1BEG0 INT_L_X4Y3/IMUX_L17 INT_L_X4Y3/IMUX_L25 INT_L_X4Y3/NR1END0 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X4Y2/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X4Y2/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X4Y3/INT_L.NR1END0->>IMUX_L17 INT_L_X4Y3/INT_L.NR1END0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][7]_i_2_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_SW2A3 CLBLL_L_X4Y2/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y2/CLBLL_L_D CLBLL_L_X4Y2/CLBLL_WL1END2 CLBLL_L_X4Y3/CLBLL_IMUX24 CLBLL_L_X4Y3/CLBLL_IMUX26 CLBLL_L_X4Y3/CLBLL_LL_B5 CLBLL_L_X4Y3/CLBLL_L_B4 CLBLM_R_X3Y1/CLBLM_IMUX17 CLBLM_R_X3Y1/CLBLM_IMUX25 CLBLM_R_X3Y1/CLBLM_IMUX34 CLBLM_R_X3Y1/CLBLM_IMUX42 CLBLM_R_X3Y1/CLBLM_IMUX9 CLBLM_R_X3Y1/CLBLM_L_A5 CLBLM_R_X3Y1/CLBLM_L_B5 CLBLM_R_X3Y1/CLBLM_L_C6 CLBLM_R_X3Y1/CLBLM_L_D6 CLBLM_R_X3Y1/CLBLM_M_B3 CLBLM_R_X3Y1/CLBLM_SW2A3 CLBLM_R_X3Y2/CLBLM_IMUX24 CLBLM_R_X3Y2/CLBLM_M_B5 CLBLM_R_X3Y2/CLBLM_WL1END2 INT_L_X4Y1/SW2A3 INT_L_X4Y2/BYP_ALT6 INT_L_X4Y2/BYP_BOUNCE6 INT_L_X4Y2/LOGIC_OUTS_L11 INT_L_X4Y2/SW2BEG3 INT_L_X4Y2/WL1BEG2 INT_L_X4Y3/BYP_BOUNCE_N3_6 INT_L_X4Y3/IMUX_L24 INT_L_X4Y3/IMUX_L26 INT_R_X3Y1/IMUX17 INT_R_X3Y1/IMUX25 INT_R_X3Y1/IMUX34 INT_R_X3Y1/IMUX42 INT_R_X3Y1/IMUX9 INT_R_X3Y1/SR1BEG_S0 INT_R_X3Y1/SR1END3 INT_R_X3Y1/SW2END3 INT_R_X3Y2/IMUX24 INT_R_X3Y2/SR1BEG3 INT_R_X3Y2/SR1END_N3_3 INT_R_X3Y2/SW2END_N0_3 INT_R_X3Y2/WL1END2 
pips: CLBLL_L_X4Y2/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X4Y2/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X4Y2/INT_L.LOGIC_OUTS_L11->>BYP_ALT6 INT_L_X4Y2/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_L_X4Y2/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X4Y3/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X4Y3/INT_L.BYP_BOUNCE_N3_6->>IMUX_L26 INT_R_X3Y1/INT_R.SR1BEG_S0->>IMUX17 INT_R_X3Y1/INT_R.SR1BEG_S0->>IMUX25 INT_R_X3Y1/INT_R.SR1BEG_S0->>IMUX34 INT_R_X3Y1/INT_R.SR1BEG_S0->>IMUX42 INT_R_X3Y1/INT_R.SR1BEG_S0->>IMUX9 INT_R_X3Y1/INT_R.SW2END3->>SR1BEG_S0 INT_R_X3Y2/INT_R.SR1END_N3_3->>IMUX24 INT_R_X3Y2/INT_R.WL1END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[sreg][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][2]_i_2_n_0 - 
wires: CLBLL_L_X2Y3/CLBLL_LL_B CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y3/CLBLL_IMUX27 CLBLL_L_X4Y3/CLBLL_LL_B4 CLBLL_L_X4Y3/CLBLL_SE2A1 CLBLM_R_X3Y2/CLBLM_IMUX15 CLBLM_R_X3Y2/CLBLM_M_B1 CLBLM_R_X3Y3/CLBLM_SE2A1 INT_L_X2Y3/EL1BEG3 INT_L_X2Y3/LOGIC_OUTS_L13 INT_L_X2Y3/NE2BEG1 INT_L_X2Y3/NL1BEG0 INT_L_X2Y3/NL1END_S3_0 INT_L_X2Y4/EL1BEG_N3 INT_L_X2Y4/NE2A1 INT_L_X2Y4/NL1END0 INT_L_X4Y3/IMUX_L27 INT_L_X4Y3/SE2END1 INT_R_X3Y2/IMUX15 INT_R_X3Y2/SL1END3 INT_R_X3Y3/EL1END3 INT_R_X3Y3/SE2A1 INT_R_X3Y3/SL1BEG3 INT_R_X3Y4/NE2END1 INT_R_X3Y4/SE2BEG1 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X2Y3/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X2Y3/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X2Y4/INT_L.NL1END0->>EL1BEG_N3 INT_L_X4Y3/INT_L.SE2END1->>IMUX_L27 INT_R_X3Y2/INT_R.SL1END3->>IMUX15 INT_R_X3Y3/INT_R.EL1END3->>SL1BEG3 INT_R_X3Y4/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][2]_i_3_n_0 - 
wires: CLBLL_L_X2Y2/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y2/CLBLL_L_A CLBLL_L_X4Y3/CLBLL_IMUX18 CLBLL_L_X4Y3/CLBLL_LL_B2 CLBLL_L_X4Y3/CLBLL_NE2A1 CLBLM_R_X3Y2/CLBLM_IMUX12 CLBLM_R_X3Y2/CLBLM_M_B6 CLBLM_R_X3Y3/CLBLM_NE2A1 INT_L_X2Y2/ER1BEG1 INT_L_X2Y2/LOGIC_OUTS_L8 INT_L_X4Y3/IMUX_L18 INT_L_X4Y3/NE2END1 INT_R_X3Y2/ER1END1 INT_R_X3Y2/IMUX12 INT_R_X3Y2/NE2BEG1 INT_R_X3Y3/NE2A1 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X2Y2/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X4Y3/INT_L.NE2END1->>IMUX_L18 INT_R_X3Y2/INT_R.ER1END1->>IMUX12 INT_R_X3Y2/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[sreg]__0[0] - 
wires: CLBLL_L_X4Y1/CLBLL_IMUX3 CLBLL_L_X4Y1/CLBLL_L_A2 CLBLL_L_X4Y2/CLBLL_IMUX23 CLBLL_L_X4Y2/CLBLL_L_C3 CLBLL_L_X4Y3/CLBLL_IMUX37 CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y3/CLBLL_L_BQ CLBLL_L_X4Y3/CLBLL_L_D4 INT_L_X4Y1/IMUX_L3 INT_L_X4Y1/SS2END1 INT_L_X4Y2/FAN_BOUNCE_S3_6 INT_L_X4Y2/IMUX_L23 INT_L_X4Y2/SS2A1 INT_L_X4Y3/BYP_ALT5 INT_L_X4Y3/BYP_BOUNCE5 INT_L_X4Y3/FAN_ALT6 INT_L_X4Y3/FAN_BOUNCE6 INT_L_X4Y3/IMUX_L37 INT_L_X4Y3/LOGIC_OUTS_L1 INT_L_X4Y3/SS2BEG1 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y2/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y3/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X4Y3/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X4Y1/INT_L.SS2END1->>IMUX_L3 INT_L_X4Y2/INT_L.FAN_BOUNCE_S3_6->>IMUX_L23 INT_L_X4Y3/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X4Y3/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X4Y3/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X4Y3/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X4Y3/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 INT_L_X4Y3/INT_L.LOGIC_OUTS_L1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[sreg][1]_i_4_n_0 - 
wires: CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y3/CLBLL_L_D CLBLL_L_X4Y4/CLBLL_IMUX30 CLBLL_L_X4Y4/CLBLL_L_C5 INT_L_X4Y3/LOGIC_OUTS_L11 INT_L_X4Y3/NR1BEG3 INT_L_X4Y4/IMUX_L30 INT_L_X4Y4/NR1END3 
pips: CLBLL_L_X4Y3/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X4Y3/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X4Y4/INT_L.NR1END3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][1]_i_5_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y1/CLBLL_L_AMUX CLBLL_L_X4Y4/CLBLL_IMUX34 CLBLL_L_X4Y4/CLBLL_L_C6 INT_L_X4Y1/LOGIC_OUTS_L16 INT_L_X4Y1/NN2BEG2 INT_L_X4Y2/NN2A2 INT_L_X4Y3/NL1BEG1 INT_L_X4Y3/NN2END2 INT_L_X4Y4/IMUX_L34 INT_L_X4Y4/NL1END1 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y4/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X4Y1/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X4Y3/INT_L.NN2END2->>NL1BEG1 INT_L_X4Y4/INT_L.NL1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][3]_i_2_n_0 - 
wires: CLBLL_L_X2Y2/CLBLL_LL_A CLBLL_L_X2Y2/CLBLL_LL_AMUX CLBLL_L_X2Y2/CLBLL_LOGIC_OUTS12 CLBLL_L_X2Y2/CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y1/CLBLM_IMUX6 CLBLM_R_X3Y1/CLBLM_L_A1 CLBLM_R_X3Y2/CLBLM_IMUX18 CLBLM_R_X3Y2/CLBLM_M_B2 INT_L_X2Y1/EL1BEG3 INT_L_X2Y2/EL1BEG1 INT_L_X2Y2/EL1BEG_N3 INT_L_X2Y2/LOGIC_OUTS_L12 INT_L_X2Y2/LOGIC_OUTS_L20 INT_R_X3Y1/EL1END3 INT_R_X3Y1/IMUX6 INT_R_X3Y2/EL1END1 INT_R_X3Y2/IMUX18 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X2Y2/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X2Y2/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X2Y2/INT_L.LOGIC_OUTS_L12->>EL1BEG_N3 INT_L_X2Y2/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_R_X3Y1/INT_R.EL1END3->>IMUX6 INT_R_X3Y2/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][3]_i_3_n_0 - 
wires: CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y3/CLBLL_L_B CLBLM_R_X3Y1/CLBLM_IMUX5 CLBLM_R_X3Y1/CLBLM_L_A6 CLBLM_R_X3Y2/CLBLM_IMUX27 CLBLM_R_X3Y2/CLBLM_M_B4 INT_L_X2Y1/ER1BEG2 INT_L_X2Y1/SS2END1 INT_L_X2Y2/SE2A1 INT_L_X2Y2/SS2A1 INT_L_X2Y3/LOGIC_OUTS_L9 INT_L_X2Y3/SE2BEG1 INT_L_X2Y3/SS2BEG1 INT_R_X3Y1/ER1END2 INT_R_X3Y1/IMUX5 INT_R_X3Y2/IMUX27 INT_R_X3Y2/SE2END1 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X2Y1/INT_L.SS2END1->>ER1BEG2 INT_L_X2Y3/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_L_X2Y3/INT_L.LOGIC_OUTS_L9->>SS2BEG1 INT_R_X3Y1/INT_R.ER1END2->>IMUX5 INT_R_X3Y2/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[sreg]__0[1] - 
wires: CLBLL_L_X2Y3/CLBLL_IMUX11 CLBLL_L_X2Y3/CLBLL_IMUX12 CLBLL_L_X2Y3/CLBLL_LL_A4 CLBLL_L_X2Y3/CLBLL_LL_B6 CLBLL_L_X4Y3/CLBLL_LL_BQ CLBLL_L_X4Y3/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y3/CLBLL_WW2A1 CLBLM_R_X3Y3/CLBLM_WW2A1 INT_L_X2Y3/IMUX_L11 INT_L_X2Y3/IMUX_L12 INT_L_X2Y3/WW2END1 INT_L_X4Y3/LOGIC_OUTS_L5 INT_L_X4Y3/WW2BEG1 INT_R_X3Y3/WW2A1 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y3/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X2Y3/INT_L.WW2END1->>IMUX_L11 INT_L_X2Y3/INT_L.WW2END1->>IMUX_L12 INT_L_X4Y3/INT_L.LOGIC_OUTS_L5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[sreg][2]_i_4_n_0 - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX10 CLBLL_L_X2Y2/CLBLL_LOGIC_OUTS9 CLBLL_L_X2Y2/CLBLL_L_A4 CLBLL_L_X2Y2/CLBLL_L_B INT_L_X2Y2/IMUX_L10 INT_L_X2Y2/LOGIC_OUTS_L9 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X2Y2/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X2Y2/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][2]_i_5_n_0 - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX5 CLBLL_L_X2Y2/CLBLL_L_A6 CLBLL_L_X2Y3/CLBLL_LL_AMUX CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS20 INT_L_X2Y2/IMUX_L5 INT_L_X2Y2/SL1END2 INT_L_X2Y3/LOGIC_OUTS_L20 INT_L_X2Y3/SL1BEG2 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X2Y3/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X2Y2/INT_L.SL1END2->>IMUX_L5 INT_L_X2Y3/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][2]_i_6_n_0 - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX9 CLBLL_L_X2Y2/CLBLL_L_A5 CLBLL_L_X2Y3/CLBLL_LL_A CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS12 INT_L_X2Y2/IMUX_L9 INT_L_X2Y2/SL1END0 INT_L_X2Y3/LOGIC_OUTS_L12 INT_L_X2Y3/SL1BEG0 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X2Y3/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X2Y2/INT_L.SL1END0->>IMUX_L9 INT_L_X2Y3/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][4]_i_2_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_LL_A CLBLL_L_X4Y1/CLBLL_LOGIC_OUTS12 CLBLL_L_X4Y1/CLBLL_WR1END1 CLBLM_R_X3Y1/CLBLM_IMUX10 CLBLM_R_X3Y1/CLBLM_IMUX26 CLBLM_R_X3Y1/CLBLM_L_A4 CLBLM_R_X3Y1/CLBLM_L_B4 CLBLM_R_X3Y1/CLBLM_WR1END1 INT_L_X4Y1/LOGIC_OUTS_L12 INT_L_X4Y1/WR1BEG1 INT_R_X3Y1/IMUX10 INT_R_X3Y1/IMUX26 INT_R_X3Y1/WR1END1 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X4Y1/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X3Y1/INT_R.WR1END1->>IMUX10 INT_R_X3Y1/INT_R.WR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][4]_i_3_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_LL_C CLBLL_L_X4Y0/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y1/CLBLL_NW2A2 CLBLM_R_X3Y1/CLBLM_IMUX19 CLBLM_R_X3Y1/CLBLM_IMUX3 CLBLM_R_X3Y1/CLBLM_L_A2 CLBLM_R_X3Y1/CLBLM_L_B2 CLBLM_R_X3Y1/CLBLM_NW2A2 INT_L_X4Y0/LOGIC_OUTS_L14 INT_L_X4Y0/NW2BEG2 INT_L_X4Y1/NW2A2 INT_R_X3Y1/IMUX19 INT_R_X3Y1/IMUX3 INT_R_X3Y1/NW2END2 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X4Y0/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X3Y1/INT_R.NW2END2->>IMUX19 INT_R_X3Y1/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[sreg]__0[2] - 
wires: CLBLL_L_X2Y2/CLBLL_IMUX1 CLBLL_L_X2Y2/CLBLL_LL_A3 CLBLL_L_X2Y3/CLBLL_IMUX10 CLBLL_L_X2Y3/CLBLL_L_A4 CLBLM_R_X3Y2/CLBLM_LOGIC_OUTS5 CLBLM_R_X3Y2/CLBLM_M_BQ INT_L_X2Y2/FAN_ALT5 INT_L_X2Y2/FAN_BOUNCE5 INT_L_X2Y2/IMUX_L1 INT_L_X2Y2/WR1END2 INT_L_X2Y3/IMUX_L10 INT_L_X2Y3/NW2END1 INT_R_X3Y2/LOGIC_OUTS5 INT_R_X3Y2/NW2BEG1 INT_R_X3Y2/WR1BEG2 INT_R_X3Y3/NW2A1 
pips: CLBLL_L_X2Y2/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y2/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X2Y2/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X2Y2/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X2Y2/INT_L.WR1END2->>FAN_ALT5 INT_L_X2Y3/INT_L.NW2END1->>IMUX_L10 INT_R_X3Y2/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X3Y2/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[sreg][3]_i_4_n_0 - 
wires: CLBLL_L_X2Y3/CLBLL_IMUX16 CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS10 CLBLL_L_X2Y3/CLBLL_L_B3 CLBLL_L_X2Y3/CLBLL_L_C INT_L_X2Y2/SR1END3 INT_L_X2Y3/IMUX_L16 INT_L_X2Y3/LOGIC_OUTS_L10 INT_L_X2Y3/SR1BEG3 INT_L_X2Y3/SR1END_N3_3 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X2Y3/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X2Y3/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X2Y3/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][3]_i_5_n_0 - 
wires: CLBLL_L_X2Y3/CLBLL_IMUX25 CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS8 CLBLL_L_X2Y3/CLBLL_L_A CLBLL_L_X2Y3/CLBLL_L_B5 INT_L_X2Y3/IMUX_L25 INT_L_X2Y3/LOGIC_OUTS_L8 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X2Y3/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X2Y3/INT_L.LOGIC_OUTS_L8->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][3]_i_6_n_0 - 
wires: CLBLL_L_X2Y3/CLBLL_IMUX13 CLBLL_L_X2Y3/CLBLL_LOGIC_OUTS16 CLBLL_L_X2Y3/CLBLL_L_AMUX CLBLL_L_X2Y3/CLBLL_L_B6 INT_L_X2Y3/IMUX_L13 INT_L_X2Y3/LOGIC_OUTS_L16 
pips: CLBLL_L_X2Y3/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X2Y3/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X2Y3/INT_L.LOGIC_OUTS_L16->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][5]_i_2_n_0 - 
wires: CLBLM_R_X3Y1/CLBLM_IMUX13 CLBLM_R_X3Y1/CLBLM_IMUX23 CLBLM_R_X3Y1/CLBLM_L_B6 CLBLM_R_X3Y1/CLBLM_L_C3 CLBLM_R_X3Y2/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y2/CLBLM_L_A CLBLM_R_X3Y2/CLBLM_L_AMUX INT_R_X3Y1/BYP_ALT3 INT_R_X3Y1/BYP_BOUNCE3 INT_R_X3Y1/IMUX13 INT_R_X3Y1/IMUX23 INT_R_X3Y1/SL1END2 INT_R_X3Y2/BYP_BOUNCE_N3_3 INT_R_X3Y2/LOGIC_OUTS16 INT_R_X3Y2/SL1BEG2 
pips: CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X3Y2/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X3Y2/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y1/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X3Y1/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X3Y1/INT_R.SL1END2->>BYP_ALT3 INT_R_X3Y1/INT_R.SL1END2->>IMUX13 INT_R_X3Y2/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][5]_i_3_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_SW2A2 CLBLL_L_X4Y2/CLBLL_SE2A2 CLBLM_R_X3Y1/CLBLM_IMUX14 CLBLM_R_X3Y1/CLBLM_IMUX21 CLBLM_R_X3Y1/CLBLM_L_B1 CLBLM_R_X3Y1/CLBLM_L_C4 CLBLM_R_X3Y1/CLBLM_SW2A2 CLBLM_R_X3Y2/CLBLM_SE2A2 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y3/CLBLM_L_C INT_L_X4Y1/SW2A2 INT_L_X4Y2/SE2END2 INT_L_X4Y2/SW2BEG2 INT_R_X3Y1/IMUX14 INT_R_X3Y1/IMUX21 INT_R_X3Y1/SW2END2 INT_R_X3Y2/SE2A2 INT_R_X3Y3/LOGIC_OUTS10 INT_R_X3Y3/SE2BEG2 
pips: CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y3/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X4Y2/INT_L.SE2END2->>SW2BEG2 INT_R_X3Y1/INT_R.SW2END2->>IMUX14 INT_R_X3Y1/INT_R.SW2END2->>IMUX21 INT_R_X3Y3/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[sreg]__0[3] - 
wires: CLBLL_L_X4Y0/CLBLL_EL1BEG3 CLBLL_L_X4Y0/CLBLL_IMUX7 CLBLL_L_X4Y0/CLBLL_LL_A1 CLBLL_L_X4Y1/CLBLL_IMUX8 CLBLL_L_X4Y1/CLBLL_LL_A5 CLBLL_L_X4Y2/CLBLL_NE2A0 CLBLM_R_X3Y0/CLBLM_EL1BEG3 CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y1/CLBLM_L_AQ CLBLM_R_X3Y2/CLBLM_NE2A0 INT_L_X4Y0/EL1END3 INT_L_X4Y0/IMUX_L7 INT_L_X4Y1/IMUX_L8 INT_L_X4Y1/NE2END_S3_0 INT_L_X4Y1/SL1END0 INT_L_X4Y2/NE2END0 INT_L_X4Y2/SL1BEG0 INT_R_X3Y0/EL1BEG3 INT_R_X3Y1/EL1BEG_N3 INT_R_X3Y1/LOGIC_OUTS0 INT_R_X3Y1/NE2BEG0 INT_R_X3Y2/NE2A0 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y1/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y0/INT_L.EL1END3->>IMUX_L7 INT_L_X4Y1/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y2/INT_L.NE2END0->>SL1BEG0 INT_R_X3Y1/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X3Y1/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[sreg][4]_i_4_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_IMUX22 CLBLL_L_X4Y0/CLBLL_LL_C3 CLBLL_L_X4Y2/CLBLL_ER1BEG2 CLBLM_R_X3Y2/CLBLM_ER1BEG2 CLBLM_R_X3Y2/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y2/CLBLM_L_B INT_L_X4Y0/IMUX_L22 INT_L_X4Y0/SS2END2 INT_L_X4Y1/SS2A2 INT_L_X4Y2/ER1END2 INT_L_X4Y2/SS2BEG2 INT_R_X3Y2/ER1BEG2 INT_R_X3Y2/LOGIC_OUTS9 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X3Y2/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X4Y0/INT_L.SS2END2->>IMUX_L22 INT_L_X4Y2/INT_L.ER1END2->>SS2BEG2 INT_R_X3Y2/INT_R.LOGIC_OUTS9->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][4]_i_5_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_IMUX32 CLBLL_L_X4Y0/CLBLL_LL_A CLBLL_L_X4Y0/CLBLL_LL_C1 CLBLL_L_X4Y0/CLBLL_LOGIC_OUTS12 INT_L_X4Y0/IMUX_L32 INT_L_X4Y0/LOGIC_OUTS_L12 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y0/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X4Y0/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][4]_i_6_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_IMUX28 CLBLL_L_X4Y0/CLBLL_LL_AMUX CLBLL_L_X4Y0/CLBLL_LL_C4 CLBLL_L_X4Y0/CLBLL_LOGIC_OUTS20 INT_L_X4Y0/IMUX_L28 INT_L_X4Y0/LOGIC_OUTS_L20 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y0/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X4Y0/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][6]_i_2_n_0 - 
wires: CLBLL_L_X4Y1/CLBLL_LL_B CLBLL_L_X4Y1/CLBLL_LOGIC_OUTS13 CLBLL_L_X4Y1/CLBLL_WL1END0 CLBLM_R_X3Y1/CLBLM_IMUX33 CLBLM_R_X3Y1/CLBLM_IMUX41 CLBLM_R_X3Y1/CLBLM_L_C1 CLBLM_R_X3Y1/CLBLM_L_D1 CLBLM_R_X3Y1/CLBLM_WL1END0 INT_L_X4Y1/LOGIC_OUTS_L13 INT_L_X4Y1/WL1BEG0 INT_R_X3Y1/IMUX33 INT_R_X3Y1/IMUX41 INT_R_X3Y1/WL1END0 
pips: CLBLL_L_X4Y1/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X4Y1/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X3Y1/INT_R.WL1END0->>IMUX33 INT_R_X3Y1/INT_R.WL1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][6]_i_3_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_LL_D CLBLL_L_X4Y0/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y1/CLBLL_NW2A3 CLBLM_R_X3Y1/CLBLM_IMUX30 CLBLM_R_X3Y1/CLBLM_IMUX37 CLBLM_R_X3Y1/CLBLM_L_C5 CLBLM_R_X3Y1/CLBLM_L_D4 CLBLM_R_X3Y1/CLBLM_NW2A3 INT_L_X4Y0/LOGIC_OUTS_L15 INT_L_X4Y0/NW2BEG3 INT_L_X4Y1/NW2A3 INT_R_X3Y1/IMUX30 INT_R_X3Y1/IMUX37 INT_R_X3Y1/NW2END3 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X4Y0/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_R_X3Y1/INT_R.NW2END3->>IMUX30 INT_R_X3Y1/INT_R.NW2END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[sreg]__0[4] - 
wires: CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y1/CLBLM_L_BQ CLBLM_R_X3Y2/CLBLM_IMUX6 CLBLM_R_X3Y2/CLBLM_L_A1 CLBLM_R_X3Y3/CLBLM_IMUX3 CLBLM_R_X3Y3/CLBLM_L_A2 INT_R_X3Y1/LOGIC_OUTS1 INT_R_X3Y1/NN2BEG1 INT_R_X3Y1/NR1BEG1 INT_R_X3Y2/GFAN1 INT_R_X3Y2/IMUX6 INT_R_X3Y2/NN2A1 INT_R_X3Y2/NR1END1 INT_R_X3Y3/IMUX3 INT_R_X3Y3/NN2END1 
pips: CLBLM_R_X3Y1/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y2/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X3Y1/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X3Y1/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X3Y2/INT_R.GFAN1->>IMUX6 INT_R_X3Y2/INT_R.NR1END1->>GFAN1 INT_R_X3Y3/INT_R.NN2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[sreg][5]_i_4_n_0 - 
wires: CLBLM_R_X3Y3/CLBLM_IMUX34 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS19 CLBLM_R_X3Y3/CLBLM_L_C6 CLBLM_R_X3Y3/CLBLM_L_D CLBLM_R_X3Y3/CLBLM_L_DMUX INT_R_X3Y3/IMUX34 INT_R_X3Y3/LOGIC_OUTS19 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X3Y3/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X3Y3/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X3Y3/INT_R.LOGIC_OUTS19->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][5]_i_5_n_0 - 
wires: CLBLM_R_X3Y3/CLBLM_IMUX33 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS8 CLBLM_R_X3Y3/CLBLM_L_A CLBLM_R_X3Y3/CLBLM_L_C1 INT_R_X3Y3/IMUX33 INT_R_X3Y3/LOGIC_OUTS8 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X3Y3/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X3Y3/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][5]_i_6_n_0 - 
wires: CLBLM_R_X3Y3/CLBLM_IMUX21 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS16 CLBLM_R_X3Y3/CLBLM_L_AMUX CLBLM_R_X3Y3/CLBLM_L_C4 INT_R_X3Y3/IMUX21 INT_R_X3Y3/LOGIC_OUTS16 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X3Y3/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X3Y3/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][7]_i_3_n_0 - 
wires: CLBLM_R_X3Y1/CLBLM_IMUX15 CLBLM_R_X3Y1/CLBLM_IMUX39 CLBLM_R_X3Y1/CLBLM_L_D3 CLBLM_R_X3Y1/CLBLM_M_B1 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS13 CLBLM_R_X3Y3/CLBLM_M_B INT_R_X3Y1/BYP_ALT5 INT_R_X3Y1/BYP_BOUNCE5 INT_R_X3Y1/IMUX15 INT_R_X3Y1/IMUX39 INT_R_X3Y1/SS2END1 INT_R_X3Y2/SS2A1 INT_R_X3Y3/LOGIC_OUTS13 INT_R_X3Y3/SS2BEG1 
pips: CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X3Y1/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X3Y1/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X3Y1/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X3Y1/INT_R.SS2END1->>BYP_ALT5 INT_R_X3Y3/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[sreg][7]_i_4_n_0 - 
wires: CLBLM_R_X3Y1/CLBLM_IMUX24 CLBLM_R_X3Y1/CLBLM_IMUX46 CLBLM_R_X3Y1/CLBLM_L_D5 CLBLM_R_X3Y1/CLBLM_M_B5 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS22 CLBLM_R_X3Y3/CLBLM_M_C CLBLM_R_X3Y3/CLBLM_M_CMUX INT_R_X3Y1/IMUX24 INT_R_X3Y1/IMUX46 INT_R_X3Y1/SL1END3 INT_R_X3Y1/SS2END0 INT_R_X3Y2/SL1BEG3 INT_R_X3Y2/SR1END3 INT_R_X3Y2/SS2A0 INT_R_X3Y3/LOGIC_OUTS14 INT_R_X3Y3/LOGIC_OUTS22 INT_R_X3Y3/SR1BEG3 INT_R_X3Y3/SR1END_N3_3 INT_R_X3Y3/SS2BEG0 
pips: CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X3Y1/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X3Y1/INT_R.SL1END3->>IMUX46 INT_R_X3Y1/INT_R.SS2END0->>IMUX24 INT_R_X3Y2/INT_R.SR1END3->>SL1BEG3 INT_R_X3Y3/INT_R.LOGIC_OUTS14->>SR1BEG3 INT_R_X3Y3/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[sreg]__0[5] - 
wires: CLBLL_L_X4Y0/CLBLL_IMUX15 CLBLL_L_X4Y0/CLBLL_LL_B1 CLBLL_L_X4Y1/CLBLL_ER1BEG3 CLBLL_L_X4Y1/CLBLL_IMUX15 CLBLL_L_X4Y1/CLBLL_LL_B1 CLBLM_R_X3Y1/CLBLM_ER1BEG3 CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS2 CLBLM_R_X3Y1/CLBLM_L_CQ INT_L_X4Y0/IMUX_L15 INT_L_X4Y0/SL1END3 INT_L_X4Y1/ER1END3 INT_L_X4Y1/IMUX_L15 INT_L_X4Y1/SL1BEG3 INT_L_X4Y2/ER1END_N3_3 INT_R_X3Y1/ER1BEG3 INT_R_X3Y1/LOGIC_OUTS2 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y1/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X3Y1/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X4Y0/INT_L.SL1END3->>IMUX_L15 INT_L_X4Y1/INT_L.ER1END3->>IMUX_L15 INT_L_X4Y1/INT_L.ER1END3->>SL1BEG3 INT_R_X3Y1/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[sreg][6]_i_4_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_IMUX38 CLBLL_L_X4Y0/CLBLL_LL_D3 CLBLL_L_X4Y2/CLBLL_ER1BEG3 CLBLM_R_X3Y2/CLBLM_ER1BEG3 CLBLM_R_X3Y2/CLBLM_LOGIC_OUTS10 CLBLM_R_X3Y2/CLBLM_L_C INT_L_X4Y0/IMUX_L38 INT_L_X4Y0/SS2END3 INT_L_X4Y1/SS2A3 INT_L_X4Y1/SS2END_N0_3 INT_L_X4Y2/ER1END3 INT_L_X4Y2/SS2BEG3 INT_L_X4Y3/ER1END_N3_3 INT_R_X3Y2/ER1BEG3 INT_R_X3Y2/LOGIC_OUTS10 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X3Y2/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X4Y0/INT_L.SS2END3->>IMUX_L38 INT_L_X4Y2/INT_L.ER1END3->>SS2BEG3 INT_R_X3Y2/INT_R.LOGIC_OUTS10->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][6]_i_5_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_IMUX43 CLBLL_L_X4Y0/CLBLL_LL_B CLBLL_L_X4Y0/CLBLL_LL_D6 CLBLL_L_X4Y0/CLBLL_LOGIC_OUTS13 INT_L_X4Y0/IMUX_L43 INT_L_X4Y0/LOGIC_OUTS_L13 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y0/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X4Y0/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][6]_i_6_n_0 - 
wires: CLBLL_L_X4Y0/CLBLL_IMUX47 CLBLL_L_X4Y0/CLBLL_LL_BMUX CLBLL_L_X4Y0/CLBLL_LL_D5 CLBLL_L_X4Y0/CLBLL_LOGIC_OUTS21 INT_L_X4Y0/IMUX_L47 INT_L_X4Y0/LOGIC_OUTS_L21 
pips: CLBLL_L_X4Y0/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y0/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X4Y0/INT_L.LOGIC_OUTS_L21->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[sreg]__0[6] - 
wires: CLBLM_R_X3Y1/CLBLM_LOGIC_OUTS3 CLBLM_R_X3Y1/CLBLM_L_DQ CLBLM_R_X3Y3/CLBLM_IMUX15 CLBLM_R_X3Y3/CLBLM_IMUX7 CLBLM_R_X3Y3/CLBLM_M_A1 CLBLM_R_X3Y3/CLBLM_M_B1 INT_R_X3Y1/LOGIC_OUTS3 INT_R_X3Y1/NN2BEG3 INT_R_X3Y2/NN2A3 INT_R_X3Y3/IMUX15 INT_R_X3Y3/IMUX7 INT_R_X3Y3/NN2END3 
pips: CLBLM_R_X3Y1/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X3Y1/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X3Y3/INT_R.NN2END3->>IMUX15 INT_R_X3Y3/INT_R.NN2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[sreg][7]_i_5_n_0 - 
wires: CLBLM_R_X3Y3/CLBLM_IMUX31 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS9 CLBLM_R_X3Y3/CLBLM_L_B CLBLM_R_X3Y3/CLBLM_M_C5 INT_R_X3Y3/IMUX31 INT_R_X3Y3/LOGIC_OUTS9 INT_R_X3Y3/NL1BEG0 INT_R_X3Y3/NL1END_S3_0 INT_R_X3Y4/NL1END0 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X3Y3/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X3Y3/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X3Y3/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][7]_i_6_n_0 - 
wires: CLBLM_R_X3Y3/CLBLM_IMUX32 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS12 CLBLM_R_X3Y3/CLBLM_M_A CLBLM_R_X3Y3/CLBLM_M_C1 INT_R_X3Y3/IMUX32 INT_R_X3Y3/LOGIC_OUTS12 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X3Y3/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[sreg][7]_i_7_n_0 - 
wires: CLBLM_R_X3Y3/CLBLM_IMUX28 CLBLM_R_X3Y3/CLBLM_LOGIC_OUTS20 CLBLM_R_X3Y3/CLBLM_M_AMUX CLBLM_R_X3Y3/CLBLM_M_C4 INT_R_X3Y3/IMUX28 INT_R_X3Y3/LOGIC_OUTS20 
pips: CLBLM_R_X3Y3/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X3Y3/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X3Y3/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[stop]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[timer][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hsize]__0[0] - 
wires: CLBLM_L_X8Y6/CLBLM_BYP0 CLBLM_L_X8Y6/CLBLM_L_AX CLBLM_L_X8Y7/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y7/CLBLM_M_CQ INT_L_X8Y5/FAN_BOUNCE_S3_2 INT_L_X8Y6/BYP_ALT0 INT_L_X8Y6/BYP_L0 INT_L_X8Y6/FAN_ALT2 INT_L_X8Y6/FAN_ALT5 INT_L_X8Y6/FAN_BOUNCE2 INT_L_X8Y6/FAN_BOUNCE5 INT_L_X8Y6/SL1END2 INT_L_X8Y7/LOGIC_OUTS_L6 INT_L_X8Y7/SL1BEG2 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X8Y7/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y6/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y6/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y6/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y6/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X8Y6/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X8Y6/INT_L.SL1END2->>FAN_ALT5 INT_L_X8Y7/INT_L.LOGIC_OUTS_L6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hsize]__0[1] - 
wires: CLBLM_L_X8Y6/CLBLM_BYP5 CLBLM_L_X8Y6/CLBLM_L_BX CLBLM_L_X8Y7/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y7/CLBLM_L_AQ INT_L_X8Y6/BYP_ALT5 INT_L_X8Y6/BYP_L5 INT_L_X8Y6/SR1END1 INT_L_X8Y7/LOGIC_OUTS_L0 INT_L_X8Y7/SR1BEG1 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X8Y7/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y6/INT_L.BYP_ALT5->>BYP_L5 INT_L_X8Y6/INT_L.SR1END1->>BYP_ALT5 INT_L_X8Y7/INT_L.LOGIC_OUTS_L0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[hsize]__0[2] - 
wires: CLBLM_L_X8Y6/CLBLM_BYP2 CLBLM_L_X8Y6/CLBLM_ER1BEG2 CLBLM_L_X8Y6/CLBLM_L_CX CLBLM_L_X8Y6/CLBLM_SW2A1 CLBLM_L_X8Y7/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y7/CLBLM_L_BQ CLBLM_R_X7Y6/CLBLM_ER1BEG2 CLBLM_R_X7Y6/CLBLM_SW2A1 INT_L_X8Y6/BYP_ALT2 INT_L_X8Y6/BYP_L2 INT_L_X8Y6/ER1END2 INT_L_X8Y6/SW2A1 INT_L_X8Y7/LOGIC_OUTS_L1 INT_L_X8Y7/SW2BEG1 INT_R_X7Y6/ER1BEG2 INT_R_X7Y6/SW2END1 
pips: CLBLM_L_X8Y6/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X8Y7/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y6/INT_L.BYP_ALT2->>BYP_L2 INT_L_X8Y6/INT_L.ER1END2->>BYP_ALT2 INT_L_X8Y7/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X7Y6/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[spii][0][miso]__0 - 
wires: CLBLL_L_X4Y4/CLBLL_BYP5 CLBLL_L_X4Y4/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y4/CLBLL_L_AMUX CLBLL_L_X4Y4/CLBLL_L_BX INT_L_X4Y4/BYP_ALT5 INT_L_X4Y4/BYP_L5 INT_L_X4Y4/FAN_ALT5 INT_L_X4Y4/FAN_BOUNCE5 INT_L_X4Y4/LOGIC_OUTS_L16 
pips: CLBLL_L_X4Y4/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X4Y4/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y4/INT_L.BYP_ALT5->>BYP_L5 INT_L_X4Y4/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y4/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X4Y4/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X7Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3)) , 
NAME: SLICE_X7Y1/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y0/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*(~A4))+((~A3)*A2*A1*A6*A5*(~A4))+((~A3)*A2*A1*(~A6))+((~A3)*A2*(~A1)*A6*A5*(~A4))+((~A3)*A2*(~A1)*(~A6)*A4)+((~A3)*(~A2)*A6)+((~A3)*(~A2)*(~A6)*A5*(~A4)) , 
NAME: SLICE_X7Y0/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y1/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X6Y1/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y0/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*(~A3))+((~A1)*A2*(~A3))+((~A1)*(~A2)*(~A4)*A6*A3) , 
NAME: SLICE_X7Y0/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y1/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X7Y1/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y0/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A5)+(A4*(~A2)*A6*A5*A1)+(A4*(~A2)*(~A6)*(~A5))+((~A4)*A3*(~A2)*A6*A5*A1)+((~A4)*(~A3)*A2*A6)+((~A4)*(~A3)*A2*(~A6)*A5)+((~A4)*(~A3)*(~A2)*A6*A5*A1)+((~A4)*(~A3)*(~A2)*(~A6)*(~A5)) , 
NAME: SLICE_X7Y0/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y1/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A3*A5)+(A2*A6*(~A4)*A1*A3)+(A2*A6*(~A4)*A1*(~A3)*A5)+(A2*A6*(~A4)*(~A1)*(~A3)*A5)+(A2*(~A6)*A4*A3*A5)+(A2*(~A6)*A4*(~A3))+(A2*(~A6)*(~A4)*A1*A3)+(A2*(~A6)*(~A4)*A1*(~A3)*A5)+(A2*(~A6)*(~A4)*(~A1)*(~A3)*A5)+((~A2)*A4*A3*A5)+((~A2)*(~A4)*A1*A3)+((~A2)*(~A4)*A1*(~A3)*A5)+((~A2)*(~A4)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X6Y1/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A4)*A1*(~A5))+(A2*(~A6)*A3*(~A4)*A1*(~A5))+(A2*(~A6)*(~A3)*A4)+(A2*(~A6)*(~A3)*(~A4)*A1)+(A2*(~A6)*(~A3)*(~A4)*(~A1)*A5)+((~A2)*A6*A4*A5)+((~A2)*A6*(~A4)*A1)+((~A2)*A6*(~A4)*(~A1)*A5)+((~A2)*(~A6)*A3*A4*A5)+((~A2)*(~A6)*A3*(~A4)*A1)+((~A2)*(~A6)*A3*(~A4)*(~A1)*A5)+((~A2)*(~A6)*(~A3)*A4)+((~A2)*(~A6)*(~A3)*(~A4)*A1)+((~A2)*(~A6)*(~A3)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X6Y1/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y5/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A4)+((~A5)*(~A4)*A2)+((~A5)*(~A4)*(~A2)*A3)+((~A5)*(~A4)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X6Y5/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y1/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A2)*(~A3))+((~A4)) , 
NAME: SLICE_X8Y1/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*(~A4)*A1)) , 
NAME: SLICE_X6Y3/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+(A6*(~A3)*A5*A4)+(A6*(~A3)*A5*(~A4)*A2)+(A6*(~A3)*(~A5)*(~A4)*A2)+((~A6)*A1*A3*A4)+((~A6)*A1*(~A3)*A5*A4)+((~A6)*A1*(~A3)*A5*(~A4)*A2)+((~A6)*A1*(~A3)*(~A5)*(~A4)*A2)+((~A6)*(~A1)*(~A3)*A5*A4)+((~A6)*(~A1)*(~A3)*A5*(~A4)*A2)+((~A6)*(~A1)*(~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X6Y3/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y3/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X6Y3/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6)+(A4*(~A5)*A1*A6)+(A4*(~A5)*A1*(~A6)*(~A2))+(A4*(~A5)*(~A1)*(~A6)*(~A2))+((~A4)*A3*A5*A6)+((~A4)*A3*(~A5)*A1*A6)+((~A4)*A3*(~A5)*A1*(~A6)*(~A2))+((~A4)*A3*(~A5)*(~A1)*(~A6)*(~A2))+((~A4)*(~A3)*(~A5)*A1*A6)+((~A4)*(~A3)*(~A5)*A1*(~A6)*(~A2))+((~A4)*(~A3)*(~A5)*(~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X8Y3/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A3)*A4)+(A2*(~A6)*A1*(~A3)*A4)+(A2*(~A6)*(~A1)*A3)+(A2*(~A6)*(~A1)*(~A3)*A4)+((~A2)*A5*A6*(~A3)*A4)+((~A2)*A5*(~A6)*A1*(~A3)*A4)+((~A2)*A5*(~A6)*(~A1)*A3)+((~A2)*A5*(~A6)*(~A1)*(~A3)*A4)+((~A2)*(~A5)*A6*A3)+((~A2)*(~A5)*A6*(~A3)*A4)+((~A2)*(~A5)*(~A6)*A1*(~A3)*A4)+((~A2)*(~A5)*(~A6)*(~A1)*A3)+((~A2)*(~A5)*(~A6)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X8Y3/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A4*A6)+(A3*(~A2)*(~A4)*A1*A6)+((~A3)*(~A2)*A4*A6)+((~A3)*(~A2)*(~A4)*A1*A6) , 
NAME: SLICE_X9Y3/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A2)*(~A1)*A5)) , 
NAME: SLICE_X9Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y1/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y1/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y1/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y1/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y1/A5FF - 
CLASS: bel, 
NAME: SLICE_X7Y1/A5FF, 
TYPE: FF_INIT, 

SLICE_X6Y1/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X6Y1/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X6Y3/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y3/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y3/A5FF - 
CLASS: bel, 
NAME: SLICE_X6Y3/A5FF, 
TYPE: FF_INIT, 

SLICE_X3Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A3)+((~A1)*(~A2)*A3) , 
NAME: SLICE_X3Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6)) , 
NAME: SLICE_X11Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)) , 
NAME: SLICE_X10Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X11Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)) , 
NAME: SLICE_X3Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)) , 
NAME: SLICE_X2Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X0Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X0Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X0Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)) , 
NAME: SLICE_X0Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X9Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X10Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3)) , 
NAME: SLICE_X11Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2)+((~A3)*(~A6)*A2) , 
NAME: SLICE_X9Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)) , 
NAME: SLICE_X11Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X1Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X1Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X2Y9/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))) , 
NAME: SLICE_X5Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X11Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X11Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)) , 
NAME: SLICE_X10Y6/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)) , 
NAME: SLICE_X9Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)) , 
NAME: SLICE_X1Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y6/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X9Y6/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X5Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)) , 
NAME: SLICE_X3Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6)+((~A3)*(~A1)*A6) , 
NAME: SLICE_X10Y4/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X1Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A2)+((~A4)*(~A5)*A2) , 
NAME: SLICE_X3Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X3Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A5)+((~A4)*(~A2)*A5) , 
NAME: SLICE_X0Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y8/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2)) , 
NAME: SLICE_X5Y8/C5LUT, 
TYPE: LUT5, 

SLICE_X11Y8/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)) , 
NAME: SLICE_X11Y8/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A4*A2)+(A5*(~A3)*(~A4))+((~A5)*(~A3)*A4*A2) , 
NAME: SLICE_X4Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3*A2)+(A5*(~A1)*(~A3))+((~A5)*(~A1)*A3*A2) , 
NAME: SLICE_X9Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A5*A2)+(A4*(~A1)*(~A5))+((~A4)*(~A1)*A5*A2) , 
NAME: SLICE_X8Y7/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A5*A3)+(A2*(~A1)*(~A5))+((~A2)*(~A1)*A5*A3) , 
NAME: SLICE_X8Y7/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A3*A2)+(A4*(~A6)*(~A3))+((~A4)*(~A6)*A3*A2) , 
NAME: SLICE_X6Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A3)+(A4*(~A2)*(~A6))+((~A4)*(~A2)*A6*A3) , 
NAME: SLICE_X5Y9/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6*A5)+(A2*(~A4)*(~A6))+((~A2)*(~A4)*A6*A5) , 
NAME: SLICE_X4Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A3*A1)+(A4*(~A6)*(~A3))+((~A4)*(~A6)*A3*A1) , 
NAME: SLICE_X6Y6/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3*A6)+(A2*(~A4)*(~A3))+((~A2)*(~A4)*A3*A6) , 
NAME: SLICE_X8Y5/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A5*A3)+(A6*(~A4)*(~A5))+((~A6)*(~A4)*A5*A3) , 
NAME: SLICE_X8Y5/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3*A4)+(A1*(~A6)*(~A3))+((~A1)*(~A6)*A3*A4) , 
NAME: SLICE_X8Y4/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3*A4)+(A6*(~A1)*(~A3))+((~A6)*(~A1)*A3*A4) , 
NAME: SLICE_X8Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A5*A3)+(A2*(~A6)*(~A5))+((~A2)*(~A6)*A5*A3) , 
NAME: SLICE_X9Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A5*A3)+(A2*(~A6)*(~A5))+((~A2)*(~A6)*A5*A3) , 
NAME: SLICE_X8Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A1*A2)+(A3*(~A5)*(~A1))+((~A3)*(~A5)*A1*A2) , 
NAME: SLICE_X8Y7/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A6*(~A2))+(A4*A3*(~A5)*A1*A6*(~A2))+(A4*A3*(~A5)*(~A1))+(A4*(~A3)*A6*(~A2))+((~A4)*A6*(~A2)) , 
NAME: SLICE_X3Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3))+((~A2)*(~A6)*A3*A1) , 
NAME: SLICE_X8Y4/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A5*A1)+(A4*(~A6)*(~A5))+((~A4)*(~A6)*A5*A1) , 
NAME: SLICE_X9Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A4)*(~A5)*A1*A6)+(A2*A3*(~A4)*(~A5)*(~A1)) , 
NAME: SLICE_X7Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A1*A5)+(A3*(~A4)*(~A1))+((~A3)*(~A4)*A1*A5) , 
NAME: SLICE_X9Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A1*A2)+(A5*(~A4)*(~A1))+((~A5)*(~A4)*A1*A2) , 
NAME: SLICE_X9Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A1)+(A3*(~A4)*(~A6))+((~A3)*(~A4)*A6*A1) , 
NAME: SLICE_X4Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6*A1)+(A2*(~A4)*(~A6))+((~A2)*(~A4)*A6*A1) , 
NAME: SLICE_X4Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2))+((~A3)*(~A4)*A2*A5) , 
NAME: SLICE_X6Y8/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y9/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A4*A6)+(A5*(~A3)*(~A4))+((~A5)*(~A3)*A4*A6) , 
NAME: SLICE_X6Y9/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y9/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3*A5)+(A6*(~A2)*(~A3))+((~A6)*(~A2)*A3*A5) , 
NAME: SLICE_X9Y9/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y2/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A2))+(A3*(~A4)*A2)+((~A3)*A1*A4)+((~A3)*A1*(~A4)*A2)+((~A3)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X2Y2/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*(~A3))+(A1*A4*(~A6)*A3)+(A1*(~A4)*A6)+(A1*(~A4)*(~A6)*A3)+((~A1)*A4*A3)+((~A1)*(~A4)*A6)+((~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X2Y2/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A1*A4*(~A3))+(A6*A5*A2*A1*(~A4)*A3)+(A6*A5*A2*(~A1)*(~A4)*A3)+(A6*A5*(~A2)*A1*A3)+(A6*A5*(~A2)*(~A1)*(~A4)*A3)+(A6*(~A5)*A1*A3)+(A6*(~A5)*(~A1)*(~A4)*A3)+((~A6)*A5*A2*A1*A4*(~A3))+((~A6)*A5*A2*A1*(~A4)*A3)+((~A6)*A5*A2*(~A1)*A4)+((~A6)*A5*A2*(~A1)*(~A4)*A3)+((~A6)*A5*(~A2)*A1*A3)+((~A6)*A5*(~A2)*(~A1)*A4)+((~A6)*A5*(~A2)*(~A1)*(~A4)*A3)+((~A6)*(~A5)*A1*A3)+((~A6)*(~A5)*(~A1)*A4)+((~A6)*(~A5)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X3Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y2/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A3)+(A2*A5*(~A6)*A4*A3)+(A2*A5*(~A6)*(~A4))+(A2*(~A5)*A3)+((~A2)*A6*A4*A1)+((~A2)*A6*A4*(~A1)*A3)+((~A2)*A6*(~A4)*A3)+((~A2)*(~A6)*A3) , 
NAME: SLICE_X5Y2/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A4)) , 
NAME: SLICE_X2Y4/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+(A3*(~A4)*(~A5)*A2)+((~A3)*(~A4)*(~A5)*A2)) , 
NAME: SLICE_X10Y6/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+(A3*(~A4)*(~A5)*A1)+((~A3)*(~A4)*(~A5)*A1)) , 
NAME: SLICE_X10Y6/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+(A2*(~A3)*(~A4)*A1)+((~A2)*(~A3)*(~A4)*A1)) , 
NAME: SLICE_X9Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+(A2*(~A1)*(~A5)*A4)+((~A2)*(~A1)*(~A5)*A4)) , 
NAME: SLICE_X4Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+(A5*(~A1)*(~A2)*A3)+((~A5)*(~A1)*(~A2)*A3)) , 
NAME: SLICE_X4Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+(A3*(~A1)*(~A4)*A2)+((~A3)*(~A1)*(~A4)*A2)) , 
NAME: SLICE_X5Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A1)+((~A3)*(~A2)*A1) , 
NAME: SLICE_X0Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A5)+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X9Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y6/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*(~A2)*A4) , 
NAME: SLICE_X9Y6/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A5)+((~A1)*(~A4)*A5)) , 
NAME: SLICE_X9Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X9Y8/B5LUT, 
TYPE: LUT5, 

SLICE_X2Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*(~A3)*A5)) , 
NAME: SLICE_X2Y8/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X2Y8/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X4Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5)) , 
NAME: SLICE_X4Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y8/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A2*A1*A3)+(A5*A4*A2*(~A1))+(A5*A4*(~A2)*A1*A3)+(A5*(~A4)*A1*A3)+(A5*(~A4)*(~A1))+((~A5)*A4*A2*A1*A3)+((~A5)*A4*A2*(~A1))+((~A5)*A4*(~A2)*A1*A3)+((~A5)*(~A4)*A1*A3)) , 
NAME: SLICE_X5Y8/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y8/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A4*A2*A3)+(A1*A5*A4*(~A2))+(A1*A5*(~A4)*A2*A3)+(A1*(~A5)*A2*A3)+(A1*(~A5)*(~A2))+((~A1)*A5*A4*A2*A3)+((~A1)*A5*A4*(~A2))+((~A1)*A5*(~A4)*A2*A3)+((~A1)*(~A5)*A2*A3)) , 
NAME: SLICE_X9Y8/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y6/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A3*A4*A1)+(A2*A5*A3*(~A4))+(A2*A5*(~A3)*A4*A1)+(A2*(~A5)*A4*A1)+(A2*(~A5)*(~A4))+((~A2)*A5*A3*A4*A1)+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A4*A1)+((~A2)*(~A5)*A4*A1) , 
NAME: SLICE_X10Y6/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y6/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*A3*A4*A2)+(A1*A5*A3*(~A4))+(A1*A5*(~A3)*A4*A2)+(A1*(~A5)*A4*A2)+(A1*(~A5)*(~A4))+((~A1)*A5*A3*A4*A2)+((~A1)*A5*A3*(~A4))+((~A1)*A5*(~A3)*A4*A2)+((~A1)*(~A5)*A4*A2) , 
NAME: SLICE_X10Y6/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A2*A3*A5)+(A1*A4*A2*(~A3))+(A1*A4*(~A2)*A3*A5)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3))+((~A1)*A4*A2*A3*A5)+((~A1)*A4*A2*(~A3))+((~A1)*A4*(~A2)*A3*A5)+((~A1)*(~A4)*A3*A5) , 
NAME: SLICE_X9Y8/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2*A1*A3)+(A4*A5*A2*(~A1))+(A4*A5*(~A2)*A1*A3)+(A4*(~A5)*A1*A3)+(A4*(~A5)*(~A1))+((~A4)*A5*A2*A1*A3)+((~A4)*A5*A2*(~A1))+((~A4)*A5*(~A2)*A1*A3)+((~A4)*(~A5)*A1*A3) , 
NAME: SLICE_X4Y8/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A5*A1*A4)+(A3*A2*A5*(~A1))+(A3*A2*(~A5)*A1*A4)+(A3*(~A2)*A1*A4)+(A3*(~A2)*(~A1))+((~A3)*A2*A5*A1*A4)+((~A3)*A2*A5*(~A1))+((~A3)*A2*(~A5)*A1*A4)+((~A3)*(~A2)*A1*A4) , 
NAME: SLICE_X4Y8/B5LUT, 
TYPE: LUT5, 

SLICE_X3Y6/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)*(~A1)*(~A2)*A5*A3) , 
NAME: SLICE_X3Y6/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y8/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A3*A1*A5)+(A2*A4*A3*(~A1))+(A2*A4*(~A3)*A1*A5)+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1))+((~A2)*A4*A3*A1*A5)+((~A2)*A4*A3*(~A1))+((~A2)*A4*(~A3)*A1*A5)+((~A2)*(~A4)*A1*A5) , 
NAME: SLICE_X5Y8/A5LUT, 
TYPE: LUT5, 

SLICE_X4Y7/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2))+((~A1)) , 
NAME: SLICE_X4Y7/D5LUT, 
TYPE: LUT5, 

SLICE_X5Y8/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A4)+(A2*(~A1)*(~A4)*A5)+((~A2)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X5Y8/B5LUT, 
TYPE: LUT5, 

SLICE_X9Y8/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+(A4*(~A2)*(~A5)*A1)+((~A4)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X9Y8/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)*A4)+(A5*(~A2)*(~A4)*A6*A3)+(A5*(~A2)*(~A4)*A6*(~A3)*A1)+(A5*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X7Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*A4*A5*A6)+((~A3)*A4*(~A5)*A1*A6)+((~A3)*A4*(~A5)*(~A1)*A2)+((~A3)*A4*(~A5)*(~A1)*(~A2)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X9Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A6)+(A5*A1*(~A3))+(A5*(~A1)*A6)+((~A5)*A2*A6)+((~A5)*(~A2)*A4*A1*A3*A6)+((~A5)*(~A2)*A4*A1*(~A3))+((~A5)*(~A2)*A4*(~A1)*A6)+((~A5)*(~A2)*(~A4)*A1*A3*A6)+((~A5)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X9Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A4*A3)+(A6*A5*A2*(~A4)*A1)+(A6*A5*A2*(~A4)*(~A1)*A3)+(A6*A5*(~A2)*A3)+(A6*(~A5)*A3)+((~A6)*A3) , 
NAME: SLICE_X9Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A1)+((~A5)*(~A4)*(~A1)*A3*A2*(~A6))+((~A5)*(~A4)*(~A1)*A3*(~A2))+((~A5)*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X3Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)) , 
NAME: SLICE_X10Y4/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y5/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A4)+((~A1)*(~A4)*A5) , 
NAME: SLICE_X6Y5/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X11Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A5)+(A4*A2*A3*(~A5)*A6)+(A4*A2*A3*(~A5)*(~A6)*A1)+(A4*A2*(~A3)*A5*A1)+(A4*A2*(~A3)*(~A5)*A6)+(A4*A2*(~A3)*(~A5)*(~A6)*A1)+(A4*(~A2)*A3*A5)+(A4*(~A2)*A3*(~A5)*(~A6)*A1)+(A4*(~A2)*(~A3)*A5*A1)+(A4*(~A2)*(~A3)*(~A5)*(~A6)*A1)+((~A4)*A2*A3*(~A5)*A6)+((~A4)*A2*A3*(~A5)*(~A6)*A1)+((~A4)*A2*(~A3)*A5*A1)+((~A4)*A2*(~A3)*(~A5)*A6)+((~A4)*A2*(~A3)*(~A5)*(~A6)*A1)+((~A4)*(~A2)*A3*(~A5)*(~A6)*A1)+((~A4)*(~A2)*(~A3)*A5*A1)+((~A4)*(~A2)*(~A3)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X11Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y3/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A3)+(A2*A1*(~A3)*(~A4)*(~A5))+(A2*(~A1))+((~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X6Y3/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X3Y3/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*(~A2))+(A5*(~A3))+((~A5)) , 
NAME: SLICE_X3Y3/B5LUT, 
TYPE: LUT5, 

SLICE_X11Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*(~A1)*(~A4))+((~A2)*A6*A3*A5)+((~A2)*A6*(~A3)*A5)+((~A2)*A6*(~A3)*(~A5)*(~A1)*(~A4))+((~A2)*(~A6)*A5)+((~A2)*(~A6)*(~A5)*(~A1)*(~A4)) , 
NAME: SLICE_X11Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A2*A5*A6*(~A1))+((~A3)*A2*A5*(~A6))+((~A3)*A2*(~A5)*A6*(~A1))+((~A3)*(~A2)*A5) , 
NAME: SLICE_X10Y3/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*(~A3)*A6)+(A4*(~A3)*(~A6)*(~A5)*(~A2))+((~A4)*A1*A3*A6)+((~A4)*A1*(~A3)*A6)+((~A4)*A1*(~A3)*(~A6)*(~A5)*(~A2))+((~A4)*(~A1)*A6)+((~A4)*(~A1)*(~A6)*(~A5)*(~A2)) , 
NAME: SLICE_X10Y3/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+((~A4)*A1*A5)+((~A4)*A1*(~A5)*A2)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X11Y3/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1) , 
NAME: SLICE_X6Y4/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A6*A5)+(A4*A2*A1*A6*(~A5)*A3)+(A4*A2*A1*(~A6)*A3)+(A4*A2*(~A1)*A3)+(A4*(~A2)*A3)+((~A4)*A2*A1*A6*(~A5)*A3)+((~A4)*A2*A1*(~A6)*A3)+((~A4)*A2*(~A1)*A3)+((~A4)*(~A2)*A3) , 
NAME: SLICE_X6Y4/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*A5)+(A2*A1*A4*(~A5)*A3)+(A2*A1*(~A4)*A3)+(A2*(~A1)*A3)+((~A2)*A1*A4*(~A5)*A3)+((~A2)*A1*(~A4)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X4Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y5/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A4*A3)+(A2*A5*A4*(~A3)*A1)+(A2*A5*(~A4)*A1)+(A2*(~A5)*A1)+((~A2)*A5*A4*(~A3)*A1)+((~A2)*A5*(~A4)*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X4Y5/B5LUT, 
TYPE: LUT5, 

SLICE_X7Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A6)+(A1*(~A5)*(~A6)*A3)+((~A1)*A4*A5)+((~A1)*A4*(~A5)*A6)+((~A1)*A4*(~A5)*(~A6)*A3)+((~A1)*(~A4)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X7Y2/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1)+(A4*A2*A3*(~A1)*A5)+(A4*A2*(~A3)*A5)+((~A4)*A6*A2*A5)+((~A4)*(~A6)*A2*A3*A1)+((~A4)*(~A6)*A2*A3*(~A1)*A5)+((~A4)*(~A6)*A2*(~A3)*A5) , 
NAME: SLICE_X10Y2/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y2/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A6*A1*A5)+(A4*(~A3)*(~A2)*A6*A1)+(A4*(~A3)*(~A2)*A6*(~A1)*(~A5))+(A4*(~A3)*(~A2)*(~A6)*(~A5))+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*(~A2)*A6*A1)+((~A4)*(~A3)*(~A2)*A6*(~A1)*(~A5))+((~A4)*(~A3)*(~A2)*(~A6)*(~A5)) , 
NAME: SLICE_X7Y2/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y2/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A3)+(A1*(~A2)*A5*(~A3))+(A1*(~A2)*(~A5)*A4*(~A3))+((~A1)*A6*A2)+((~A1)*A6*(~A2)*A5*(~A3))+((~A1)*A6*(~A2)*(~A5)*A4*(~A3))+((~A1)*(~A6)*A2*A4)+((~A1)*(~A6)*A2*(~A4)*A3)+((~A1)*(~A6)*(~A2)*A5*(~A3))+((~A1)*(~A6)*(~A2)*(~A5)*A4*(~A3)) , 
NAME: SLICE_X10Y2/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y2/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A6*A4)+(A1*(~A3)*(~A5)*A6)+(A1*(~A3)*(~A5)*(~A6)*(~A4))+((~A1)*A2*A3*A5)+((~A1)*A2*A3*(~A5)*A6*A4)+((~A1)*A2*(~A3)*(~A5)*A6)+((~A1)*A2*(~A3)*(~A5)*(~A6)*(~A4))+((~A1)*(~A2)*A3*A5)+((~A1)*(~A2)*A3*(~A5)*A4)+((~A1)*(~A2)*(~A3)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A5)*(~A6)*(~A4)) , 
NAME: SLICE_X10Y2/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y2/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3)+((~A6)*(~A3)*A1)+((~A6)*(~A3)*(~A1)*A4*(~A5))+((~A6)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X10Y2/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A1*A3*(~A2))+(A5*A6*(~A4)*A1*A3*(~A2))+(A5*A6*(~A4)*(~A1)*(~A2))+(A5*(~A6)*A1*A3*(~A2))+((~A5)*A1*A3*(~A2)) , 
NAME: SLICE_X11Y2/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y4/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*(~A3)) , 
NAME: SLICE_X6Y4/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2)+((~A1)*A5*A4*A6)+((~A1)*A5*A4*(~A6)*A2)+((~A1)*A5*(~A4))+((~A1)*(~A5)*A6)+((~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X4Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*(~A2))+(A3*A4*(~A6)*A1)+(A3*A4*(~A6)*(~A1)*A5)+(A3*A4*(~A6)*(~A1)*(~A5)*(~A2))+(A3*(~A4)*A1)+(A3*(~A4)*(~A1)*A5)+(A3*(~A4)*(~A1)*(~A5)*(~A2))+((~A3)*A1)+((~A3)*(~A1)*A5)+((~A3)*(~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X3Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A1*A6)+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A1*A6) , 
NAME: SLICE_X4Y4/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*(~A1)*A3)+(A6*A2*(~A4)*(~A5)*(~A1)*A3)+(A6*(~A2)*(~A1)*A3)+((~A6)*A2*A4*(~A1)*A3)+((~A6)*A2*(~A4)*(~A5))+((~A6)*(~A2)*A4*(~A1)*A3)+((~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X4Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5))+((~A2)*A3*A6*A1*(~A5))+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)*A4*(~A5))+((~A2)*A3*(~A6)*(~A4)*A1*(~A5))+((~A2)*A3*(~A6)*(~A4)*(~A1))+((~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X4Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A5))+(A3*(~A4))+((~A3))) , 
NAME: SLICE_X4Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)) , 
NAME: SLICE_X2Y5/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A5)+(A6*A1*(~A2)*(~A5)*A3)+(A6*(~A1)*A4)+(A6*(~A1)*(~A4)*A2)+(A6*(~A1)*(~A4)*(~A2)*A5)+(A6*(~A1)*(~A4)*(~A2)*(~A5)*A3)+((~A6)*A1*(~A2)*(~A5)*A3)+((~A6)*(~A1)*(~A4)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X3Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*(~A5)*A3)+((~A6)*(~A1)*A4*A2*(~A5)*A3) , 
NAME: SLICE_X4Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A3)+(A4*A5*A6*(~A3)*A2)+(A4*A5*(~A6)*A2)+(A4*(~A5)*A2)+((~A4)*A5*A6*(~A3)*A2)+((~A4)*A5*(~A6)*A2)+((~A4)*(~A5)*A2) , 
NAME: SLICE_X3Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*(~A3)*(~A4)) , 
NAME: SLICE_X7Y3/C6LUT, 
TYPE: LUT6, 

SLICE_X2Y3/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A2*(~A4)*A3) , 
NAME: SLICE_X2Y3/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)*(~A2)*A1*A6*A5) , 
NAME: SLICE_X5Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3) , 
NAME: SLICE_X6Y4/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A6)*A3)+(A1*(~A2)*A4*A5)+(A1*(~A2)*A4*(~A5)*(~A6)*A3)+(A1*(~A2)*(~A4)*(~A6)*A3)+((~A1)*A2*A3)+((~A1)*(~A2)*A4*A5)+((~A1)*(~A2)*A4*(~A5)*A3)+((~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X5Y2/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A1)) , 
NAME: SLICE_X8Y2/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y3/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A1*(~A2)*A5) , 
NAME: SLICE_X4Y3/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6*(~A2))+(A3*A5*(~A6)*(~A2)*A4)+(A3*A5*(~A6)*(~A2)*(~A4)*(~A1))+(A3*(~A5)*A6*(~A2)*(~A1))+(A3*(~A5)*(~A6)*(~A2)*A4)+(A3*(~A5)*(~A6)*(~A2)*(~A4)*(~A1))+((~A3)*A5*A6*(~A2)*A1)+((~A3)*A5*(~A6)*(~A2)*A4)+((~A3)*A5*(~A6)*(~A2)*(~A4)*(~A1))+((~A3)*(~A5)*(~A6)*(~A2)*A4)+((~A3)*(~A5)*(~A6)*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X5Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*(~A1))+(A4*A5*(~A3)*(~A1)*A6)+(A4*A5*(~A3)*(~A1)*(~A6)*(~A2))+(A4*(~A5)*A3*(~A1)*(~A2))+(A4*(~A5)*(~A3)*(~A1)*A6)+(A4*(~A5)*(~A3)*(~A1)*(~A6)*(~A2))+((~A4)*A5*A3*(~A1)*A2)+((~A4)*A5*(~A3)*(~A1)*A6)+((~A4)*A5*(~A3)*(~A1)*(~A6)*(~A2))+((~A4)*(~A5)*(~A3)*(~A1)*A6)+((~A4)*(~A5)*(~A3)*(~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X7Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y6/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A6)*A4)+(A3*A1*A5*(~A6)*(~A4)*A2)+(A3*A1*(~A5)*(~A6)*A4*(~A2))+(A3*A1*(~A5)*(~A6)*(~A4)*A2)+(A3*(~A1)*A5*(~A6)*A2)+(A3*(~A1)*(~A5)*(~A6)*(~A4)*A2)+((~A3)*A1*A5*(~A6)*A4)+((~A3)*A1*(~A5)*(~A6)*A4*(~A2))+((~A3)*(~A1)*A5*(~A6)*A4*A2) , 
NAME: SLICE_X7Y6/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y7/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A5)) , 
NAME: SLICE_X5Y7/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A1)*A6*A2)+(A5*A4*(~A1)*(~A6))+(A5*(~A4)*(~A1)*(~A6))+((~A5)*A4*(~A1)*A6*A2)+((~A5)*A4*(~A1)*(~A6)*(~A2))+((~A5)*(~A4)*(~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X7Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y7/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A2)+((~A3)*(~A2)*A5)+((~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X7Y7/A5LUT, 
TYPE: LUT5, 

SLICE_X5Y7/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*A5*(~A6)) , 
NAME: SLICE_X5Y7/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y7/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A3)*(~A2)*A5*A6) , 
NAME: SLICE_X5Y7/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A5*(~A2)*A4*A3*(~A1))+((~A6)*A5*(~A2)*(~A4)) , 
NAME: SLICE_X5Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A5*A2*A3)+(A6*A1*(~A4)*A5*(~A2))+(A6*A1*(~A4)*(~A5)*A3)+(A6*(~A1)*A5*A2*A3)+(A6*(~A1)*A5*(~A2))+(A6*(~A1)*(~A5)*A3)+((~A6)*A1*A4)+((~A6)*A1*(~A4)*A5*A2*A3)+((~A6)*A1*(~A4)*(~A5)*A3)+((~A6)*(~A1)*A5*A2*A3)+((~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X5Y4/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y2/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X8Y2/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X5Y4/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A5*A2) , 
NAME: SLICE_X5Y4/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A1)+(A6*(~A3)*(~A1)*A5)+(A6*(~A3)*(~A1)*(~A5)*A4)+(A6*(~A3)*(~A1)*(~A5)*(~A4)*(~A2))+((~A6)*(~A3)*A1)+((~A6)*(~A3)*(~A1)*A5)+((~A6)*(~A3)*(~A1)*(~A5)*A4)+((~A6)*(~A3)*(~A1)*(~A5)*(~A4)*(~A2)) , 
NAME: SLICE_X7Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A4*A3*(~A2))+((~A5)*A4*(~A3))+((~A5)*(~A4)*A6*A3*(~A2))+((~A5)*(~A4)*A6*(~A3))+((~A5)*(~A4)*(~A6)*A1*A3*(~A2))+((~A5)*(~A4)*(~A6)*A1*(~A3))+((~A5)*(~A4)*(~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X7Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A6)+(A4*(~A1)*(~A6)*A5)+(A4*(~A1)*(~A6)*(~A5)*(~A2))+((~A4)*(~A1)*A6)+((~A4)*(~A1)*(~A6)*A5)+((~A4)*(~A1)*(~A6)*(~A5)*(~A2)) , 
NAME: SLICE_X5Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*(~A5)*(~A2))+((~A1)*A3*A6*A5*A2)+((~A1)*A3*A6*(~A5)*(~A2))+((~A1)*A3*(~A6))+((~A1)*(~A3)*A4*A6*A5*A2)+((~A1)*(~A3)*A4*A6*(~A5)*(~A2))+((~A1)*(~A3)*A4*(~A6))+((~A1)*(~A3)*(~A4)*A6*A5*A2)+((~A1)*(~A3)*(~A4)*A6*(~A5)*(~A2)) , 
NAME: SLICE_X6Y5/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A2*A5*A4)+(A1*(~A3)*A2*A5*(~A4)*A6)+(A1*(~A3)*A2*(~A5)*A6)+((~A1)*(~A3)*A2*A5*A4)+((~A1)*(~A3)*A2*A5*(~A4)*A6)+((~A1)*(~A3)*A2*(~A5)*A6) , 
NAME: SLICE_X7Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*A4*A2)+((~A5)*A4*(~A2)*(~A3))+((~A5)*(~A4)*A6*A1*A2)+((~A5)*(~A4)*A6*A1*(~A2)*(~A3))+((~A5)*(~A4)*A6*(~A1)*A2*A3)+((~A5)*(~A4)*(~A6)*A2*A3) , 
NAME: SLICE_X7Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X6Y5/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A3*A2)+(A6*(~A4)*(~A1)*A3*A2)+((~A6)*A4*A5*A1)+((~A6)*A4*A5*(~A1)*A3*A2)+((~A6)*A4*(~A5)*A1*A2)+((~A6)*A4*(~A5)*(~A1)*A3*A2)+((~A6)*(~A4)*A5*(~A1)*A3*A2)+((~A6)*(~A4)*(~A5)*A1*A2)+((~A6)*(~A4)*(~A5)*(~A1)*A3*A2) , 
NAME: SLICE_X5Y5/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y5/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+(A3*(~A5)*(~A2)*A1)+((~A3)*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X6Y5/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A4)+((~A2)*(~A4)*A5)+((~A2)*(~A4)*(~A5)*A3)+((~A2)*(~A4)*(~A5)*(~A3)*A1)) , 
NAME: SLICE_X6Y5/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y4/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2))+(A4*(~A3)*A5*A1*(~A2))+(A4*(~A3)*A5*(~A1)*A2)+(A4*(~A3)*(~A5)*(~A1)*A2)+((~A4)*A3*(~A1)*(~A2))+((~A4)*(~A3)*A5*A1*(~A2))+((~A4)*(~A3)*A5*(~A1)*A2)+((~A4)*(~A3)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X5Y4/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y5/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A4*A2*A3)+(A1*(~A5)*A4*A2*(~A3)*A6)+((~A1)*(~A5)*A4*A2*A3)+((~A1)*(~A5)*A4*A2*(~A3)*A6) , 
NAME: SLICE_X5Y5/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y5/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*A4*A3*A6)+((~A2)*A4*A3*(~A6)*A1)+((~A2)*A4*(~A3)*A5*A6)+((~A2)*A4*(~A3)*A5*(~A6)*A1)+((~A2)*A4*(~A3)*(~A5)*A1)+((~A2)*(~A4)*A3*A6*(~A1))+((~A2)*(~A4)*(~A3)*A5*A6*(~A1)) , 
NAME: SLICE_X5Y5/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+((~A3)*A4*A5)+((~A3)*A4*(~A5)*A2)+((~A3)*A4*(~A5)*(~A2)*A1)+((~A3)*(~A4)*(~A5)*(~A2)*(~A1))) , 
NAME: SLICE_X6Y5/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y5/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*(~A6)) , 
NAME: SLICE_X10Y5/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y1/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A4)+(A5*A1*A3*(~A4)*A6)+(A5*A1*A3*(~A4)*(~A6)*A2)+(A5*A1*(~A3)*A4*A2)+(A5*A1*(~A3)*(~A4)*A6)+(A5*A1*(~A3)*(~A4)*(~A6)*A2)+(A5*(~A1)*A3*A4)+(A5*(~A1)*A3*(~A4)*(~A6)*A2)+(A5*(~A1)*(~A3)*A4*A2)+(A5*(~A1)*(~A3)*(~A4)*(~A6)*A2)+((~A5)*A1*A3*(~A4)*A6)+((~A5)*A1*A3*(~A4)*(~A6)*A2)+((~A5)*A1*(~A3)*A4*A2)+((~A5)*A1*(~A3)*(~A4)*A6)+((~A5)*A1*(~A3)*(~A4)*(~A6)*A2)+((~A5)*(~A1)*A3*(~A4)*(~A6)*A2)+((~A5)*(~A1)*(~A3)*A4*A2)+((~A5)*(~A1)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X7Y1/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*(~A5)*(~A2)*(~A3)*A4)) , 
NAME: SLICE_X8Y1/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y3/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A5)*(~A4)*A6)+((~A2)*A1*A3*(~A5)*(~A4)*A6) , 
NAME: SLICE_X6Y3/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y1/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5)+((~A6)*A3)+((~A6)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X8Y1/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y1/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A1)+(A6*(~A2)*A4*A5)+(A6*(~A2)*A4*(~A5)*A1)+(A6*(~A2)*(~A4)*A3)+(A6*(~A2)*(~A4)*(~A3)*A5)+(A6*(~A2)*(~A4)*(~A3)*(~A5)*A1)+((~A6)*A2*A5*(~A1))+((~A6)*(~A2)*A4*A5*(~A1))+((~A6)*(~A2)*(~A4)*A3*(~A1))+((~A6)*(~A2)*(~A4)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X7Y1/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y1/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A5)+(A4*A2*(~A1))+(A4*(~A2)*A1*A5)+((~A4)*A3*A1)+((~A4)*A3*(~A1)*A5)+((~A4)*(~A3)*A2*A6*A1)+((~A4)*(~A3)*A2*A6*(~A1)*A5)+((~A4)*(~A3)*A2*(~A6)*(~A1)*A5)+((~A4)*(~A3)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X7Y1/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y1/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1)+(A5*A4*(~A1)*A6)+(A5*(~A4)*A2*A1)+(A5*(~A4)*A2*(~A1)*A6)+(A5*(~A4)*(~A2)*A3)+(A5*(~A4)*(~A2)*(~A3)*A1)+(A5*(~A4)*(~A2)*(~A3)*(~A1)*A6)+((~A5)*A4*A1*(~A6))+((~A5)*(~A4)*A2*A1*(~A6))+((~A5)*(~A4)*(~A2)*A3*(~A6))+((~A5)*(~A4)*(~A2)*(~A3)*A1*(~A6)) , 
NAME: SLICE_X8Y1/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y1/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A6)+(A3*A1*(~A4))+(A3*(~A1)*A5*A4)+(A3*(~A1)*A5*(~A4)*A6)+(A3*(~A1)*(~A5)*(~A4)*A6)+((~A3)*A1*A4*A6)+((~A3)*(~A1)*A5*A4)+((~A3)*(~A1)*A5*(~A4)*A6)+((~A3)*(~A1)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X8Y1/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y1/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*(~A3))+((~A2)*A5*A6)+((~A2)*A5*(~A6)*A1*(~A3))+((~A2)*(~A5)*(~A4)*A6)+((~A2)*(~A5)*(~A4)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X5Y1/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+((~A1)*A3)+((~A1)*(~A3)*A4)) , 
NAME: SLICE_X5Y1/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y2/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A2)*(~A1)*(~A3)*(~A5)) , 
NAME: SLICE_X8Y2/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y2/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A5)+(A1*(~A3)*(~A5)*A6*(~A4))+(A1*(~A3)*(~A5)*(~A6))+((~A1)) , 
NAME: SLICE_X8Y2/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y1/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*A5)+((~A1)*A2*(~A5)*A3)+((~A1)*(~A2)*A5*A3)+((~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X6Y1/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y1/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A2)+(A3*(~A1)*A5*(~A2)*A6)+(A3*(~A1)*(~A5)*(~A2)*A6)+((~A3)*(~A1)*A5*A2)+((~A3)*(~A1)*A5*(~A2)*A6)+((~A3)*(~A1)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X5Y1/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y1/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X2Y1/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y4/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A2)*A3*A4) , 
NAME: SLICE_X9Y4/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y7/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3)*(~A2)*(~A5))) , 
NAME: SLICE_X7Y7/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y3/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3)*A2*(~A4))+(A5*(~A3)*(~A2))+((~A5)*A6*A1*A3*A4)+((~A5)*A6*A1*(~A3)*A2*(~A4))+((~A5)*A6*A1*(~A3)*(~A2))+((~A5)*A6*(~A1)*A3)+((~A5)*A6*(~A1)*(~A3)*A2*(~A4))+((~A5)*A6*(~A1)*(~A3)*(~A2))+((~A5)*(~A6)*A3)+((~A5)*(~A6)*(~A3)*A2*(~A4))+((~A5)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X7Y3/D6LUT, 
TYPE: LUT6, 

SLICE_X2Y1/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A2*A6)+(A4*A1*(~A5)*A2*(~A6)*A3)+(A4*A1*(~A5)*(~A2)*(~A6)*A3)+(A4*(~A1)*A2*A6)+(A4*(~A1)*A2*(~A6)*A3)+(A4*(~A1)*(~A2)*(~A6)*A3)+((~A4)*A1*(~A5)*A2*A6)+((~A4)*A1*(~A5)*A2*(~A6)*A3)+((~A4)*A1*(~A5)*(~A2)*(~A6)*A3)+((~A4)*(~A1)*A2*A6)+((~A4)*(~A1)*A2*(~A6)*A3)+((~A4)*(~A1)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X2Y1/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X1Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*A6)+(A5*A2*(~A4))+(A5*(~A2)*A1*(~A4)*A6)+(A5*(~A2)*(~A1)*A6)+((~A5)*A3*A2*A4*A6)+((~A5)*A3*A2*(~A4))+((~A5)*A3*(~A2)*A1*(~A4)*A6)+((~A5)*A3*(~A2)*(~A1)*A6)+((~A5)*(~A3)*A2*A4*A6)+((~A5)*(~A3)*(~A2)*A1*(~A4)*A6)+((~A5)*(~A3)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X1Y1/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y4/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X10Y4/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)) , 
NAME: SLICE_X4Y2/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A4)*(~A1)*A5)) , 
NAME: SLICE_X4Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X2Y4/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A3*A5*A2) , 
NAME: SLICE_X2Y4/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X2Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A5))+(A2*(~A1)*(~A4)*(~A5))+((~A2)*A1*A4*(~A5))) , 
NAME: SLICE_X2Y1/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y5/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2)+(A3*A1*(~A4)*A5*A2)+(A3*(~A1)*A2)+((~A3)*A1*A4*A2)+((~A3)*A1*(~A4)*A5*A2)+((~A3)*A1*(~A4)*(~A5))+((~A3)*(~A1)*A2) , 
NAME: SLICE_X3Y5/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A6)*(~A5)) , 
NAME: SLICE_X10Y3/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A2*A5)+(A4*A3*(~A2)*(~A5))+(A4*(~A3)*A1*(~A5))+(A4*(~A3)*(~A1)*A2*A5)+(A4*(~A3)*(~A1)*(~A2)*(~A5))+((~A4)*A3*A2*A5)+((~A4)*(~A3)*(~A1)*A2*A5)) , 
NAME: SLICE_X6Y3/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A4*A3)+(A6*A2*(~A5)*A4*(~A3)*(~A1))+(A6*A2*(~A5)*(~A4))+(A6*(~A2))+((~A6)*A2*A5)+((~A6)*A2*(~A5)*A4*A3)+((~A6)*A2*(~A5)*A4*(~A3)*(~A1))+((~A6)*A2*(~A5)*(~A4))+((~A6)*(~A2)*A4*A3)+((~A6)*(~A2)*A4*(~A3)*(~A1))+((~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X5Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5)+(A4*A2*(~A5)*A3*A1)+(A4*A2*(~A5)*A3*(~A1)*A6)+(A4*A2*(~A5)*(~A3)*(~A1)*A6)+(A4*(~A2)*A5*A1)+(A4*(~A2)*(~A5)*A3*A1)+(A4*(~A2)*(~A5)*A3*(~A1)*A6)+(A4*(~A2)*(~A5)*(~A3)*(~A1)*A6)+((~A4)*A2*A5*(~A1))+((~A4)*A2*(~A5)*A3*A1)+((~A4)*A2*(~A5)*A3*(~A1)*A6)+((~A4)*A2*(~A5)*(~A3)*(~A1)*A6)+((~A4)*(~A2)*(~A5)*A3*A1)+((~A4)*(~A2)*(~A5)*A3*(~A1)*A6)+((~A4)*(~A2)*(~A5)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X4Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y2/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A5*A6)+(A1*A2*(~A4)*A5*(~A6)*A3)+(A1*A2*(~A4)*(~A5)*(~A6)*A3)+(A1*(~A2)*A5*A6)+(A1*(~A2)*A5*(~A6)*A3)+(A1*(~A2)*(~A5)*(~A6)*A3)+((~A1)*A2*(~A4)*A5*A6)+((~A1)*A2*(~A4)*A5*(~A6)*A3)+((~A1)*A2*(~A4)*(~A5)*(~A6)*A3)+((~A1)*(~A2)*A5*A6)+((~A1)*(~A2)*A5*(~A6)*A3)+((~A1)*(~A2)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X5Y2/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y4/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A4*A3)+(A5*(~A2)*A4*(~A3)*A6)+(A5*(~A2)*(~A4)*A6)+((~A5)*(~A2)*A4*A3)+((~A5)*(~A2)*A4*(~A3)*A6)+((~A5)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X5Y4/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y3/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*(~A5)*A4)+((~A1)*A3*A6)+((~A1)*A3*(~A6)*A5*A2)+((~A1)*A3*(~A6)*(~A5)*A4)+((~A1)*(~A3)*(~A6)*A5*A2)+((~A1)*(~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X5Y3/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y1/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X5Y1/A5LUT, 
TYPE: LUT5, 

SLICE_X2Y2/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A1*A3)+(A2*A4*(~A5)*A1*(~A3)*A6)+(A2*A4*(~A5)*(~A1)*(~A3)*A6)+(A2*(~A4)*A5*A3)+(A2*(~A4)*(~A5)*A1*A3)+(A2*(~A4)*(~A5)*A1*(~A3)*A6)+(A2*(~A4)*(~A5)*(~A1)*(~A3)*A6)+((~A2)*A4*A5*(~A3))+((~A2)*A4*(~A5)*A1*A3)+((~A2)*A4*(~A5)*A1*(~A3)*A6)+((~A2)*A4*(~A5)*(~A1)*(~A3)*A6)+((~A2)*(~A4)*(~A5)*A1*A3)+((~A2)*(~A4)*(~A5)*A1*(~A3)*A6)+((~A2)*(~A4)*(~A5)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X2Y2/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X0Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A1*A3)+(A2*A4*(~A5)*A1*(~A3)*A6)+(A2*A4*(~A5)*(~A1)*(~A3)*A6)+(A2*(~A4)*A1*A3)+(A2*(~A4)*A1*(~A3)*A6)+(A2*(~A4)*(~A1)*(~A3)*A6)+((~A2)*A4*(~A5)*A1*A3)+((~A2)*A4*(~A5)*A1*(~A3)*A6)+((~A2)*A4*(~A5)*(~A1)*(~A3)*A6)+((~A2)*(~A4)*A1*A3)+((~A2)*(~A4)*A1*(~A3)*A6)+((~A2)*(~A4)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X0Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A5)+(A4*A3*(~A1))+(A4*(~A3)*A2*A1)+(A4*(~A3)*A2*(~A1)*A5)+(A4*(~A3)*(~A2)*A5)+((~A4)*A6*A3*A1*A5)+((~A4)*A6*A3*(~A1))+((~A4)*A6*(~A3)*A2*A1)+((~A4)*A6*(~A3)*A2*(~A1)*A5)+((~A4)*A6*(~A3)*(~A2)*A5)+((~A4)*(~A6)*A3*A1*A5)+((~A4)*(~A6)*(~A3)*A2*A1)+((~A4)*(~A6)*(~A3)*A2*(~A1)*A5)+((~A4)*(~A6)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X1Y2/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y2/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A5*A4) , 
NAME: SLICE_X1Y2/B6LUT, 
TYPE: LUT6, 

SLICE_X0Y3/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*(~A1))+(A4*(~A2)*(~A3)*(~A1))+((~A4)*A2*A3*(~A1)) , 
NAME: SLICE_X0Y3/A5LUT, 
TYPE: LUT5, 

SLICE_X0Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4)) , 
NAME: SLICE_X0Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5)+(A4*A2*(~A5)*A1*A3)+(A4*A2*(~A5)*A1*(~A3)*A6)+(A4*A2*(~A5)*(~A1)*(~A3)*A6)+(A4*(~A2)*A5*A3)+(A4*(~A2)*(~A5)*A1*A3)+(A4*(~A2)*(~A5)*A1*(~A3)*A6)+(A4*(~A2)*(~A5)*(~A1)*(~A3)*A6)+((~A4)*A2*A5*(~A3))+((~A4)*A2*(~A5)*A1*A3)+((~A4)*A2*(~A5)*A1*(~A3)*A6)+((~A4)*A2*(~A5)*(~A1)*(~A3)*A6)+((~A4)*(~A2)*(~A5)*A1*A3)+((~A4)*(~A2)*(~A5)*A1*(~A3)*A6)+((~A4)*(~A2)*(~A5)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X3Y1/A6LUT, 
TYPE: LUT6, 

SLICE_X0Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1)+(A5*A4*(~A1)*A2*A6)+(A5*A4*(~A1)*A2*(~A6)*A3)+(A5*A4*(~A1)*(~A2)*(~A6)*A3)+(A5*(~A4)*A2*A6)+(A5*(~A4)*A2*(~A6)*A3)+(A5*(~A4)*(~A2)*(~A6)*A3)+((~A5)*A4*(~A1)*A2*A6)+((~A5)*A4*(~A1)*A2*(~A6)*A3)+((~A5)*A4*(~A1)*(~A2)*(~A6)*A3)+((~A5)*(~A4)*A2*A6)+((~A5)*(~A4)*A2*(~A6)*A3)+((~A5)*(~A4)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X0Y2/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A6)+(A3*A1*(~A2))+(A3*(~A1)*A4*(~A2)*A6)+(A3*(~A1)*(~A4)*A6)+((~A3)*A5*A1*A2*A6)+((~A3)*A5*A1*(~A2))+((~A3)*A5*(~A1)*A4*(~A2)*A6)+((~A3)*A5*(~A1)*(~A4)*A6)+((~A3)*(~A5)*A1*A2*A6)+((~A3)*(~A5)*(~A1)*A4*(~A2)*A6)+((~A3)*(~A5)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X1Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X1Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*A1*A5) , 
NAME: SLICE_X1Y3/C6LUT, 
TYPE: LUT6, 

SLICE_X1Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A3))+(A4*(~A2)*(~A5)*(~A3))+((~A4)*A2*A5*(~A3))) , 
NAME: SLICE_X1Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X1Y3/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A4)+((~A2)*(~A5)*A4) , 
NAME: SLICE_X1Y3/A5LUT, 
TYPE: LUT5, 

SLICE_X3Y1/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A4*A3)+(A6*A1*(~A5)*A4*(~A3)*A2)+(A6*A1*(~A5)*(~A4)*(~A3)*A2)+(A6*(~A1)*A5*A3)+(A6*(~A1)*(~A5)*A4*A3)+(A6*(~A1)*(~A5)*A4*(~A3)*A2)+(A6*(~A1)*(~A5)*(~A4)*(~A3)*A2)+((~A6)*A1*A5*(~A3))+((~A6)*A1*(~A5)*A4*A3)+((~A6)*A1*(~A5)*A4*(~A3)*A2)+((~A6)*A1*(~A5)*(~A4)*(~A3)*A2)+((~A6)*(~A1)*(~A5)*A4*A3)+((~A6)*(~A1)*(~A5)*A4*(~A3)*A2)+((~A6)*(~A1)*(~A5)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X3Y1/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y1/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A4*A3)+(A1*A2*(~A6)*A4*(~A3)*A5)+(A1*A2*(~A6)*(~A4)*(~A3)*A5)+(A1*(~A2)*A4*A3)+(A1*(~A2)*A4*(~A3)*A5)+(A1*(~A2)*(~A4)*(~A3)*A5)+((~A1)*A2*(~A6)*A4*A3)+((~A1)*A2*(~A6)*A4*(~A3)*A5)+((~A1)*A2*(~A6)*(~A4)*(~A3)*A5)+((~A1)*(~A2)*A4*A3)+((~A1)*(~A2)*A4*(~A3)*A5)+((~A1)*(~A2)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X4Y1/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y0/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A4)+(A3*A6*(~A2))+(A3*(~A6)*A5*A2)+(A3*(~A6)*A5*(~A2)*A4)+(A3*(~A6)*(~A5)*A4)+((~A3)*A1*A6*A2*A4)+((~A3)*A1*A6*(~A2))+((~A3)*A1*(~A6)*A5*A2)+((~A3)*A1*(~A6)*A5*(~A2)*A4)+((~A3)*A1*(~A6)*(~A5)*A4)+((~A3)*(~A1)*A6*A2*A4)+((~A3)*(~A1)*(~A6)*A5*A2)+((~A3)*(~A1)*(~A6)*A5*(~A2)*A4)+((~A3)*(~A1)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X4Y0/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y2/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*A4*A1) , 
NAME: SLICE_X3Y2/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y0/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A2))+(A1*(~A4)*(~A5)*(~A2))+((~A1)*A4*A5*(~A2))) , 
NAME: SLICE_X4Y0/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y0/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X4Y0/A5LUT, 
TYPE: LUT5, 

SLICE_X3Y1/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A3*A2)+(A1*A5*(~A6)*A3*(~A2)*A4)+(A1*A5*(~A6)*(~A3)*(~A2)*A4)+(A1*(~A5)*A6*A2)+(A1*(~A5)*(~A6)*A3*A2)+(A1*(~A5)*(~A6)*A3*(~A2)*A4)+(A1*(~A5)*(~A6)*(~A3)*(~A2)*A4)+((~A1)*A5*A6*(~A2))+((~A1)*A5*(~A6)*A3*A2)+((~A1)*A5*(~A6)*A3*(~A2)*A4)+((~A1)*A5*(~A6)*(~A3)*(~A2)*A4)+((~A1)*(~A5)*(~A6)*A3*A2)+((~A1)*(~A5)*(~A6)*A3*(~A2)*A4)+((~A1)*(~A5)*(~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X3Y1/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y2/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*A2*(~A3)*A6*A5)+(A4*A2*(~A3)*A6*(~A5)*A1)+(A4*A2*(~A3)*(~A6)*(~A5)*A1)+(A4*(~A2)*A6*A5)+(A4*(~A2)*A6*(~A5)*A1)+(A4*(~A2)*(~A6)*(~A5)*A1)+((~A4)*A2*(~A3)*A6*A5)+((~A4)*A2*(~A3)*A6*(~A5)*A1)+((~A4)*A2*(~A3)*(~A6)*(~A5)*A1)+((~A4)*(~A2)*A6*A5)+((~A4)*(~A2)*A6*(~A5)*A1)+((~A4)*(~A2)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X3Y2/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4)+(A6*A3*(~A5))+(A6*(~A3)*A2*(~A5)*A4)+(A6*(~A3)*(~A2)*A4)+((~A6)*A1*A3*A5*A4)+((~A6)*A1*A3*(~A5))+((~A6)*A1*(~A3)*A2*(~A5)*A4)+((~A6)*A1*(~A3)*(~A2)*A4)+((~A6)*(~A1)*A3*A5*A4)+((~A6)*(~A1)*(~A3)*A2*(~A5)*A4)+((~A6)*(~A1)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X3Y3/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y3/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A2*A3) , 
NAME: SLICE_X3Y3/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A5))+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*(~A5))) , 
NAME: SLICE_X3Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y3/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X3Y3/A5LUT, 
TYPE: LUT5, 

SLICE_X3Y1/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A1*A2)+(A3*A5*(~A6)*A1*(~A2)*A4)+(A3*A5*(~A6)*(~A1)*(~A2)*A4)+(A3*(~A5)*A6*A2)+(A3*(~A5)*(~A6)*A1*A2)+(A3*(~A5)*(~A6)*A1*(~A2)*A4)+(A3*(~A5)*(~A6)*(~A1)*(~A2)*A4)+((~A3)*A5*A6*(~A2))+((~A3)*A5*(~A6)*A1*A2)+((~A3)*A5*(~A6)*A1*(~A2)*A4)+((~A3)*A5*(~A6)*(~A1)*(~A2)*A4)+((~A3)*(~A5)*(~A6)*A1*A2)+((~A3)*(~A5)*(~A6)*A1*(~A2)*A4)+((~A3)*(~A5)*(~A6)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X3Y1/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y1/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A3*A5)+(A4*A2*(~A6)*A3*(~A5)*A1)+(A4*A2*(~A6)*(~A3)*(~A5)*A1)+(A4*(~A2)*A3*A5)+(A4*(~A2)*A3*(~A5)*A1)+(A4*(~A2)*(~A3)*(~A5)*A1)+((~A4)*A2*(~A6)*A3*A5)+((~A4)*A2*(~A6)*A3*(~A5)*A1)+((~A4)*A2*(~A6)*(~A3)*(~A5)*A1)+((~A4)*(~A2)*A3*A5)+((~A4)*(~A2)*A3*(~A5)*A1)+((~A4)*(~A2)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X4Y1/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y0/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A5)+(A3*A1*(~A4))+(A3*(~A1)*A2*(~A4)*A5)+(A3*(~A1)*(~A2)*A5)+((~A3)*A6*A1*A4*A5)+((~A3)*A6*A1*(~A4))+((~A3)*A6*(~A1)*A2*(~A4)*A5)+((~A3)*A6*(~A1)*(~A2)*A5)+((~A3)*(~A6)*A1*A4*A5)+((~A3)*(~A6)*(~A1)*A2*(~A4)*A5)+((~A3)*(~A6)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X4Y0/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y2/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A6*A3) , 
NAME: SLICE_X3Y2/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y0/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A2))+(A1*(~A3)*(~A5)*(~A2))+((~A1)*A3*A5*(~A2))) , 
NAME: SLICE_X4Y0/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y0/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X4Y0/B5LUT, 
TYPE: LUT5, 

SLICE_X2Y1/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A1*A2)+(A6*A4*(~A3)*A1*(~A2)*A5)+(A6*A4*(~A3)*(~A1)*(~A2)*A5)+(A6*(~A4)*A3*A2)+(A6*(~A4)*(~A3)*A1*A2)+(A6*(~A4)*(~A3)*A1*(~A2)*A5)+(A6*(~A4)*(~A3)*(~A1)*(~A2)*A5)+((~A6)*A4*A3*(~A2))+((~A6)*A4*(~A3)*A1*A2)+((~A6)*A4*(~A3)*A1*(~A2)*A5)+((~A6)*A4*(~A3)*(~A1)*(~A2)*A5)+((~A6)*(~A4)*(~A3)*A1*A2)+((~A6)*(~A4)*(~A3)*A1*(~A2)*A5)+((~A6)*(~A4)*(~A3)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X2Y1/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X5Y2/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X5Y2/D6LUT, 
TYPE: LUT6, 

SLICE_X2Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A4*A6)+(A3*A2*(~A5)*A4*(~A6)*A1)+(A3*A2*(~A5)*(~A4)*(~A6)*A1)+(A3*(~A2)*A4*A6)+(A3*(~A2)*A4*(~A6)*A1)+(A3*(~A2)*(~A4)*(~A6)*A1)+((~A3)*A2*(~A5)*A4*A6)+((~A3)*A2*(~A5)*A4*(~A6)*A1)+((~A3)*A2*(~A5)*(~A4)*(~A6)*A1)+((~A3)*(~A2)*A4*A6)+((~A3)*(~A2)*A4*(~A6)*A1)+((~A3)*(~A2)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X2Y3/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4)+(A5*A2*(~A3))+(A5*(~A2)*A6*(~A3)*A4)+(A5*(~A2)*(~A6)*A4)+((~A5)*A1*A2*A3*A4)+((~A5)*A1*A2*(~A3))+((~A5)*A1*(~A2)*A6*(~A3)*A4)+((~A5)*A1*(~A2)*(~A6)*A4)+((~A5)*(~A1)*A2*A3*A4)+((~A5)*(~A1)*(~A2)*A6*(~A3)*A4)+((~A5)*(~A1)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X2Y3/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y3/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A2*A4)) , 
NAME: SLICE_X3Y3/B6LUT, 
TYPE: LUT6, 

SLICE_X2Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A2))+(A1*(~A4)*(~A5)*(~A2))+((~A1)*A4*A5*(~A2))) , 
NAME: SLICE_X2Y3/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X2Y3/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X2Y3/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X7Y3/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A5*A4*A6)+((~A2)*A5*(~A4)*A6*A3)+((~A2)*A5*(~A4)*A6*(~A3)*A1) , 
NAME: SLICE_X7Y3/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y3/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)*(~A1))+((~A2)) , 
NAME: SLICE_X5Y3/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y7/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y7/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y8/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y8/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y8/DFF - 
CLASS: bel, 
NAME: SLICE_X7Y8/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y5/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y5/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y5/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y5/DFF, 
TYPE: REG_INIT, 

SLICE_X4Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y7/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y7/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y9/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y9/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y2/CFF - 
CLASS: bel, 
NAME: SLICE_X2Y2/CFF, 
TYPE: REG_INIT, 

SLICE_X2Y2/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y2/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y3/A5FF - 
CLASS: bel, 
NAME: SLICE_X5Y3/A5FF, 
TYPE: FF_INIT, 

SLICE_X3Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X0Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X0Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y6/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y6/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y8/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y8/B5FF, 
TYPE: FF_INIT, 

SLICE_X2Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y8/A5FF - 
CLASS: bel, 
NAME: SLICE_X2Y8/A5FF, 
TYPE: FF_INIT, 

SLICE_X4Y8/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y8/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y8/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y8/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y6/A5FF - 
CLASS: bel, 
NAME: SLICE_X10Y6/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y6/B5FF - 
CLASS: bel, 
NAME: SLICE_X10Y6/B5FF, 
TYPE: FF_INIT, 

SLICE_X9Y8/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y8/A5FF, 
TYPE: FF_INIT, 

SLICE_X4Y8/A5FF - 
CLASS: bel, 
NAME: SLICE_X4Y8/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y6/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y6/CFF, 
TYPE: REG_INIT, 

SLICE_X4Y8/B5FF - 
CLASS: bel, 
NAME: SLICE_X4Y8/B5FF, 
TYPE: FF_INIT, 

SLICE_X5Y8/A5FF - 
CLASS: bel, 
NAME: SLICE_X5Y8/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y6/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y6/CFF, 
TYPE: REG_INIT, 

SLICE_X1Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y8/B5FF - 
CLASS: bel, 
NAME: SLICE_X5Y8/B5FF, 
TYPE: FF_INIT, 

SLICE_X9Y8/C5FF - 
CLASS: bel, 
NAME: SLICE_X9Y8/C5FF, 
TYPE: FF_INIT, 

SLICE_X7Y3/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y3/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y3/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X9Y3/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X6Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y9/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y9/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y6/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y6/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y6/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y6/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y6/A5FF - 
CLASS: bel, 
NAME: SLICE_X8Y6/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y6/B5FF - 
CLASS: bel, 
NAME: SLICE_X8Y6/B5FF, 
TYPE: FF_INIT, 

SLICE_X10Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y5/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y5/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y8/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y8/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y7/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y7/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y8/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y8/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y9/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y9/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y5/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y5/DFF, 
TYPE: REG_INIT, 

SLICE_X6Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y5/A5FF - 
CLASS: bel, 
NAME: SLICE_X3Y5/A5FF, 
TYPE: FF_INIT, 

SLICE_X7Y2/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y2/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y7/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y7/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y3/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y3/CFF, 
TYPE: REG_INIT, 

SLICE_X1Y3/AFF - 
CLASS: bel, 
NAME: SLICE_X1Y3/AFF, 
TYPE: REG_INIT, 

SLICE_X1Y3/BFF - 
CLASS: bel, 
NAME: SLICE_X1Y3/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y3/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y3/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y2/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y2/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X2Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y7/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y7/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y7/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y7/AFF, 
TYPE: REG_INIT, 

SLICE_X2Y7/CFF - 
CLASS: bel, 
NAME: SLICE_X2Y7/CFF, 
TYPE: REG_INIT, 

SLICE_X2Y3/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y3/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y3/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y3/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y4/A5FF - 
CLASS: bel, 
NAME: SLICE_X3Y4/A5FF, 
TYPE: FF_INIT, 

SLICE_X5Y4/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y4/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y5/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y5/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y5/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y5/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y5/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y5/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y3/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y3/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y6/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y6/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y6/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y6/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y6/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y6/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y4/A5FF - 
CLASS: bel, 
NAME: SLICE_X5Y4/A5FF, 
TYPE: FF_INIT, 

SLICE_X5Y4/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y4/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y1/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y1/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y1/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y1/DFF, 
TYPE: REG_INIT, 

SLICE_X5Y1/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y1/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y5/CFF - 
CLASS: bel, 
NAME: SLICE_X3Y5/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y3/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y3/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y3/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y3/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y3/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y3/BFF, 
TYPE: REG_INIT, 

SLICE_X2Y2/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y2/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y1/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y1/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y1/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y1/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y1/CFF - 
CLASS: bel, 
NAME: SLICE_X3Y1/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y1/DFF - 
CLASS: bel, 
NAME: SLICE_X3Y1/DFF, 
TYPE: REG_INIT, 

SLICE_X2Y1/BFF - 
CLASS: bel, 
NAME: SLICE_X2Y1/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y3/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y3/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y3/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y3/CFF, 
TYPE: REG_INIT, 

