{
  "DSAGenNodes" : {
    "Switch_3" : {
      "ConfigBitEncode" : {
        "Enabled" : [ 0, 0 ],
        "SwitchRouting$_0_SubNet_0" : [ 3, 1 ],
        "SwitchRouting$_0_SubNet_1" : [ 6, 4 ],
        "SwitchRouting$_0_SubNet_2" : [ 9, 7 ],
        "SwitchRouting$_0_SubNet_3" : [ 12, 10 ],
        "SwitchRouting$_0_SubNet_4" : [ 15, 13 ],
        "SwitchRouting$_0_SubNet_5" : [ 18, 16 ],
        "SwitchRouting$_0_SubNet_6" : [ 21, 19 ],
        "SwitchRouting$_0_SubNet_7" : [ 24, 22 ],
        "SwitchRouting$_1_SubNet_0" : [ 27, 25 ],
        "SwitchRouting$_1_SubNet_1" : [ 30, 28 ],
        "SwitchRouting$_1_SubNet_2" : [ 33, 31 ],
        "SwitchRouting$_1_SubNet_3" : [ 36, 34 ],
        "SwitchRouting$_1_SubNet_4" : [ 39, 37 ],
        "SwitchRouting$_1_SubNet_5" : [ 42, 40 ],
        "SwitchRouting$_1_SubNet_6" : [ 45, 43 ],
        "SwitchRouting$_1_SubNet_7" : [ 48, 46 ],
        "SwitchRouting$_2_SubNet_0" : [ 51, 49 ],
        "SwitchRouting$_2_SubNet_1" : [ 54, 52 ],
        "SwitchRouting$_2_SubNet_2" : [ 57, 55 ],
        "SwitchRouting$_2_SubNet_3" : [ 60, 58 ],
        "SwitchRouting$_2_SubNet_4" : [ 63, 61 ],
        "SwitchRouting$_2_SubNet_5" : [ 66, 64 ],
        "SwitchRouting$_2_SubNet_6" : [ 69, 67 ],
        "SwitchRouting$_2_SubNet_7" : [ 72, 70 ],
        "SwitchRouting$_3_SubNet_0" : [ 75, 73 ],
        "SwitchRouting$_3_SubNet_1" : [ 78, 76 ],
        "SwitchRouting$_3_SubNet_2" : [ 81, 79 ],
        "SwitchRouting$_3_SubNet_3" : [ 84, 82 ],
        "SwitchRouting$_3_SubNet_4" : [ 87, 85 ],
        "SwitchRouting$_3_SubNet_5" : [ 90, 88 ],
        "SwitchRouting$_3_SubNet_6" : [ 93, 91 ],
        "SwitchRouting$_3_SubNet_7" : [ 96, 94 ],
        "SwitchRouting$_4_SubNet_0" : [ 99, 97 ],
        "SwitchRouting$_4_SubNet_1" : [ 102, 100 ],
        "SwitchRouting$_4_SubNet_2" : [ 105, 103 ],
        "SwitchRouting$_4_SubNet_3" : [ 108, 106 ],
        "SwitchRouting$_4_SubNet_4" : [ 111, 109 ],
        "SwitchRouting$_4_SubNet_5" : [ 114, 112 ],
        "SwitchRouting$_4_SubNet_6" : [ 117, 115 ],
        "SwitchRouting$_4_SubNet_7" : [ 120, 118 ],
        "SwitchRouting$_5_SubNet_0" : [ 123, 121 ],
        "SwitchRouting$_5_SubNet_1" : [ 126, 124 ],
        "SwitchRouting$_5_SubNet_2" : [ 129, 127 ],
        "SwitchRouting$_5_SubNet_3" : [ 132, 130 ],
        "SwitchRouting$_5_SubNet_4" : [ 135, 133 ],
        "SwitchRouting$_5_SubNet_5" : [ 138, 136 ],
        "SwitchRouting$_5_SubNet_6" : [ 141, 139 ],
        "SwitchRouting$_5_SubNet_7" : [ 144, 142 ]
      },
      "dsagen2.comp.config.CompKeys$CompNode$" : {
        "predicated" : true,
        "compBits" : 64,
        "comment" : "",
        "parameterClassName" : "dsagen2.comp.config.CompNodeParameters",
        "compUnitBits" : 8,
        "nodeType" : "Switch",
        "nodeId" : 3,
        "supportNodeActive" : true
      },
      "dsagen2.comp.config.CompKeys$OutputBuffer$" : {
        "outputBufferDepth" : 2,
        "parameterClassName" : "dsagen2.comp.config.common.CompNodeOutputBufferParameters",
        "staticOutputBuffer" : true
      },
      "dsagen2.comp.config.CompKeys$SwitchRouting$" : {
        "initFullMatrix" : [ ],
        "parameterClassName" : "dsagen2.comp.config.switch.SWRoutingParameters",
        "initIndividualMatrix" : [ ]
      }
    },
    "Switch_2" : {
      "ConfigBitEncode" : {
        "Enabled" : [ 0, 0 ],
        "SwitchRouting$_0_SubNet_0" : [ 3, 1 ],
        "SwitchRouting$_0_SubNet_1" : [ 6, 4 ],
        "SwitchRouting$_0_SubNet_2" : [ 9, 7 ],
        "SwitchRouting$_0_SubNet_3" : [ 12, 10 ],
        "SwitchRouting$_0_SubNet_4" : [ 15, 13 ],
        "SwitchRouting$_0_SubNet_5" : [ 18, 16 ],
        "SwitchRouting$_0_SubNet_6" : [ 21, 19 ],
        "SwitchRouting$_0_SubNet_7" : [ 24, 22 ],
        "SwitchRouting$_1_SubNet_0" : [ 27, 25 ],
        "SwitchRouting$_1_SubNet_1" : [ 30, 28 ],
        "SwitchRouting$_1_SubNet_2" : [ 33, 31 ],
        "SwitchRouting$_1_SubNet_3" : [ 36, 34 ],
        "SwitchRouting$_1_SubNet_4" : [ 39, 37 ],
        "SwitchRouting$_1_SubNet_5" : [ 42, 40 ],
        "SwitchRouting$_1_SubNet_6" : [ 45, 43 ],
        "SwitchRouting$_1_SubNet_7" : [ 48, 46 ],
        "SwitchRouting$_2_SubNet_0" : [ 51, 49 ],
        "SwitchRouting$_2_SubNet_1" : [ 54, 52 ],
        "SwitchRouting$_2_SubNet_2" : [ 57, 55 ],
        "SwitchRouting$_2_SubNet_3" : [ 60, 58 ],
        "SwitchRouting$_2_SubNet_4" : [ 63, 61 ],
        "SwitchRouting$_2_SubNet_5" : [ 66, 64 ],
        "SwitchRouting$_2_SubNet_6" : [ 69, 67 ],
        "SwitchRouting$_2_SubNet_7" : [ 72, 70 ],
        "SwitchRouting$_3_SubNet_0" : [ 75, 73 ],
        "SwitchRouting$_3_SubNet_1" : [ 78, 76 ],
        "SwitchRouting$_3_SubNet_2" : [ 81, 79 ],
        "SwitchRouting$_3_SubNet_3" : [ 84, 82 ],
        "SwitchRouting$_3_SubNet_4" : [ 87, 85 ],
        "SwitchRouting$_3_SubNet_5" : [ 90, 88 ],
        "SwitchRouting$_3_SubNet_6" : [ 93, 91 ],
        "SwitchRouting$_3_SubNet_7" : [ 96, 94 ]
      },
      "dsagen2.comp.config.CompKeys$CompNode$" : {
        "predicated" : true,
        "compBits" : 64,
        "comment" : "",
        "parameterClassName" : "dsagen2.comp.config.CompNodeParameters",
        "compUnitBits" : 8,
        "nodeType" : "Switch",
        "nodeId" : 2,
        "supportNodeActive" : true
      },
      "dsagen2.comp.config.CompKeys$OutputBuffer$" : {
        "outputBufferDepth" : 2,
        "parameterClassName" : "dsagen2.comp.config.common.CompNodeOutputBufferParameters",
        "staticOutputBuffer" : true
      },
      "dsagen2.comp.config.CompKeys$SwitchRouting$" : {
        "initFullMatrix" : [ ],
        "parameterClassName" : "dsagen2.comp.config.switch.SWRoutingParameters",
        "initIndividualMatrix" : [ ]
      }
    },
    "Switch_1" : {
      "ConfigBitEncode" : {
        "Enabled" : [ 0, 0 ],
        "SwitchRouting$_0_SubNet_0" : [ 3, 1 ],
        "SwitchRouting$_0_SubNet_1" : [ 6, 4 ],
        "SwitchRouting$_0_SubNet_2" : [ 9, 7 ],
        "SwitchRouting$_0_SubNet_3" : [ 12, 10 ],
        "SwitchRouting$_0_SubNet_4" : [ 15, 13 ],
        "SwitchRouting$_0_SubNet_5" : [ 18, 16 ],
        "SwitchRouting$_0_SubNet_6" : [ 21, 19 ],
        "SwitchRouting$_0_SubNet_7" : [ 24, 22 ],
        "SwitchRouting$_1_SubNet_0" : [ 27, 25 ],
        "SwitchRouting$_1_SubNet_1" : [ 30, 28 ],
        "SwitchRouting$_1_SubNet_2" : [ 33, 31 ],
        "SwitchRouting$_1_SubNet_3" : [ 36, 34 ],
        "SwitchRouting$_1_SubNet_4" : [ 39, 37 ],
        "SwitchRouting$_1_SubNet_5" : [ 42, 40 ],
        "SwitchRouting$_1_SubNet_6" : [ 45, 43 ],
        "SwitchRouting$_1_SubNet_7" : [ 48, 46 ],
        "SwitchRouting$_2_SubNet_0" : [ 51, 49 ],
        "SwitchRouting$_2_SubNet_1" : [ 54, 52 ],
        "SwitchRouting$_2_SubNet_2" : [ 57, 55 ],
        "SwitchRouting$_2_SubNet_3" : [ 60, 58 ],
        "SwitchRouting$_2_SubNet_4" : [ 63, 61 ],
        "SwitchRouting$_2_SubNet_5" : [ 66, 64 ],
        "SwitchRouting$_2_SubNet_6" : [ 69, 67 ],
        "SwitchRouting$_2_SubNet_7" : [ 72, 70 ],
        "SwitchRouting$_3_SubNet_0" : [ 75, 73 ],
        "SwitchRouting$_3_SubNet_1" : [ 78, 76 ],
        "SwitchRouting$_3_SubNet_2" : [ 81, 79 ],
        "SwitchRouting$_3_SubNet_3" : [ 84, 82 ],
        "SwitchRouting$_3_SubNet_4" : [ 87, 85 ],
        "SwitchRouting$_3_SubNet_5" : [ 90, 88 ],
        "SwitchRouting$_3_SubNet_6" : [ 93, 91 ],
        "SwitchRouting$_3_SubNet_7" : [ 96, 94 ]
      },
      "dsagen2.comp.config.CompKeys$CompNode$" : {
        "predicated" : true,
        "compBits" : 64,
        "comment" : "",
        "parameterClassName" : "dsagen2.comp.config.CompNodeParameters",
        "compUnitBits" : 8,
        "nodeType" : "Switch",
        "nodeId" : 1,
        "supportNodeActive" : true
      },
      "dsagen2.comp.config.CompKeys$OutputBuffer$" : {
        "outputBufferDepth" : 2,
        "parameterClassName" : "dsagen2.comp.config.common.CompNodeOutputBufferParameters",
        "staticOutputBuffer" : true
      },
      "dsagen2.comp.config.CompKeys$SwitchRouting$" : {
        "initFullMatrix" : [ ],
        "parameterClassName" : "dsagen2.comp.config.switch.SWRoutingParameters",
        "initIndividualMatrix" : [ ]
      }
    },
    "Switch_0" : {
      "ConfigBitEncode" : {
        "Enabled" : [ 0, 0 ],
        "SwitchRouting$_0_SubNet_0" : [ 3, 1 ],
        "SwitchRouting$_0_SubNet_1" : [ 6, 4 ],
        "SwitchRouting$_0_SubNet_2" : [ 9, 7 ],
        "SwitchRouting$_0_SubNet_3" : [ 12, 10 ],
        "SwitchRouting$_0_SubNet_4" : [ 15, 13 ],
        "SwitchRouting$_0_SubNet_5" : [ 18, 16 ],
        "SwitchRouting$_0_SubNet_6" : [ 21, 19 ],
        "SwitchRouting$_0_SubNet_7" : [ 24, 22 ],
        "SwitchRouting$_1_SubNet_0" : [ 27, 25 ],
        "SwitchRouting$_1_SubNet_1" : [ 30, 28 ],
        "SwitchRouting$_1_SubNet_2" : [ 33, 31 ],
        "SwitchRouting$_1_SubNet_3" : [ 36, 34 ],
        "SwitchRouting$_1_SubNet_4" : [ 39, 37 ],
        "SwitchRouting$_1_SubNet_5" : [ 42, 40 ],
        "SwitchRouting$_1_SubNet_6" : [ 45, 43 ],
        "SwitchRouting$_1_SubNet_7" : [ 48, 46 ],
        "SwitchRouting$_2_SubNet_0" : [ 51, 49 ],
        "SwitchRouting$_2_SubNet_1" : [ 54, 52 ],
        "SwitchRouting$_2_SubNet_2" : [ 57, 55 ],
        "SwitchRouting$_2_SubNet_3" : [ 60, 58 ],
        "SwitchRouting$_2_SubNet_4" : [ 63, 61 ],
        "SwitchRouting$_2_SubNet_5" : [ 66, 64 ],
        "SwitchRouting$_2_SubNet_6" : [ 69, 67 ],
        "SwitchRouting$_2_SubNet_7" : [ 72, 70 ],
        "SwitchRouting$_3_SubNet_0" : [ 75, 73 ],
        "SwitchRouting$_3_SubNet_1" : [ 78, 76 ],
        "SwitchRouting$_3_SubNet_2" : [ 81, 79 ],
        "SwitchRouting$_3_SubNet_3" : [ 84, 82 ],
        "SwitchRouting$_3_SubNet_4" : [ 87, 85 ],
        "SwitchRouting$_3_SubNet_5" : [ 90, 88 ],
        "SwitchRouting$_3_SubNet_6" : [ 93, 91 ],
        "SwitchRouting$_3_SubNet_7" : [ 96, 94 ]
      },
      "dsagen2.comp.config.CompKeys$CompNode$" : {
        "predicated" : true,
        "compBits" : 64,
        "comment" : "",
        "parameterClassName" : "dsagen2.comp.config.CompNodeParameters",
        "compUnitBits" : 8,
        "nodeType" : "Switch",
        "nodeId" : 0,
        "supportNodeActive" : true
      },
      "dsagen2.comp.config.CompKeys$OutputBuffer$" : {
        "outputBufferDepth" : 2,
        "parameterClassName" : "dsagen2.comp.config.common.CompNodeOutputBufferParameters",
        "staticOutputBuffer" : true
      },
      "dsagen2.comp.config.CompKeys$SwitchRouting$" : {
        "initFullMatrix" : [ ],
        "parameterClassName" : "dsagen2.comp.config.switch.SWRoutingParameters",
        "initIndividualMatrix" : [ ]
      }
    },
    "ProcessingElement_0" : {
      "ConfigBitEncode" : {
        "Enabled" : [ 0, 0 ],
        "Instruction_0_Valid" : [ 1, 1 ],
        "Instruction_0_OperandSel_0" : [ 4, 2 ],
        "Instruction_0_OperandSel_1" : [ 7, 5 ],
        "Instruction_0_CtrlMode" : [ 9, 8 ],
        "Instruction_0_CtrlInputSel" : [ 12, 10 ],
        "Instruction_0_Opcode" : [ 13, 13 ],
        "Instruction_0_ResultOut_0" : [ 17, 14 ],
        "Instruction_0_ResultReg_0" : [ 18, 18 ],
        "MetaCtrlEntry_0_valid" : [ 19, 19 ],
        "MetaCtrlEntry_0_reuseOperand" : [ 21, 20 ],
        "MetaCtrlEntry_0_discardResult" : [ 22, 22 ],
        "MetaCtrlEntry_0_resetReg" : [ 23, 23 ],
        "MetaCtrlEntry_0_abstain" : [ 24, 24 ],
        "MetaCtrlEntry_1_valid" : [ 25, 25 ],
        "MetaCtrlEntry_1_reuseOperand" : [ 27, 26 ],
        "MetaCtrlEntry_1_discardResult" : [ 28, 28 ],
        "MetaCtrlEntry_1_resetReg" : [ 29, 29 ],
        "MetaCtrlEntry_1_abstain" : [ 30, 30 ],
        "MetaCtrlEntry_2_valid" : [ 31, 31 ],
        "MetaCtrlEntry_2_reuseOperand" : [ 33, 32 ],
        "MetaCtrlEntry_2_discardResult" : [ 34, 34 ],
        "MetaCtrlEntry_2_resetReg" : [ 35, 35 ],
        "MetaCtrlEntry_2_abstain" : [ 36, 36 ],
        "MetaCtrlEntry_3_valid" : [ 37, 37 ],
        "MetaCtrlEntry_3_reuseOperand" : [ 39, 38 ],
        "MetaCtrlEntry_3_discardResult" : [ 40, 40 ],
        "MetaCtrlEntry_3_resetReg" : [ 41, 41 ],
        "MetaCtrlEntry_3_abstain" : [ 42, 42 ]
      },
      "dsagen2.comp.config.CompKeys$CompNode$" : {
        "predicated" : true,
        "compBits" : 64,
        "comment" : "",
        "parameterClassName" : "dsagen2.comp.config.CompNodeParameters",
        "compUnitBits" : 8,
        "nodeType" : "ProcessingElement",
        "nodeId" : 0,
        "supportNodeActive" : true
      },
      "dsagen2.comp.config.CompKeys$OutputBuffer$" : {
        "outputBufferDepth" : 2,
        "parameterClassName" : "dsagen2.comp.config.common.CompNodeOutputBufferParameters",
        "staticOutputBuffer" : false
      },
      "dsagen2.comp.config.CompKeys$RegFile$" : {
        "numReg" : 1,
        "asyncRF" : true,
        "update" : true,
        "parameterClassName" : "dsagen2.comp.config.processing_element.PERegFileParameters",
        "resetRegIdx" : [ 0 ]
      },
      "dsagen2.comp.config.CompKeys$MetaControl$" : {
        "outputLSBCtrl" : true,
        "sizeLUT" : 4,
        "abstain" : true,
        "parameterClassName" : "dsagen2.comp.config.processing_element.PEMetaCtrlParameters",
        "inputLSBCtrl" : true,
        "reuseOperand" : true,
        "resetRegister" : true,
        "discardResult" : true
      },
      "dsagen2.comp.config.CompKeys$DsaOperations$" : {
        "isDynamic" : true,
        "OperationDataTypeSet" : [ "Copy", "Add_I64" ],
        "maxInstRepeatTime" : 0,
        "definedLatency" : 0,
        "parameterClassName" : "dsagen2.comp.config.processing_element.PEDsaOperationParameters",
        "instSlotSize" : 1,
        "maxFifoDepth" : 8
      }
    },
    "DirectMemoryAccess_0" : {
      "dsagen2.mem.config.MemKeys$MemNode$" : {
        "numWrite" : 1,
        "memUnitBits" : 8,
        "numRead" : 1,
        "MaxLength1D" : 8192,
        "parameterClassName" : "dsagen2.mem.config.MemNodeParameters",
        "MaxLength3D" : 32,
        "capacity" : 1099511627776,
        "LinearLength1DStream" : true,
        "NumPendingDMARequest" : 16,
        "LinearPadding" : true,
        "MaxAbsStretch3D2D" : 9,
        "NumLength1DUnitBitsExp" : 4,
        "MaxAbsStride3D" : 9,
        "MaxAbsStride1D" : 9,
        "IndirectStride2DStream" : true,
        "AtomicOperations" : [ ],
        "NumIdxUnitBitsExp" : 4,
        "MaxAbsDeltaStride2D" : 9,
        "predicated" : true,
        "NumSpadBank" : 0,
        "LinearStride2DStream" : true,
        "MaxLength2D" : 1024,
        "MaxAbsStretch2D" : 9,
        "nodeType" : "DirectMemoryAccess",
        "NumConstUnitBitsExp" : 0,
        "numMemUnitBitsExp" : 4,
        "MaxAbsStretch3D1D" : 9,
        "IndirectIndexStream" : true,
        "NumStride2DUnitBitsExp" : 4,
        "writeWidth" : 16,
        "MaxAbsStride2D" : 9,
        "readWidth" : 16,
        "nodeId" : 0,
        "streamStated" : true,
        "IndirectLength1DStream" : true,
        "MaxAbsDeltaStretch2D" : 9
      }
    },
    "InputVectorPort_1" : {
      "dsagen2.sync.config.SyncKeys$IVPNode$" : {
        "streamBroadcast" : true,
        "predicated" : true,
        "suggestDepth" : 2,
        "streamRepeated" : true,
        "parameterClassName" : "dsagen2.sync.config.IVPNodeParameters",
        "nodeType" : "InputVectorPort",
        "nodeId" : 1,
        "streamStated" : true
      }
    },
    "InputVectorPort_0" : {
      "dsagen2.sync.config.SyncKeys$IVPNode$" : {
        "streamBroadcast" : true,
        "predicated" : true,
        "suggestDepth" : 2,
        "streamRepeated" : true,
        "parameterClassName" : "dsagen2.sync.config.IVPNodeParameters",
        "nodeType" : "InputVectorPort",
        "nodeId" : 0,
        "streamStated" : true
      }
    },
    "OutputVectorPort_1" : {
      "dsagen2.sync.config.SyncKeys$OVPNode$" : {
        "predicated" : true,
        "suggestDepth" : 2,
        "taskflow" : false,
        "parameterClassName" : "dsagen2.sync.config.OVPNodeParameters",
        "nodeType" : "OutputVectorPort",
        "nodeId" : 1,
        "streamStated" : true
      }
    },
    "OutputVectorPort_0" : {
      "dsagen2.sync.config.SyncKeys$OVPNode$" : {
        "predicated" : true,
        "suggestDepth" : 2,
        "taskflow" : false,
        "parameterClassName" : "dsagen2.sync.config.OVPNodeParameters",
        "nodeType" : "OutputVectorPort",
        "nodeId" : 0,
        "streamStated" : true
      }
    }
  },
  "DSAGenEdges" : [ {
    "SourceNodeType" : "DirectMemoryAccess",
    "SourceNodeId" : 0,
    "SourceIndex" : 0,
    "SinkNodeType" : "InputVectorPort",
    "SinkNodeId" : 0,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 0,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 0,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "OutputVectorPort",
    "SourceNodeId" : 0,
    "SourceIndex" : 0,
    "SinkNodeType" : "DirectMemoryAccess",
    "SinkNodeId" : 0,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "DirectMemoryAccess",
    "SourceNodeId" : 0,
    "SourceIndex" : 1,
    "SinkNodeType" : "InputVectorPort",
    "SinkNodeId" : 0,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 1,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 0,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "OutputVectorPort",
    "SourceNodeId" : 1,
    "SourceIndex" : 0,
    "SinkNodeType" : "DirectMemoryAccess",
    "SinkNodeId" : 0,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "DirectMemoryAccess",
    "SourceNodeId" : 0,
    "SourceIndex" : 2,
    "SinkNodeType" : "InputVectorPort",
    "SinkNodeId" : 1,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 2,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 1,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 0,
    "SourceIndex" : 0,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 0,
    "SinkIndex" : 2
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 3,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 1,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 0,
    "SourceIndex" : 1,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 0,
    "SinkIndex" : 3
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 4,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 2,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 0,
    "SourceIndex" : 2,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 0,
    "SinkIndex" : 4
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 5,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 2,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 0,
    "SourceIndex" : 3,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 1,
    "SinkIndex" : 2
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 1,
    "SourceIndex" : 0,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 0,
    "SinkIndex" : 5
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 0,
    "SourceIndex" : 0,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 2,
    "SinkIndex" : 2
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 6,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 3,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 1,
    "SourceIndex" : 1,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 1,
    "SinkIndex" : 3
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 0,
    "SourceIndex" : 4,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 2,
    "SinkIndex" : 3
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 0,
    "SourceIndex" : 1,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 0,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "ProcessingElement",
    "SourceNodeId" : 0,
    "SourceIndex" : 7,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 3,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 1,
    "SourceIndex" : 2,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 2,
    "SinkIndex" : 4
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 0,
    "SourceIndex" : 2,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 1,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 1,
    "SourceIndex" : 0,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 3,
    "SinkIndex" : 2
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 0,
    "SourceIndex" : 3,
    "SinkNodeType" : "ProcessingElement",
    "SinkNodeId" : 0,
    "SinkIndex" : 0
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 0,
    "SourceIndex" : 5,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 3,
    "SinkIndex" : 3
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 1,
    "SourceIndex" : 1,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 0,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "InputVectorPort",
    "SourceNodeId" : 1,
    "SourceIndex" : 3,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 3,
    "SinkIndex" : 4
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 2,
    "SourceIndex" : 0,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 0,
    "SinkIndex" : 2
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 1,
    "SourceIndex" : 2,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 1,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 3,
    "SourceIndex" : 0,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 0,
    "SinkIndex" : 3
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 1,
    "SourceIndex" : 3,
    "SinkNodeType" : "ProcessingElement",
    "SinkNodeId" : 0,
    "SinkIndex" : 1
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 2,
    "SourceIndex" : 1,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 1,
    "SinkIndex" : 2
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 2,
    "SourceIndex" : 2,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 1,
    "SinkIndex" : 3
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 2,
    "SourceIndex" : 3,
    "SinkNodeType" : "ProcessingElement",
    "SinkNodeId" : 0,
    "SinkIndex" : 2
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 3,
    "SourceIndex" : 1,
    "SinkNodeType" : "OutputVectorPort",
    "SinkNodeId" : 1,
    "SinkIndex" : 4
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 3,
    "SourceIndex" : 2,
    "SinkNodeType" : "ProcessingElement",
    "SinkNodeId" : 0,
    "SinkIndex" : 3
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 3,
    "SourceIndex" : 3,
    "SinkNodeType" : "ProcessingElement",
    "SinkNodeId" : 0,
    "SinkIndex" : 4
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 3,
    "SourceIndex" : 4,
    "SinkNodeType" : "ProcessingElement",
    "SinkNodeId" : 0,
    "SinkIndex" : 5
  }, {
    "SourceNodeType" : "Switch",
    "SourceNodeId" : 3,
    "SourceIndex" : 5,
    "SinkNodeType" : "Switch",
    "SinkNodeId" : 1,
    "SinkIndex" : 4
  } ]
}