\hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source}{}\section{R\+C\+C\+Ex U\+A\+R\+T5 Clock Source}
\label{group___r_c_c_ex___u_a_r_t5___clock___source}\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_ga11924edfaf7870ecf910ce751863254e}\label{group___r_c_c_ex___u_a_r_t5___clock___source_ga11924edfaf7870ecf910ce751863254e}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T5\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+C\+L\+K1}~((uint32\+\_\+t)0x00000000\+U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_gaf703f61ac42f329c33891e89ffe4e0bc}\label{group___r_c_c_ex___u_a_r_t5___clock___source_gaf703f61ac42f329c33891e89ffe4e0bc}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T5\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0949f29b95ec27c43a348ee3d520debc}{R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T5\+S\+E\+L\+\_\+0}}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}\label{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T5\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb032fc770134eab63af20399ad08aa2}{R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T5\+S\+E\+L\+\_\+1}}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}\label{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T5\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE}~R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T5\+S\+EL
\end{DoxyCompactItemize}


\subsection{Detailed Description}
