verilog xil_defaultlib --include "/home/sxy/new-vol/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog" --include "../../../../Lab1_sobel.gen/sources_1/bd/sobel/ip/sobel_sobel_0_0/drivers/sobel_v1_0/src" --include "../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog" --include "../../../../Lab1_sobel.gen/sources_1/bd/sobel/ip/sobel_sobel_accel_0_4/drivers/sobel_accel_v1_0/src" --include "../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/ec67/hdl" --include "../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/6b2b/hdl" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_CTRL_s_axi.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_flow_control_loop_pipe_sequential_init.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_hls_deadlock_idx0_monitor.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_hls_deadlock_idx2_monitor.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_LineBuffer_RAM_AUTO_1R1W.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_regslice_both.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_88_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_sparsemux_7_2_2_1_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel_sparsemux_7_2_8_1_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/827a/hdl/verilog/sobel.v" \
"../../../bd/sobel/ip/sobel_sobel_0_0/sim/sobel_sobel_0_0.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_addrbound.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Array2xfMat_8_0_128_128_1_2_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Axi2AxiStream.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Axi2Mat.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_AxiStream2Axi.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_AxiStream2Mat.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_AxiStream2MatStream_2_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Block_entry1_proc.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_control_s_axi.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_entry_proc.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_entry_proc9.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_entry_proc10.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_entry_proc11.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w4_d2_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w4_d2_S_x.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w8_d2_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w8_d2_S_x.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w8_d2_S_x0.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w15_d2_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w16_d3_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w32_d2_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w32_d2_S_x.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w32_d3_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w32_d3_S_x.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w32_d4_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w64_d4_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_fifo_w64_d5_S.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_flow_control_loop_pipe_sequential_init.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_gmem1_m_axi.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_gmem2_m_axi.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_gmem3_m_axi.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_hls_deadlock_detection_unit.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_last_blk_pxl_width.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_last_blk_pxl_width_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Mat2Axi.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Mat2Axi_Block_entry24_proc.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Mat2AxiStream.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_MatStream2AxiStream_2_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_mul_15s_15s_15_3_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_mul_16ns_16ns_32_1_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_mul_32s_32s_32_2_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_Sobel_0_3_0_0_128_128_1_false_2_2_2_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_sparsemux_7_2_8_1_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_sparsemux_7_13_2_1_1.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_start_for_AxiStream2Mat_U0.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_start_for_Sobel_0_3_0_0_128_128_1_false_2_2_2_U0.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xFGradientX3x3_0_0_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xFGradientY3x3_0_0_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xfMat2Array_8_0_128_128_1_2_1_2.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xfMat2Array_8_0_128_128_1_2_1_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xFSobel3x3_1_1_0_0_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xFSobelFilter3x3_0_0_128_128_1_0_0_1_2_2_2_1_1_128_false_s.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xFSobelFilter3x3_0_0_128_128_1_0_0_1_2_2_2_1_1_128_false_s_buf_RAM_S2P_BRAM_1bkb.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop.v" \
"../../../../Lab1_sobel.gen/sources_1/bd/sobel/ipshared/b972/hdl/verilog/sobel_accel.v" \
"../../../bd/sobel/ip/sobel_sobel_accel_0_4/sim/sobel_sobel_accel_0_4.v" \
"../../../bd/sobel/ip/sobel_processing_system7_0_1/sim/sobel_processing_system7_0_1.v" \
"../../../bd/sobel/ip/sobel_xbar_2/sim/sobel_xbar_2.v" \
"../../../bd/sobel/ip/sobel_xbar_3/sim/sobel_xbar_3.v" \
"../../../bd/sobel/ip/sobel_auto_pc_0/sim/sobel_auto_pc_0.v" \
"../../../bd/sobel/ip/sobel_auto_us_0/sim/sobel_auto_us_0.v" \
"../../../bd/sobel/ip/sobel_auto_us_1/sim/sobel_auto_us_1.v" \
"../../../bd/sobel/ip/sobel_auto_us_2/sim/sobel_auto_us_2.v" \
"../../../bd/sobel/ip/sobel_auto_us_3/sim/sobel_auto_us_3.v" \
"../../../bd/sobel/ip/sobel_auto_us_4/sim/sobel_auto_us_4.v" \
"../../../bd/sobel/ip/sobel_auto_pc_1/sim/sobel_auto_pc_1.v" \
"../../../bd/sobel/sim/sobel.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
