v 20111024 1
P 100 10400 400 10400 1 0 0
{
T 300 10450 5 8 1 1 0 6 1
pinnumber=1
T 300 10350 5 8 0 1 0 8 1
pinseq=1
T 450 10400 9 8 1 1 0 0 1
pinlabel=P2[5] TRACEDATA[1], GPIO
T 450 10400 5 8 0 1 0 2 1
pintype=io
}
P 100 10000 400 10000 1 0 0
{
T 300 10050 5 8 1 1 0 6 1
pinnumber=2
T 300 9950 5 8 0 1 0 8 1
pinseq=2
T 450 10000 9 8 1 1 0 0 1
pinlabel=P2[6] TRACEDATA[2], GPIO
T 450 10000 5 8 0 1 0 2 1
pintype=io
}
P 100 9600 400 9600 1 0 0
{
T 300 9650 5 8 1 1 0 6 1
pinnumber=3
T 300 9550 5 8 0 1 0 8 1
pinseq=3
T 450 9600 9 8 1 1 0 0 1
pinlabel=P2[7] TRACEDATA[3], GPIO
T 450 9600 5 8 0 1 0 2 1
pintype=io
}
P 100 9200 400 9200 1 0 0
{
T 300 9250 5 8 1 1 0 6 1
pinnumber=4
T 300 9150 5 8 0 1 0 8 1
pinseq=4
T 450 9200 9 8 1 1 0 0 1
pinlabel=P12[4] I2C0: SCL, SIO
T 450 9200 5 8 0 1 0 2 1
pintype=io
}
P 100 8800 400 8800 1 0 0
{
T 300 8850 5 8 1 1 0 6 1
pinnumber=5
T 300 8750 5 8 0 1 0 8 1
pinseq=5
T 450 8800 9 8 1 1 0 0 1
pinlabel=P12[5] I2C0: SDA, SIO
T 450 8800 5 8 0 1 0 2 1
pintype=io
}
P 100 8400 400 8400 1 0 0
{
T 300 8450 5 8 1 1 0 6 1
pinnumber=6
T 300 8350 5 8 0 1 0 8 1
pinseq=6
T 450 8400 9 8 1 1 0 0 1
pinlabel=P6[4] GPIO
T 450 8400 5 8 0 1 0 2 1
pintype=io
}
P 100 8000 400 8000 1 0 0
{
T 300 8050 5 8 1 1 0 6 1
pinnumber=7
T 300 7950 5 8 0 1 0 8 1
pinseq=7
T 450 8000 9 8 1 1 0 0 1
pinlabel=P6[5] GPIO
T 450 8000 5 8 0 1 0 2 1
pintype=io
}
P 100 7600 400 7600 1 0 0
{
T 300 7650 5 8 1 1 0 6 1
pinnumber=8
T 300 7550 5 8 0 1 0 8 1
pinseq=8
T 450 7600 9 8 1 1 0 0 1
pinlabel=P6[6] GPIO
T 450 7600 5 8 0 1 0 2 1
pintype=io
}
P 100 7200 400 7200 1 0 0
{
T 300 7250 5 8 1 1 0 6 1
pinnumber=9
T 300 7150 5 8 0 1 0 8 1
pinseq=9
T 450 7200 9 8 1 1 0 0 1
pinlabel=P6[7] GPIO
T 450 7200 5 8 0 1 0 2 1
pintype=io
}
P 100 6800 400 6800 1 0 0
{
T 300 6850 5 8 1 1 0 6 1
pinnumber=10
T 300 6750 5 8 0 1 0 8 1
pinseq=10
T 450 6800 9 8 1 1 0 0 1
pinlabel=Vssb
T 450 6800 5 8 0 1 0 2 1
pintype=pwr
}
P 100 6400 400 6400 1 0 0
{
T 300 6450 5 8 1 1 0 6 1
pinnumber=11
T 300 6350 5 8 0 1 0 8 1
pinseq=11
T 450 6400 9 8 1 1 0 0 1
pinlabel=Ind
T 450 6400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 6000 400 6000 1 0 0
{
T 300 6050 5 8 1 1 0 6 1
pinnumber=12
T 300 5950 5 8 0 1 0 8 1
pinseq=12
T 450 6000 9 8 1 1 0 0 1
pinlabel=Vboost
T 450 6000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 5600 400 5600 1 0 0
{
T 300 5650 5 8 1 1 0 6 1
pinnumber=13
T 300 5550 5 8 0 1 0 8 1
pinseq=13
T 450 5600 9 8 1 1 0 0 1
pinlabel=Vbat
T 450 5600 5 8 0 1 0 2 1
pintype=pwr
}
P 100 5200 400 5200 1 0 0
{
T 300 5250 5 8 1 1 0 6 1
pinnumber=14
T 300 5150 5 8 0 1 0 8 1
pinseq=14
T 450 5200 9 8 1 1 0 0 1
pinlabel=Vssd
T 450 5200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4800 400 4800 1 0 0
{
T 300 4850 5 8 1 1 0 6 1
pinnumber=15
T 300 4750 5 8 0 1 0 8 1
pinseq=15
T 450 4800 9 8 1 1 0 0 1
pinlabel=\XRES
T 450 4800 5 8 0 1 0 2 1
pintype=in
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=16
T 300 4350 5 8 0 1 0 8 1
pinseq=16
T 450 4400 9 8 1 1 0 0 1
pinlabel=P5[0] GPIO
T 450 4400 5 8 0 1 0 2 1
pintype=io
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=17
T 300 3950 5 8 0 1 0 8 1
pinseq=17
T 450 4000 9 8 1 1 0 0 1
pinlabel=P5[1] GPIO
T 450 4000 5 8 0 1 0 2 1
pintype=io
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=18
T 300 3550 5 8 0 1 0 8 1
pinseq=18
T 450 3600 9 8 1 1 0 0 1
pinlabel=P5[2] GPIO
T 450 3600 5 8 0 1 0 2 1
pintype=io
}
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=19
T 300 3150 5 8 0 1 0 8 1
pinseq=19
T 450 3200 9 8 1 1 0 0 1
pinlabel=P5[3] GPIO
T 450 3200 5 8 0 1 0 2 1
pintype=io
}
P 100 2800 400 2800 1 0 0
{
T 300 2850 5 8 1 1 0 6 1
pinnumber=20
T 300 2750 5 8 0 1 0 8 1
pinseq=20
T 450 2800 9 8 1 1 0 0 1
pinlabel=JTAG P1[0] TMS, SWDIO, GPIO
T 450 2800 5 8 0 1 0 2 1
pintype=io
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=21
T 300 2350 5 8 0 1 0 8 1
pinseq=21
T 450 2400 9 8 1 1 0 0 1
pinlabel=JTAG P1[1] TCK, SWDCK, GPIO
T 450 2400 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=22
T 300 1950 5 8 0 1 0 8 1
pinseq=22
T 450 2000 9 8 1 1 0 0 1
pinlabel=P1[2] conf_\XRES, GPIO
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=23
T 300 1550 5 8 0 1 0 8 1
pinseq=23
T 450 1600 9 8 1 1 0 0 1
pinlabel=JTAG P1[3] TDO, SWV, GPIO
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=24
T 300 1150 5 8 0 1 0 8 1
pinseq=24
T 450 1200 9 8 1 1 0 0 1
pinlabel=JTAG P1[4] TDI, GPIO
T 450 1200 5 8 0 1 0 2 1
pintype=io
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=25
T 300 750 5 8 0 1 0 8 1
pinseq=25
T 450 800 9 8 1 1 0 0 1
pinlabel=JTAG P1[5] nTRST, GPIO
T 450 800 5 8 0 1 0 2 1
pintype=io
}
P 2600 100 2600 400 1 0 0
{
T 2550 300 5 8 1 1 90 6 1
pinnumber=26
T 2650 300 5 8 0 1 90 8 1
pinseq=26
T 2600 450 9 8 1 1 90 0 1
pinlabel=Vddio1
T 2600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 3000 100 3000 400 1 0 0
{
T 2950 300 5 8 1 1 90 6 1
pinnumber=27
T 3050 300 5 8 0 1 90 8 1
pinseq=27
T 3000 450 9 8 1 1 90 0 1
pinlabel=P1[6] GPIO
T 3000 450 5 8 0 1 90 2 1
pintype=io
}
P 3400 100 3400 400 1 0 0
{
T 3350 300 5 8 1 1 90 6 1
pinnumber=28
T 3450 300 5 8 0 1 90 8 1
pinseq=28
T 3400 450 9 8 1 1 90 0 1
pinlabel=P1[7] GPIO
T 3400 450 5 8 0 1 90 2 1
pintype=pas
}
P 3800 100 3800 400 1 0 0
{
T 3750 300 5 8 1 1 90 6 1
pinnumber=29
T 3850 300 5 8 0 1 90 8 1
pinseq=29
T 3800 450 9 8 1 1 90 0 1
pinlabel=P12[6]GPIO
T 3800 450 5 8 0 1 90 2 1
pintype=io
}
P 4200 100 4200 400 1 0 0
{
T 4150 300 5 8 1 1 90 6 1
pinnumber=30
T 4250 300 5 8 0 1 90 8 1
pinseq=30
T 4200 450 9 8 1 1 90 0 1
pinlabel=P12[7] GPIO
T 4200 450 5 8 0 1 90 2 1
pintype=io
}
P 4600 100 4600 400 1 0 0
{
T 4550 300 5 8 1 1 90 6 1
pinnumber=31
T 4650 300 5 8 0 1 90 8 1
pinseq=31
T 4600 450 9 8 1 1 90 0 1
pinlabel=P5[4] GPIO
T 4600 450 5 8 0 1 90 2 1
pintype=io
}
P 5000 100 5000 400 1 0 0
{
T 4950 300 5 8 1 1 90 6 1
pinnumber=32
T 5050 300 5 8 0 1 90 8 1
pinseq=32
T 5000 450 9 8 1 1 90 0 1
pinlabel=P5[5] SIO
T 5000 450 5 8 0 1 90 2 1
pintype=io
}
P 5400 100 5400 400 1 0 0
{
T 5350 300 5 8 1 1 90 6 1
pinnumber=33
T 5450 300 5 8 0 1 90 8 1
pinseq=33
T 5400 450 9 8 1 1 90 0 1
pinlabel=P5[6] SIO
T 5400 450 5 8 0 1 90 2 1
pintype=io
}
P 5800 100 5800 400 1 0 0
{
T 5750 300 5 8 1 1 90 6 1
pinnumber=34
T 5850 300 5 8 0 1 90 8 1
pinseq=34
T 5800 450 9 8 1 1 90 0 1
pinlabel=P5[7] GPIO
T 5800 450 5 8 0 1 90 2 1
pintype=io
}
P 6200 100 6200 400 1 0 0
{
T 6150 300 5 8 1 1 90 6 1
pinnumber=35
T 6250 300 5 8 0 1 90 8 1
pinseq=35
T 6200 450 9 8 1 1 90 0 1
pinlabel=P15[6] DP
T 6200 450 5 8 0 1 90 2 1
pintype=io
}
P 6600 100 6600 400 1 0 0
{
T 6550 300 5 8 1 1 90 6 1
pinnumber=36
T 6650 300 5 8 0 1 90 8 1
pinseq=36
T 6600 450 9 8 1 1 90 0 1
pinlabel=P15[7] DM
T 6600 450 5 8 0 1 90 2 1
pintype=io
}
P 7000 100 7000 400 1 0 0
{
T 6950 300 5 8 1 1 90 6 1
pinnumber=37
T 7050 300 5 8 0 1 90 8 1
pinseq=37
T 7000 450 9 8 1 1 90 0 1
pinlabel=VDDd
T 7000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 7400 100 7400 400 1 0 0
{
T 7350 300 5 8 1 1 90 6 1
pinnumber=38
T 7450 300 5 8 0 1 90 8 1
pinseq=38
T 7400 450 9 8 1 1 90 0 1
pinlabel=VSSd
T 7400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 7800 100 7800 400 1 0 0
{
T 7750 300 5 8 1 1 90 6 1
pinnumber=39
T 7850 300 5 8 0 1 90 8 1
pinseq=39
T 7800 450 9 8 1 1 90 0 1
pinlabel=VCCd
T 7800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 8200 100 8200 400 1 0 0
{
T 8150 300 5 8 1 1 90 6 1
pinnumber=40
T 8250 300 5 8 0 1 90 8 1
pinseq=40
T 8200 450 9 8 1 1 90 0 1
pinlabel=NC
T 8200 450 5 8 0 1 90 2 1
pintype=pas
}
P 8600 100 8600 400 1 0 0
{
T 8550 300 5 8 1 1 90 6 1
pinnumber=41
T 8650 300 5 8 0 1 90 8 1
pinseq=41
T 8600 450 9 8 1 1 90 0 1
pinlabel=NC
T 8600 450 5 8 0 1 90 2 1
pintype=pas
}
P 9000 100 9000 400 1 0 0
{
T 8950 300 5 8 1 1 90 6 1
pinnumber=42
T 9050 300 5 8 0 1 90 8 1
pinseq=42
T 9000 450 9 8 1 1 90 0 1
pinlabel=P15[0] MHz XTAL: Xo, GPIO
T 9000 450 5 8 0 1 90 2 1
pintype=io
}
P 9400 100 9400 400 1 0 0
{
T 9350 300 5 8 1 1 90 6 1
pinnumber=43
T 9450 300 5 8 0 1 90 8 1
pinseq=43
T 9400 450 9 8 1 1 90 0 1
pinlabel=P15[1] MHz XTAL: Xi, GPIO
T 9400 450 5 8 0 1 90 2 1
pintype=io
}
P 9800 100 9800 400 1 0 0
{
T 9750 300 5 8 1 1 90 6 1
pinnumber=44
T 9850 300 5 8 0 1 90 8 1
pinseq=44
T 9800 450 9 8 1 1 90 0 1
pinlabel=P3[0] IDAC1, GPIO
T 9800 450 5 8 0 1 90 2 1
pintype=io
}
P 10200 100 10200 400 1 0 0
{
T 10150 300 5 8 1 1 90 6 1
pinnumber=45
T 10250 300 5 8 0 1 90 8 1
pinseq=45
T 10200 450 9 8 1 1 90 0 1
pinlabel=P3[1] IDAC1, GPIO
T 10200 450 5 8 0 1 90 2 1
pintype=io
}
P 10600 100 10600 400 1 0 0
{
T 10550 300 5 8 1 1 90 6 1
pinnumber=46
T 10650 300 5 8 0 1 90 8 1
pinseq=46
T 10600 450 9 8 1 1 90 0 1
pinlabel=P3[2] IDAC3, GPIO
T 10600 450 5 8 0 1 90 2 1
pintype=io
}
P 11000 100 11000 400 1 0 0
{
T 10950 300 5 8 1 1 90 6 1
pinnumber=47
T 11050 300 5 8 0 1 90 8 1
pinseq=47
T 11000 450 9 8 1 1 90 0 1
pinlabel=P3[3] OpAmp3+, GPIO
T 11000 450 5 8 0 1 90 2 1
pintype=io
}
P 11400 100 11400 400 1 0 0
{
T 11350 300 5 8 1 1 90 6 1
pinnumber=48
T 11450 300 5 8 0 1 90 8 1
pinseq=48
T 11400 450 9 8 1 1 90 0 1
pinlabel=P3[4] OpAmp1-, GPIO
T 11400 450 5 8 0 1 90 2 1
pintype=io
}
P 11800 100 11800 400 1 0 0
{
T 11750 300 5 8 1 1 90 6 1
pinnumber=49
T 11850 300 5 8 0 1 90 8 1
pinseq=49
T 11800 450 9 8 1 1 90 0 1
pinlabel=P3[5] OpAmp1+, GPIO
T 11800 450 5 8 0 1 90 2 1
pintype=io
}
P 12200 100 12200 400 1 0 0
{
T 12150 300 5 8 1 1 90 6 1
pinnumber=50
T 12250 300 5 8 0 1 90 8 1
pinseq=50
T 12200 450 9 8 1 1 90 0 1
pinlabel=Vddio3
T 12200 450 5 8 0 1 90 2 1
pintype=pwr
}
P 14700 10400 14400 10400 1 0 0
{
T 14500 10450 5 8 1 1 0 0 1
pinnumber=51
T 14500 10350 5 8 0 1 0 2 1
pinseq=51
T 14350 10400 9 8 1 1 0 6 1
pinlabel=OpAmp1out GPIO, P3[6]
T 14350 10400 5 8 0 1 0 8 1
pintype=io
}
P 14700 10000 14400 10000 1 0 0
{
T 14500 10050 5 8 1 1 0 0 1
pinnumber=52
T 14500 9950 5 8 0 1 0 2 1
pinseq=52
T 14350 10000 9 8 1 1 0 6 1
pinlabel=OpAmp3out GPIO, P3[7]
T 14350 10000 5 8 0 1 0 8 1
pintype=io
}
P 14700 9600 14400 9600 1 0 0
{
T 14500 9650 5 8 1 1 0 0 1
pinnumber=53
T 14500 9550 5 8 0 1 0 2 1
pinseq=53
T 14350 9600 9 8 1 1 0 6 1
pinlabel=SCL I2C1: SIO, P12[0]
T 14350 9600 5 8 0 1 0 8 1
pintype=io
}
P 14700 9200 14400 9200 1 0 0
{
T 14500 9250 5 8 1 1 0 0 1
pinnumber=54
T 14500 9150 5 8 0 1 0 2 1
pinseq=54
T 14350 9200 9 8 1 1 0 6 1
pinlabel=SDA I2C1: SIO, P12[1]
T 14350 9200 5 8 0 1 0 8 1
pintype=io
}
P 14700 8800 14400 8800 1 0 0
{
T 14500 8850 5 8 1 1 0 0 1
pinnumber=55
T 14500 8750 5 8 0 1 0 2 1
pinseq=55
T 14350 8800 9 8 1 1 0 6 1
pinlabel=Xo XTAL: kHz GPIO, P15[2]
T 14350 8800 5 8 0 1 0 8 1
pintype=io
}
P 14700 8400 14400 8400 1 0 0
{
T 14500 8450 5 8 1 1 0 0 1
pinnumber=56
T 14500 8350 5 8 0 1 0 2 1
pinseq=56
T 14350 8400 9 8 1 1 0 6 1
pinlabel=Xi XTAL: kHz GPIO, P15[3]
T 14350 8400 5 8 0 1 0 8 1
pintype=io
}
P 14700 8000 14400 8000 1 0 0
{
T 14500 8050 5 8 1 1 0 0 1
pinnumber=57
T 14500 7950 5 8 0 1 0 2 1
pinseq=57
T 14350 8000 9 8 1 1 0 6 1
pinlabel=NC
T 14350 8000 5 8 0 1 0 8 1
pintype=pas
}
P 14700 7600 14400 7600 1 0 0
{
T 14500 7650 5 8 1 1 0 0 1
pinnumber=58
T 14500 7550 5 8 0 1 0 2 1
pinseq=58
T 14350 7600 9 8 1 1 0 6 1
pinlabel=NC
T 14350 7600 5 8 0 1 0 8 1
pintype=pas
}
P 14700 7200 14400 7200 1 0 0
{
T 14500 7250 5 8 1 1 0 0 1
pinnumber=59
T 14500 7150 5 8 0 1 0 2 1
pinseq=59
T 14350 7200 9 8 1 1 0 6 1
pinlabel=NC
T 14350 7200 5 8 0 1 0 8 1
pintype=pas
}
P 14700 6800 14400 6800 1 0 0
{
T 14500 6850 5 8 1 1 0 0 1
pinnumber=60
T 14500 6750 5 8 0 1 0 2 1
pinseq=60
T 14350 6800 9 8 1 1 0 6 1
pinlabel=NC
T 14350 6800 5 8 0 1 0 8 1
pintype=pas
}
P 14700 6400 14400 6400 1 0 0
{
T 14500 6450 5 8 1 1 0 0 1
pinnumber=61
T 14500 6350 5 8 0 1 0 2 1
pinseq=61
T 14350 6400 9 8 1 1 0 6 1
pinlabel=NC
T 14350 6400 5 8 0 1 0 8 1
pintype=pas
}
P 14700 6000 14400 6000 1 0 0
{
T 14500 6050 5 8 1 1 0 0 1
pinnumber=62
T 14500 5950 5 8 0 1 0 2 1
pinseq=62
T 14350 6000 9 8 1 1 0 6 1
pinlabel=NC
T 14350 6000 5 8 0 1 0 8 1
pintype=pas
}
P 14700 5600 14400 5600 1 0 0
{
T 14500 5650 5 8 1 1 0 0 1
pinnumber=63
T 14500 5550 5 8 0 1 0 2 1
pinseq=63
T 14350 5600 9 8 1 1 0 6 1
pinlabel=Vcca
T 14350 5600 5 8 0 1 0 8 1
pintype=pwr
}
P 14700 5200 14400 5200 1 0 0
{
T 14500 5250 5 8 1 1 0 0 1
pinnumber=64
T 14500 5150 5 8 0 1 0 2 1
pinseq=64
T 14350 5200 9 8 1 1 0 6 1
pinlabel=Vssa
T 14350 5200 5 8 0 1 0 8 1
pintype=pwr
}
P 14700 4800 14400 4800 1 0 0
{
T 14500 4850 5 8 1 1 0 0 1
pinnumber=65
T 14500 4750 5 8 0 1 0 2 1
pinseq=65
T 14350 4800 9 8 1 1 0 6 1
pinlabel=Vdda
T 14350 4800 5 8 0 1 0 8 1
pintype=pwr
}
P 14700 4400 14400 4400 1 0 0
{
T 14500 4450 5 8 1 1 0 0 1
pinnumber=66
T 14500 4350 5 8 0 1 0 2 1
pinseq=66
T 14350 4400 9 8 1 1 0 6 1
pinlabel=Vssd
T 14350 4400 5 8 0 1 0 8 1
pintype=pwr
}
P 14700 4000 14400 4000 1 0 0
{
T 14500 4050 5 8 1 1 0 0 1
pinnumber=67
T 14500 3950 5 8 0 1 0 2 1
pinseq=67
T 14350 4000 9 8 1 1 0 6 1
pinlabel=SIO P12[2]
T 14350 4000 5 8 0 1 0 8 1
pintype=io
}
P 14700 3600 14400 3600 1 0 0
{
T 14500 3650 5 8 1 1 0 0 1
pinnumber=68
T 14500 3550 5 8 0 1 0 2 1
pinseq=68
T 14350 3600 9 8 1 1 0 6 1
pinlabel=SIO P12[3]
T 14350 3600 5 8 0 1 0 8 1
pintype=io
}
P 14700 3200 14400 3200 1 0 0
{
T 14500 3250 5 8 1 1 0 0 1
pinnumber=69
T 14500 3150 5 8 0 1 0 2 1
pinseq=69
T 14350 3200 9 8 1 1 0 6 1
pinlabel=GPIO P4[0]
T 14350 3200 5 8 0 1 0 8 1
pintype=io
}
P 14700 2800 14400 2800 1 0 0
{
T 14500 2850 5 8 1 1 0 0 1
pinnumber=70
T 14500 2750 5 8 0 1 0 2 1
pinseq=70
T 14350 2800 9 8 1 1 0 6 1
pinlabel=GPIO P4[1]
T 14350 2800 5 8 0 1 0 8 1
pintype=io
}
P 14700 2400 14400 2400 1 0 0
{
T 14500 2450 5 8 1 1 0 0 1
pinnumber=71
T 14500 2350 5 8 0 1 0 2 1
pinseq=71
T 14350 2400 9 8 1 1 0 6 1
pinlabel=OpAmp2out GPIO, P0[0]
T 14350 2400 5 8 0 1 0 8 1
pintype=io
}
P 14700 2000 14400 2000 1 0 0
{
T 14500 2050 5 8 1 1 0 0 1
pinnumber=72
T 14500 1950 5 8 0 1 0 2 1
pinseq=72
T 14350 2000 9 8 1 1 0 6 1
pinlabel=OpAmp0out GPIO, P0[1]
T 14350 2000 5 8 0 1 0 8 1
pintype=io
}
P 14700 1600 14400 1600 1 0 0
{
T 14500 1650 5 8 1 1 0 0 1
pinnumber=73
T 14500 1550 5 8 0 1 0 2 1
pinseq=73
T 14350 1600 9 8 1 1 0 6 1
pinlabel=OpAmp0+ GPIO, P0[2]
T 14350 1600 5 8 0 1 0 8 1
pintype=io
}
P 14700 1200 14400 1200 1 0 0
{
T 14500 1250 5 8 1 1 0 0 1
pinnumber=74
T 14500 1150 5 8 0 1 0 2 1
pinseq=74
T 14350 1200 9 8 1 1 0 6 1
pinlabel=OpAmp0-/Extref0 GPIO, P0[3]
T 14350 1200 5 8 0 1 0 8 1
pintype=io
}
P 14700 800 14400 800 1 0 0
{
T 14500 850 5 8 1 1 0 0 1
pinnumber=75
T 14500 750 5 8 0 1 0 2 1
pinseq=75
T 14350 800 9 8 1 1 0 6 1
pinlabel=Vddio0
T 14350 800 5 8 0 1 0 8 1
pintype=pwr
}
P 2600 11100 2600 10800 1 0 0
{
T 2550 10900 5 8 1 1 90 0 1
pinnumber=76
T 2650 10900 5 8 0 1 90 2 1
pinseq=76
T 2600 10750 9 8 1 1 90 6 1
pinlabel=OpAmp2+ GPIO, P0[4]
T 2600 10750 5 8 0 1 90 8 1
pintype=io
}
P 3000 11100 3000 10800 1 0 0
{
T 2950 10900 5 8 1 1 90 0 1
pinnumber=77
T 3050 10900 5 8 0 1 90 2 1
pinseq=77
T 3000 10750 9 8 1 1 90 6 1
pinlabel=OpAmp2- GPIO, P0[5]
T 3000 10750 5 8 0 1 90 8 1
pintype=io
}
P 3400 11100 3400 10800 1 0 0
{
T 3350 10900 5 8 1 1 90 0 1
pinnumber=78
T 3450 10900 5 8 0 1 90 2 1
pinseq=78
T 3400 10750 9 8 1 1 90 6 1
pinlabel=IDAC0 GPIO, P0[6]
T 3400 10750 5 8 0 1 90 8 1
pintype=io
}
P 3800 11100 3800 10800 1 0 0
{
T 3750 10900 5 8 1 1 90 0 1
pinnumber=79
T 3850 10900 5 8 0 1 90 2 1
pinseq=79
T 3800 10750 9 8 1 1 90 6 1
pinlabel=IDAC2 GPIO, P0[7]
T 3800 10750 5 8 0 1 90 8 1
pintype=io
}
P 4200 11100 4200 10800 1 0 0
{
T 4150 10900 5 8 1 1 90 0 1
pinnumber=80
T 4250 10900 5 8 0 1 90 2 1
pinseq=80
T 4200 10750 9 8 1 1 90 6 1
pinlabel=GPIO P4[2]
T 4200 10750 5 8 0 1 90 8 1
pintype=io
}
P 4600 11100 4600 10800 1 0 0
{
T 4550 10900 5 8 1 1 90 0 1
pinnumber=81
T 4650 10900 5 8 0 1 90 2 1
pinseq=81
T 4600 10750 9 8 1 1 90 6 1
pinlabel=GPIO P4[3]
T 4600 10750 5 8 0 1 90 8 1
pintype=io
}
P 5000 11100 5000 10800 1 0 0
{
T 4950 10900 5 8 1 1 90 0 1
pinnumber=82
T 5050 10900 5 8 0 1 90 2 1
pinseq=82
T 5000 10750 9 8 1 1 90 6 1
pinlabel=GPIO P4[4]
T 5000 10750 5 8 0 1 90 8 1
pintype=io
}
P 5400 11100 5400 10800 1 0 0
{
T 5350 10900 5 8 1 1 90 0 1
pinnumber=83
T 5450 10900 5 8 0 1 90 2 1
pinseq=83
T 5400 10750 9 8 1 1 90 6 1
pinlabel=GPIO P4[5]
T 5400 10750 5 8 0 1 90 8 1
pintype=io
}
P 5800 11100 5800 10800 1 0 0
{
T 5750 10900 5 8 1 1 90 0 1
pinnumber=84
T 5850 10900 5 8 0 1 90 2 1
pinseq=84
T 5800 10750 9 8 1 1 90 6 1
pinlabel=GPIO P4[6]
T 5800 10750 5 8 0 1 90 8 1
pintype=io
}
P 6200 11100 6200 10800 1 0 0
{
T 6150 10900 5 8 1 1 90 0 1
pinnumber=85
T 6250 10900 5 8 0 1 90 2 1
pinseq=85
T 6200 10750 9 8 1 1 90 6 1
pinlabel=GPIO P4[7]
T 6200 10750 5 8 0 1 90 8 1
pintype=io
}
P 6600 11100 6600 10800 1 0 0
{
T 6550 10900 5 8 1 1 90 0 1
pinnumber=86
T 6650 10900 5 8 0 1 90 2 1
pinseq=86
T 6600 10750 9 8 1 1 90 6 1
pinlabel=Vccd
T 6600 10750 5 8 0 1 90 8 1
pintype=pwr
}
P 7000 11100 7000 10800 1 0 0
{
T 6950 10900 5 8 1 1 90 0 1
pinnumber=87
T 7050 10900 5 8 0 1 90 2 1
pinseq=87
T 7000 10750 9 8 1 1 90 6 1
pinlabel=Vssd
T 7000 10750 5 8 0 1 90 8 1
pintype=pwr
}
P 7400 11100 7400 10800 1 0 0
{
T 7350 10900 5 8 1 1 90 0 1
pinnumber=88
T 7450 10900 5 8 0 1 90 2 1
pinseq=88
T 7400 10750 9 8 1 1 90 6 1
pinlabel=Vddd
T 7400 10750 5 8 0 1 90 8 1
pintype=pwr
}
P 7800 11100 7800 10800 1 0 0
{
T 7750 10900 5 8 1 1 90 0 1
pinnumber=89
T 7850 10900 5 8 0 1 90 2 1
pinseq=89
T 7800 10750 9 8 1 1 90 6 1
pinlabel=GPIO P6[0]
T 7800 10750 5 8 0 1 90 8 1
pintype=io
}
P 8200 11100 8200 10800 1 0 0
{
T 8150 10900 5 8 1 1 90 0 1
pinnumber=90
T 8250 10900 5 8 0 1 90 2 1
pinseq=90
T 8200 10750 9 8 1 1 90 6 1
pinlabel=GPIO P6[1]
T 8200 10750 5 8 0 1 90 8 1
pintype=io
}
P 8600 11100 8600 10800 1 0 0
{
T 8550 10900 5 8 1 1 90 0 1
pinnumber=91
T 8650 10900 5 8 0 1 90 2 1
pinseq=91
T 8600 10750 9 8 1 1 90 6 1
pinlabel=GPIO P6[2]
T 8600 10750 5 8 0 1 90 8 1
pintype=io
}
P 9000 11100 9000 10800 1 0 0
{
T 8950 10900 5 8 1 1 90 0 1
pinnumber=92
T 9050 10900 5 8 0 1 90 2 1
pinseq=92
T 9000 10750 9 8 1 1 90 6 1
pinlabel=GPIO P6[3]
T 9000 10750 5 8 0 1 90 8 1
pintype=io
}
P 9400 11100 9400 10800 1 0 0
{
T 9350 10900 5 8 1 1 90 0 1
pinnumber=93
T 9450 10900 5 8 0 1 90 2 1
pinseq=93
T 9400 10750 9 8 1 1 90 6 1
pinlabel=GPIO P15[4]
T 9400 10750 5 8 0 1 90 8 1
pintype=io
}
P 9800 11100 9800 10800 1 0 0
{
T 9750 10900 5 8 1 1 90 0 1
pinnumber=94
T 9850 10900 5 8 0 1 90 2 1
pinseq=94
T 9800 10750 9 8 1 1 90 6 1
pinlabel=GPIO P15[5]
T 9800 10750 5 8 0 1 90 8 1
pintype=io
}
P 10200 11100 10200 10800 1 0 0
{
T 10150 10900 5 8 1 1 90 0 1
pinnumber=95
T 10250 10900 5 8 0 1 90 2 1
pinseq=95
T 10200 10750 9 8 1 1 90 6 1
pinlabel=GPIO P2[0]
T 10200 10750 5 8 0 1 90 8 1
pintype=io
}
P 10600 11100 10600 10800 1 0 0
{
T 10550 10900 5 8 1 1 90 0 1
pinnumber=96
T 10650 10900 5 8 0 1 90 2 1
pinseq=96
T 10600 10750 9 8 1 1 90 6 1
pinlabel=GPIO P2[1]
T 10600 10750 5 8 0 1 90 8 1
pintype=io
}
P 11000 11100 11000 10800 1 0 0
{
T 10950 10900 5 8 1 1 90 0 1
pinnumber=97
T 11050 10900 5 8 0 1 90 2 1
pinseq=97
T 11000 10750 9 8 1 1 90 6 1
pinlabel=GPIO P2[2]
T 11000 10750 5 8 0 1 90 8 1
pintype=io
}
P 11400 11100 11400 10800 1 0 0
{
T 11350 10900 5 8 1 1 90 0 1
pinnumber=98
T 11450 10900 5 8 0 1 90 2 1
pinseq=98
T 11400 10750 9 8 1 1 90 6 1
pinlabel=TRACECLK GPIO, P2[3]
T 11400 10750 5 8 0 1 90 8 1
pintype=io
}
P 11800 11100 11800 10800 1 0 0
{
T 11750 10900 5 8 1 1 90 0 1
pinnumber=99
T 11850 10900 5 8 0 1 90 2 1
pinseq=99
T 11800 10750 9 8 1 1 90 6 1
pinlabel=TRACEDATA[0] GPIO, P2[4]
T 11800 10750 5 8 0 1 90 8 1
pintype=io
}
P 12200 11100 12200 10800 1 0 0
{
T 12150 10900 5 8 1 1 90 0 1
pinnumber=100
T 12250 10900 5 8 0 1 90 2 1
pinseq=100
T 12200 10750 9 8 1 1 90 6 1
pinlabel=Vddio2
T 12200 10750 5 8 0 1 90 8 1
pintype=pwr
}
B 400 400 14000 10400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 14400 10900 8 10 1 1 0 6 1
refdes=U?
T 7200 5500 9 10 1 0 0 0 1
PsoC 5 100pin
T 7200 5800 5 10 0 0 0 0 1
device=PsoC
T 7200 6000 5 10 0 0 0 0 1
footprint=100TQFP-PSOC
T 7200 6200 5 10 0 0 0 0 1
author=PE-Group CEDT
T 7200 6400 5 10 0 0 0 0 1
documentation=http://www.cedt.iisc.ernet.in/people/students/kabhijit/
T 7200 6600 5 10 0 0 0 0 1
description=Symbol for the 100pin PsoC5 part
T 7200 6800 5 10 0 0 0 0 1
numslots=0
T 7200 7000 5 10 0 0 0 0 1
dist-license=GPL
T 7200 7200 5 10 0 0 0 0 1
use-license=GPL
