rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v" TOP_MODULE="dut" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/GenerateAssigns/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] Surelog/tests/GenerateAssigns/top.v:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] Surelog/tests/GenerateAssigns/top.v:1:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] Surelog/tests/GenerateAssigns/top.v:1:37: Implicit port type (wire) for "y".

[INF:EL0526] Design Elaboration...

[INF:CP0335] Surelog/tests/GenerateAssigns/top.v:28:5: Compile generate block "work@dut.u2".

[INF:CP0335] Surelog/tests/GenerateAssigns/top.v:29:7: Compile generate block "work@dut.u2.u1".

[NTE:EL0503] Surelog/tests/GenerateAssigns/top.v:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.p), line:2:13, endln:2:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:3, endln:2:25
    |vpiName:p
    |vpiFullName:work@dut.p
  |vpiParameter:
  \_parameter: (work@dut.q), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:2:3, endln:2:25
    |vpiName:q
    |vpiFullName:work@dut.q
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiRhs:
    \_constant: , line:2:17, endln:2:18
      |vpiParent:
      \_param_assign: , line:2:13, endln:2:18
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:3, endln:2:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.p), line:2:13, endln:2:14
  |vpiParamAssign:
  \_param_assign: , line:2:20, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiRhs:
    \_constant: , line:2:24, endln:2:25
      |vpiParent:
      \_param_assign: , line:2:20, endln:2:25
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:2:3, endln:2:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.q), line:2:20, endln:2:21
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:18, endln:1:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:b
    |vpiFullName:work@dut.b
  |vpiNet:
  \_logic_net: (work@dut.y), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:y
    |vpiFullName:work@dut.y
  |vpiPort:
  \_port: (a), line:1:18, endln:1:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a.a), line:1:18, endln:1:19
      |vpiParent:
      \_port: (a), line:1:18, endln:1:19
      |vpiName:a
      |vpiFullName:work@dut.a.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:18, endln:1:19
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:18
  |vpiPort:
  \_port: (b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.b.b), line:1:27, endln:1:28
      |vpiParent:
      \_port: (b), line:1:27, endln:1:28
      |vpiName:b
      |vpiFullName:work@dut.b.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:27, endln:1:28
    |vpiTypedef:
    \_logic_typespec: , line:1:27, endln:1:27
  |vpiPort:
  \_port: (y), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.y.y), line:1:37, endln:1:38
      |vpiParent:
      \_port: (y), line:1:37, endln:1:38
      |vpiName:y
      |vpiFullName:work@dut.y.y
      |vpiActual:
      \_logic_net: (work@dut.y), line:1:37, endln:1:38
    |vpiTypedef:
    \_logic_typespec: , line:1:37, endln:1:37
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiCondition:
    \_operation: , line:10:7, endln:10:13
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@dut.p), line:10:7, endln:10:8
        |vpiParent:
        \_operation: , line:10:7, endln:10:13
        |vpiName:p
        |vpiFullName:work@dut.p
      |vpiOperand:
      \_constant: , line:10:12, endln:10:13
        |vpiParent:
        \_operation: , line:10:7, endln:10:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@dut)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@dut
      |vpiStmt:
      \_gen_if_else: , line:11:5, endln:26:10
        |vpiParent:
        \_begin: (work@dut)
        |vpiCondition:
        \_operation: , line:11:9, endln:11:15
          |vpiParent:
          \_gen_if_else: , line:11:5, endln:26:10
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@dut.q), line:11:9, endln:11:10
            |vpiParent:
            \_operation: , line:11:9, endln:11:15
            |vpiName:q
            |vpiFullName:work@dut.q
          |vpiOperand:
          \_constant: , line:11:14, endln:11:15
            |vpiParent:
            \_operation: , line:11:9, endln:11:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@dut.u1)
          |vpiParent:
          \_gen_if_else: , line:11:5, endln:26:10
          |vpiName:u1
          |vpiFullName:work@dut.u1
          |vpiStmt:
          \_cont_assign: , line:14:16, endln:14:25
            |vpiParent:
            \_named_begin: (work@dut.u1)
            |vpiRhs:
            \_operation: , line:14:20, endln:14:25
              |vpiParent:
              \_cont_assign: , line:14:16, endln:14:25
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@dut.u1.a), line:14:20, endln:14:21
                |vpiParent:
                \_operation: , line:14:20, endln:14:25
                |vpiName:a
                |vpiFullName:work@dut.u1.a
              |vpiOperand:
              \_ref_obj: (work@dut.u1.b), line:14:24, endln:14:25
                |vpiParent:
                \_operation: , line:14:20, endln:14:25
                |vpiName:b
                |vpiFullName:work@dut.u1.b
            |vpiLhs:
            \_ref_obj: (work@dut.u1.y), line:14:16, endln:14:17
              |vpiParent:
              \_cont_assign: , line:14:16, endln:14:25
              |vpiName:y
              |vpiFullName:work@dut.u1.y
        |vpiElseStmt:
        \_begin: (work@dut)
          |vpiParent:
          \_gen_if_else: , line:11:5, endln:26:10
          |vpiFullName:work@dut
          |vpiStmt:
          \_gen_if_else: , line:17:10, endln:26:10
            |vpiParent:
            \_begin: (work@dut)
            |vpiCondition:
            \_operation: , line:17:14, endln:17:20
              |vpiParent:
              \_gen_if_else: , line:17:10, endln:26:10
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@dut.q), line:17:14, endln:17:15
                |vpiParent:
                \_operation: , line:17:14, endln:17:20
                |vpiName:q
                |vpiFullName:work@dut.q
              |vpiOperand:
              \_constant: , line:17:19, endln:17:20
                |vpiParent:
                \_operation: , line:17:14, endln:17:20
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@dut.u1)
              |vpiParent:
              \_gen_if_else: , line:17:10, endln:26:10
              |vpiName:u1
              |vpiFullName:work@dut.u1
              |vpiStmt:
              \_cont_assign: , line:20:16, endln:20:25
                |vpiParent:
                \_named_begin: (work@dut.u1)
                |vpiRhs:
                \_operation: , line:20:20, endln:20:25
                  |vpiParent:
                  \_cont_assign: , line:20:16, endln:20:25
                  |vpiOpType:29
                  |vpiOperand:
                  \_ref_obj: (work@dut.u1.a), line:20:20, endln:20:21
                    |vpiParent:
                    \_operation: , line:20:20, endln:20:25
                    |vpiName:a
                    |vpiFullName:work@dut.u1.a
                  |vpiOperand:
                  \_ref_obj: (work@dut.u1.b), line:20:24, endln:20:25
                    |vpiParent:
                    \_operation: , line:20:20, endln:20:25
                    |vpiName:b
                    |vpiFullName:work@dut.u1.b
                |vpiLhs:
                \_ref_obj: (work@dut.u1.y), line:20:16, endln:20:17
                  |vpiParent:
                  \_cont_assign: , line:20:16, endln:20:25
                  |vpiName:y
                  |vpiFullName:work@dut.u1.y
            |vpiElseStmt:
            \_named_begin: (work@dut.u1)
              |vpiParent:
              \_gen_if_else: , line:17:10, endln:26:10
              |vpiName:u1
              |vpiFullName:work@dut.u1
              |vpiStmt:
              \_cont_assign: , line:25:16, endln:25:26
                |vpiParent:
                \_named_begin: (work@dut.u1)
                |vpiRhs:
                \_operation: , line:25:20, endln:25:26
                  |vpiParent:
                  \_cont_assign: , line:25:16, endln:25:26
                  |vpiOpType:6
                  |vpiOperand:
                  \_ref_obj: (work@dut.u1.a), line:25:20, endln:25:21
                    |vpiParent:
                    \_operation: , line:25:20, endln:25:26
                    |vpiName:a
                    |vpiFullName:work@dut.u1.a
                  |vpiOperand:
                  \_ref_obj: (work@dut.u1.b), line:25:25, endln:25:26
                    |vpiParent:
                    \_operation: , line:25:20, endln:25:26
                    |vpiName:b
                    |vpiFullName:work@dut.u1.b
                |vpiLhs:
                \_ref_obj: (work@dut.u1.y), line:25:16, endln:25:17
                  |vpiParent:
                  \_cont_assign: , line:25:16, endln:25:26
                  |vpiName:y
                  |vpiFullName:work@dut.u1.y
    |vpiElseStmt:
    \_named_begin: (work@dut.u2)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:u2
      |vpiFullName:work@dut.u2
      |vpiStmt:
      \_gen_case: , line:29:7, endln:40:14
        |vpiParent:
        \_named_begin: (work@dut.u2)
        |vpiCondition:
        \_ref_obj: (work@dut.u2.q), line:29:13, endln:29:14
          |vpiParent:
          \_gen_case: , line:29:7, endln:40:14
          |vpiName:q
          |vpiFullName:work@dut.u2.q
        |vpiCaseItem:
        \_case_item: 
          |vpiExpr:
          \_constant: , line:30:9, endln:30:10
            |vpiParent:
            \_case_item: 
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiStmt:
          \_begin: 
            |vpiParent:
            \_case_item: 
        |vpiCaseItem:
        \_case_item: 
          |vpiStmt:
          \_named_begin: (u1)
            |vpiParent:
            \_case_item: 
            |vpiName:u1
            |vpiStmt:
            \_cont_assign: , line:38:20, endln:38:30
              |vpiParent:
              \_named_begin: (u1)
              |vpiRhs:
              \_operation: , line:38:24, endln:38:30
                |vpiParent:
                \_cont_assign: , line:38:20, endln:38:30
                |vpiOpType:31
                |vpiOperand:
                \_ref_obj: (u1.a), line:38:24, endln:38:25
                  |vpiParent:
                  \_operation: , line:38:24, endln:38:30
                  |vpiName:a
                  |vpiFullName:u1.a
                |vpiOperand:
                \_ref_obj: (u1.b), line:38:29, endln:38:30
                  |vpiParent:
                  \_operation: , line:38:24, endln:38:30
                  |vpiName:b
                  |vpiFullName:u1.b
              |vpiLhs:
              \_ref_obj: (u1.y), line:38:20, endln:38:21
                |vpiParent:
                \_cont_assign: , line:38:20, endln:38:30
                |vpiName:y
                |vpiFullName:u1.y
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.p), line:2:13, endln:2:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:3, endln:2:25
      |vpiParent:
      \_parameter: (work@dut.p), line:2:13, endln:2:14
    |vpiName:p
    |vpiFullName:work@dut.p
  |vpiParameter:
  \_parameter: (work@dut.q), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:2:3, endln:2:25
      |vpiParent:
      \_parameter: (work@dut.q), line:2:20, endln:2:21
    |vpiName:q
    |vpiFullName:work@dut.q
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiRhs:
    \_constant: , line:2:17, endln:2:18
      |vpiParent:
      \_param_assign: , line:2:13, endln:2:18
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:3, endln:2:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.p), line:2:13, endln:2:14
  |vpiParamAssign:
  \_param_assign: , line:2:20, endln:2:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiRhs:
    \_constant: , line:2:24, endln:2:25
      |vpiParent:
      \_param_assign: , line:2:20, endln:2:25
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:2:3, endln:2:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.q), line:2:20, endln:2:21
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:18, endln:1:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiTypespec:
    \_logic_typespec: , line:1:18, endln:1:18
      |vpiParent:
      \_logic_net: (work@dut.a), line:1:18, endln:1:19
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiTypespec:
    \_logic_typespec: , line:1:27, endln:1:27
      |vpiParent:
      \_logic_net: (work@dut.b), line:1:27, endln:1:28
    |vpiName:b
    |vpiFullName:work@dut.b
  |vpiNet:
  \_logic_net: (work@dut.y), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiTypespec:
    \_logic_typespec: , line:1:37, endln:1:37
    |vpiName:y
    |vpiFullName:work@dut.y
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:18, endln:1:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a), line:1:18, endln:1:19
      |vpiParent:
      \_port: (a), line:1:18, endln:1:19
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:18, endln:1:19
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:18
  |vpiPort:
  \_port: (b), line:1:27, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:1:27, endln:1:28
      |vpiParent:
      \_port: (b), line:1:27, endln:1:28
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:27, endln:1:28
    |vpiTypedef:
    \_logic_typespec: , line:1:27, endln:1:27
  |vpiPort:
  \_port: (y), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.y), line:1:37, endln:1:38
      |vpiParent:
      \_port: (y), line:1:37, endln:1:38
      |vpiName:y
      |vpiFullName:work@dut.y
      |vpiActual:
      \_logic_net: (work@dut.y), line:1:37, endln:1:38
    |vpiTypedef:
    \_logic_typespec: , line:1:37, endln:1:37
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.u2), line:28:5, endln:41:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:u2
    |vpiFullName:work@dut.u2
    |vpiGenScope:
    \_gen_scope: (work@dut.u2), line:28:5, endln:41:8
      |vpiParent:
      \_gen_scope_array: (work@dut.u2), line:28:5, endln:41:8
      |vpiFullName:work@dut.u2
      |vpiGenScopeArray:
      \_gen_scope_array: (work@dut.u2.u1), line:29:7, endln:40:14
        |vpiParent:
        \_gen_scope: (work@dut.u2), line:28:5, endln:41:8
        |vpiName:u1
        |vpiFullName:work@dut.u2.u1
        |vpiGenScope:
        \_gen_scope: (work@dut.u2.u1), line:29:7, endln:40:14
          |vpiParent:
          \_gen_scope_array: (work@dut.u2.u1), line:29:7, endln:40:14
          |vpiFullName:work@dut.u2.u1
          |vpiContAssign:
          \_cont_assign: , line:38:20, endln:38:30
            |vpiParent:
            \_gen_scope: (work@dut.u2.u1), line:29:7, endln:40:14
            |vpiRhs:
            \_operation: , line:38:24, endln:38:30
              |vpiParent:
              \_cont_assign: , line:38:20, endln:38:30
              |vpiOpType:31
              |vpiOperand:
              \_ref_obj: (work@dut.u2.u1.a), line:38:24, endln:38:25
                |vpiParent:
                \_operation: , line:38:24, endln:38:30
                |vpiName:a
                |vpiFullName:work@dut.u2.u1.a
              |vpiOperand:
              \_ref_obj: (work@dut.u2.u1.b), line:38:29, endln:38:30
                |vpiParent:
                \_operation: , line:38:24, endln:38:30
                |vpiName:b
                |vpiFullName:work@dut.u2.u1.b
            |vpiLhs:
            \_ref_obj: (work@dut.u2.u1.y), line:38:20, endln:38:21
              |vpiParent:
              \_cont_assign: , line:38:20, endln:38:30
              |vpiName:y
              |vpiFullName:work@dut.u2.u1.y
              |vpiActual:
              \_logic_net: (work@dut.y), line:1:37, endln:1:38
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'p' of type 'parameter'
    Object 'q' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'p' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'q' of type 'parameter'
      Object '' of type 'constant'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
    Object 'y' of type 'logic_net'
  Object 'work@dut' of type 'module_inst'
    Object 'p' of type 'parameter'
    Object 'q' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'p' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'q' of type 'parameter'
      Object '' of type 'constant'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'u2' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'u1' of type 'gen_scope_array'
          Object '' of type 'gen_scope'
            Object '' of type 'cont_assign'
              Object 'y' of type 'ref_obj'
              Object '' of type 'operation'
                Object 'a' of type 'ref_obj'
                Object 'b' of type 'ref_obj'
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <Surelog/tests/GenerateAssigns/top.v:1.1-43.10> str='\dut'
      AST_PARAMETER <Surelog/tests/GenerateAssigns/top.v:2.13-2.18> str='\p' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000010'(32) range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <Surelog/tests/GenerateAssigns/top.v:2.20-2.25> str='\q' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
        AST_RANGE <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <Surelog/tests/GenerateAssigns/top.v:1.18-1.19> str='\a' input logic port=1 range=[0:0]
      AST_WIRE <Surelog/tests/GenerateAssigns/top.v:1.27-1.28> str='\b' input logic port=2 range=[0:0]
      AST_WIRE <Surelog/tests/GenerateAssigns/top.v:1.37-1.38> str='\y' output logic port=3 range=[0:0]
      AST_GENBLOCK <Surelog/tests/GenerateAssigns/top.v:28.5-41.8> str='\u2'
        AST_GENBLOCK <Surelog/tests/GenerateAssigns/top.v:29.7-40.14> str='\u1'
          AST_ASSIGN <Surelog/tests/GenerateAssigns/top.v:38.20-38.30>
            AST_IDENTIFIER <Surelog/tests/GenerateAssigns/top.v:38.20-38.21> str='\y'
            AST_BIT_XNOR <Surelog/tests/GenerateAssigns/top.v:38.24-38.30>
              AST_IDENTIFIER <Surelog/tests/GenerateAssigns/top.v:38.24-38.25> str='\a'
              AST_IDENTIFIER <Surelog/tests/GenerateAssigns/top.v:38.29-38.30> str='\b'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(a, b, y);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      input a;
      input b;
      output y;
      /** AST_GENBLOCK **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <Surelog/tests/GenerateAssigns/top.v:1.1-43.10> str='\dut' basic_prep
      AST_PARAMETER <Surelog/tests/GenerateAssigns/top.v:2.13-2.18> str='\p' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <Surelog/tests/GenerateAssigns/top.v:2.20-2.25> str='\q' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
        AST_RANGE <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/../Surelog/tests/GenerateAssigns/top.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <Surelog/tests/GenerateAssigns/top.v:1.18-1.19> str='\a' input logic basic_prep port=1 range=[0:0]
      AST_WIRE <Surelog/tests/GenerateAssigns/top.v:1.27-1.28> str='\b' input logic basic_prep port=2 range=[0:0]
      AST_WIRE <Surelog/tests/GenerateAssigns/top.v:1.37-1.38> str='\y' output logic basic_prep port=3 range=[0:0]
      AST_GENBLOCK <Surelog/tests/GenerateAssigns/top.v:28.5-41.8> str='\u2' basic_prep
      AST_ASSIGN <Surelog/tests/GenerateAssigns/top.v:38.20-38.30> basic_prep
        AST_IDENTIFIER <Surelog/tests/GenerateAssigns/top.v:38.20-38.21> str='\y' basic_prep
        AST_BIT_XNOR <Surelog/tests/GenerateAssigns/top.v:38.24-38.30> basic_prep
          AST_IDENTIFIER <Surelog/tests/GenerateAssigns/top.v:38.24-38.25> str='\a' basic_prep
          AST_IDENTIFIER <Surelog/tests/GenerateAssigns/top.v:38.29-38.30> str='\b' basic_prep
      AST_GENBLOCK <Surelog/tests/GenerateAssigns/top.v:29.7-40.14> str='\u2.u1' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(a, b, y);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      input a;
      input b;
      output y;
      /** AST_GENBLOCK **/
      assign y = (a)~^(b);
      /** AST_GENBLOCK **/
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \dut

2.1.2. Analyzing design hierarchy..
Top module:  \dut
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dut..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dut.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== dut ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $xnor                           1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os) */
Dumping module `\dut'.

(* top =  1  *)
(* src = "Surelog/tests/GenerateAssigns/top.v:1.1-43.10" *)
module dut(a, b, y);
  (* src = "Surelog/tests/GenerateAssigns/top.v:1.18-1.19" *)
  input a;
  wire a;
  (* src = "Surelog/tests/GenerateAssigns/top.v:1.27-1.28" *)
  input b;
  wire b;
  (* src = "Surelog/tests/GenerateAssigns/top.v:1.37-1.38" *)
  output y;
  wire y;
  assign y = a ~^ (* src = "Surelog/tests/GenerateAssigns/top.v:38.24-38.30" *) b;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\dut'.


Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

