Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/wisig/sam/basic hps/AGFB014/ip/subsys_jtg_mst/jtag_clk.ip" --block-symbol-file --output-directory="/home/wisig/sam/basic hps/AGFB014/ip/subsys_jtg_mst/jtag_clk" --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/wisig/sam/basic hps/AGFB014/ip/subsys_jtg_mst/jtag_clk.ip" --synthesis=VERILOG --output-directory="/home/wisig/sam/basic hps/AGFB014/ip/subsys_jtg_mst/jtag_clk" --family=Agilex --part=AGFB014R24B2E2V
Info: jtag_clk: "Transforming system: jtag_clk"
Info: jtag_clk: "Naming system components in system: jtag_clk"
Info: jtag_clk: "Processing generation queue"
Info: jtag_clk: "Generating: jtag_clk"
Info: jtag_clk: Done "jtag_clk" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
