#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr  4 15:20:16 2022
# Process ID: 4816
# Current directory: C:/Peripheral/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1
# Command line: vivado.exe -log swerv_soc_axi2wb_intcon_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_axi2wb_intcon_wrapper_0_0.tcl
# Log file: C:/Peripheral/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1/swerv_soc_axi2wb_intcon_wrapper_0_0.vds
# Journal file: C:/Peripheral/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source swerv_soc_axi2wb_intcon_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Peripheral/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top swerv_soc_axi2wb_intcon_wrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8948 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in wb_mux with formal parameter declaration list [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/wb_mux.v:87]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 639.305 ; gain = 249.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_axi2wb_intcon_wrapper_0_0' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_axi2wb_intcon_wrapper_0_0/synth/swerv_soc_axi2wb_intcon_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi2wb_intcon_wrapper' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_intercon_wr' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon_wr.v:21]
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:7]
	Parameter NoMasters bound to: 3 - type: integer 
	Parameter NoSlaves bound to: 3 - type: integer 
	Parameter AxiIdWidthMasters bound to: 4 - type: integer 
	Parameter AxiIdUsed bound to: 4 - type: integer 
	Parameter AxiIdWidthSlaves bound to: 32'b00000000000000000000000000000110 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiStrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter xbar_cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter xbar_cfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter xbar_cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter xbar_cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter xbar_cfg[FallThrough] bound to: 1'b0 
	Parameter xbar_cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter xbar_cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter xbar_cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter xbar_cfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter AddrMap bound to: 288'b000000000000000000000000000000001000000000000000000000000000000010000000000000000100000000000000000000000000000000000000000000010000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000101000000000010000000000000000000010000000001000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_xbar.sv:18]
	Parameter Cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter ATOPs bound to: 1'b0 
	Parameter cfg_NoMstPorts bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/addr_decode.sv:30]
	Parameter NoIndices bound to: 3 - type: integer 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (1#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:18]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000100 
	Parameter MaxTrans bound to: 10 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (2#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:539]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoCounters bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (3#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:589]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (4#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:539]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (5#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (5#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (5#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'lzc' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (6#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (7#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (7#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (7#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (7#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (8#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_demux.sv:18]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (8#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (8#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (8#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (8#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (10#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 3 - type: integer 
	Parameter MaxWTrans bound to: 6 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000010 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/lzc.sv:25]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (11#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (12#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (13#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_xbar.sv:18]
WARNING: [Synth 8-3848] Net masters_req[2][aw][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[2][w][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[2][ar][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[1][aw][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[1][w][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[1][ar][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[0][aw][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[0][w][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net masters_req[0][ar][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:281]
WARNING: [Synth 8-3848] Net slaves_resp[2][b][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:284]
WARNING: [Synth 8-3848] Net slaves_resp[2][r][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:284]
WARNING: [Synth 8-3848] Net slaves_resp[1][b][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:284]
WARNING: [Synth 8-3848] Net slaves_resp[1][r][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:284]
WARNING: [Synth 8-3848] Net slaves_resp[0][b][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:284]
WARNING: [Synth 8-3848] Net slaves_resp[0][r][user] in module/entity axi_intercon does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (14#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon_wr' (15#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi_intercon_wr.v:21]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter IW bound to: 0 - type: integer 
	Parameter STATESIZE bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter AWACK bound to: 4'b0001 
	Parameter WBWACK bound to: 4'b0010 
	Parameter WBRACK1 bound to: 4'b0011 
	Parameter WBR2 bound to: 4'b0100 
	Parameter WBRACK2 bound to: 4'b0101 
	Parameter BAXI bound to: 4'b0110 
	Parameter RRAXI bound to: 4'b0111 
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:133]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:134]
WARNING: [Synth 8-6014] Unused sequential element aw_req_reg was removed.  [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:130]
WARNING: [Synth 8-6014] Unused sequential element w_req_reg was removed.  [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:131]
WARNING: [Synth 8-6014] Unused sequential element ar_req_reg was removed.  [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:132]
WARNING: [Synth 8-6014] Unused sequential element hi_32b_w_reg was removed.  [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:171]
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (16#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'i_awaddr' does not match port width (16) of module 'axi2wb' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:603]
WARNING: [Synth 8-689] width (32) of port connection 'i_araddr' does not match port width (16) of module 'axi2wb' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:607]
WARNING: [Synth 8-7023] instance 'axi2wb' of module 'axi2wb' has 33 connections declared, but only 26 given [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:589]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/wb_mux.v:45]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter num_slaves bound to: 7 - type: integer 
	Parameter MATCH_ADDR bound to: 224'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000100000100000000000000000000000001000100000000000000000000000000010010000000000000000000000000000101000000000000000000000000000010000000000000 
	Parameter MATCH_MASK bound to: 224'b11111111111111111111000000000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111000000000000 
	Parameter slave_sel_bits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (17#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (18#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/wb_intercon.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'wb_gpio_adr_o' does not match port width (32) of module 'wb_intercon' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:690]
WARNING: [Synth 8-7023] instance 'wb_intercon0' of module 'wb_intercon' has 98 connections declared, but only 91 given [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:626]
WARNING: [Synth 8-3848] Net io_bresp in module/entity axi2wb_intcon_wrapper does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:311]
WARNING: [Synth 8-3848] Net io_rresp in module/entity axi2wb_intcon_wrapper does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:316]
WARNING: [Synth 8-3848] Net wb_io_cti_i in module/entity axi2wb_intcon_wrapper does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:339]
WARNING: [Synth 8-3848] Net wb_io_bte_i in module/entity axi2wb_intcon_wrapper does not have driver. [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:340]
INFO: [Synth 8-6155] done synthesizing module 'axi2wb_intcon_wrapper' (19#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_axi2wb_intcon_wrapper_0_0' (20#1) [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_axi2wb_intcon_wrapper_0_0/synth/swerv_soc_axi2wb_intcon_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design wb_mux has unconnected port wb_rst_i
WARNING: [Synth 8-3331] design axi2wb has unconnected port i_awaddr[2]
WARNING: [Synth 8-3331] design axi2wb has unconnected port i_awaddr[1]
WARNING: [Synth 8-3331] design axi2wb has unconnected port i_awaddr[0]
WARNING: [Synth 8-3331] design axi2wb has unconnected port i_araddr[1]
WARNING: [Synth 8-3331] design axi2wb has unconnected port i_araddr[0]
WARNING: [Synth 8-3331] design axi_id_prepend has unconnected port mst_b_chans_i[0][id][5]
WARNING: [Synth 8-3331] design axi_id_prepend has unconnected port mst_b_chans_i[0][id][4]
WARNING: [Synth 8-3331] design axi_id_prepend has unconnected port mst_r_chans_i[0][id][5]
WARNING: [Synth 8-3331] design axi_id_prepend has unconnected port mst_r_chans_i[0][id][4]
WARNING: [Synth 8-3331] design spill_register__parameterized7 has unconnected port clk_i
WARNING: [Synth 8-3331] design spill_register__parameterized7 has unconnected port rst_ni
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized2 has unconnected port rr_i[1]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized2 has unconnected port rr_i[0]
WARNING: [Synth 8-3331] design spill_register__parameterized5 has unconnected port clk_i
WARNING: [Synth 8-3331] design spill_register__parameterized5 has unconnected port rst_ni
WARNING: [Synth 8-3331] design spill_register__parameterized0 has unconnected port clk_i
WARNING: [Synth 8-3331] design spill_register__parameterized0 has unconnected port rst_ni
WARNING: [Synth 8-3331] design fifo_v3__parameterized3 has unconnected port testmode_i
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized1 has unconnected port rr_i[1]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized1 has unconnected port rr_i[0]
WARNING: [Synth 8-3331] design fifo_v3__parameterized2 has unconnected port testmode_i
WARNING: [Synth 8-3331] design fifo_v3__parameterized1 has unconnected port testmode_i
WARNING: [Synth 8-3331] design fifo_v3__parameterized0 has unconnected port testmode_i
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][31]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][30]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][29]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][28]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][27]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][26]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][25]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][24]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][23]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][22]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][21]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][20]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][19]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][18]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][17]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][16]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][15]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][14]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][13]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][12]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][11]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][10]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][9]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][8]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][7]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][6]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][5]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][4]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][3]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][addr][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][7]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][6]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][5]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][4]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][3]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][len][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][size][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][size][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][size][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][burst][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][burst][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][lock]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][cache][3]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][cache][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][cache][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][cache][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][prot][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][prot][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][prot][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][qos][3]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][qos][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][qos][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][qos][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][region][3]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][region][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][region][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][region][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][atop][5]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][atop][4]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][atop][3]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][atop][2]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][atop][1]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][atop][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[aw][user][0]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][63]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][62]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][61]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][60]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][59]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][58]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][57]
WARNING: [Synth 8-3331] design axi_err_slv has unconnected port slv_req_i[w][data][56]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 715.977 ; gain = 325.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 715.977 ; gain = 325.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 715.977 ; gain = 325.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/fifo_v3.sv:85]
INFO: [Synth 8-4471] merging register 'o_wb_stb_reg' into 'o_wb_cyc_reg' [c:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/9426/axi2wb.v:123]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'axi2wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   AWACK |                              001 |                             0001
                  WBWACK |                              010 |                             0010
                    BAXI |                              011 |                             0110
                 WBRACK1 |                              100 |                             0011
                    WBR2 |                              101 |                             0100
                 WBRACK2 |                              110 |                             0101
                   RRAXI |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi2wb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 903.934 ; gain = 513.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 96    
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 15    
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 36    
	                6 Bit    Registers := 26    
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 130   
	                3 Bit    Registers := 66    
	                2 Bit    Registers := 209   
	                1 Bit    Registers := 111   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     14 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 24    
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 291   
	   2 Input      4 Bit        Muxes := 167   
	   4 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 119   
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 117   
	   6 Input      2 Bit        Muxes := 96    
	   3 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 528   
	   6 Input      1 Bit        Muxes := 192   
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addr_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module spill_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 32    
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
Module axi_demux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module lzc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module spill_register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module spill_register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module axi_xbar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
Module axi2wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 17    
Module wb_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
Module axi2wb_intcon_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[1][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/mem_q_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][qos][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][region][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][region][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][prot][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][prot][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][cache][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][cache][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][lock]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][lock]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][lock]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][burst][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][burst][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][size][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][4]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][5]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][6]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][len][7]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][len][7]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][4]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][5]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][6]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][7]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][8]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][9]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][10]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][11]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][13]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][14]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][16]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][17]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][18]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][19]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][20]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][21]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][23]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][24]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][25]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][26]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][27]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][28]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][29]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][30]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][31]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][31]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][0]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.rr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][id][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][2]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_w_fifo/mem_q_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][3] )
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[3][id][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[3][id][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[2][id][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[2][id][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[1][id][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[1][id][1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[0][id][3]' (FDCE) to 'inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/mem_q_reg[0][id][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_intercon3/axi_intercon2/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:03 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:09 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:15 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:02:15 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:16 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:16 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    90|
|2     |LUT1   |   119|
|3     |LUT2   |   705|
|4     |LUT3   |   721|
|5     |LUT4   |   496|
|6     |LUT5   |   827|
|7     |LUT6   |   920|
|8     |MUXF7  |     5|
|9     |MUXF8  |     1|
|10    |FDCE   |  2216|
|11    |FDRE   |   145|
|12    |FDSE   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------+------+
|      |Instance                                         |Module                             |Cells |
+------+-------------------------------------------------+-----------------------------------+------+
|1     |top                                              |                                   |  6270|
|2     |  inst                                           |axi2wb_intcon_wrapper              |  6270|
|3     |    axi2wb                                       |axi2wb                             |   299|
|4     |    axi_intercon3                                |axi_intercon_wr                    |  5958|
|5     |      axi_intercon2                              |axi_intercon                       |  5958|
|6     |        axi_xbar                                 |axi_xbar                           |  5958|
|7     |          \gen_mst_port_mux[0].i_axi_mux         |axi_mux                            |   328|
|8     |            \gen_mux.i_ar_arbiter                |rr_arb_tree__parameterized2_109    |    31|
|9     |            \gen_mux.i_ar_spill_reg              |spill_register__parameterized6_110 |    74|
|10    |            \gen_mux.i_aw_arbiter                |rr_arb_tree__parameterized1_111    |     9|
|11    |            \gen_mux.i_aw_spill_reg              |spill_register__parameterized4_112 |    71|
|12    |            \gen_mux.i_w_fifo                    |fifo_v3__parameterized3_113        |   142|
|13    |          \gen_mst_port_mux[1].i_axi_mux         |axi_mux_0                          |   648|
|14    |            \gen_mux.i_ar_arbiter                |rr_arb_tree__parameterized2_104    |    78|
|15    |            \gen_mux.i_ar_spill_reg              |spill_register__parameterized6_105 |   211|
|16    |            \gen_mux.i_aw_arbiter                |rr_arb_tree__parameterized1_106    |     9|
|17    |            \gen_mux.i_aw_spill_reg              |spill_register__parameterized4_107 |   215|
|18    |            \gen_mux.i_w_fifo                    |fifo_v3__parameterized3_108        |   134|
|19    |          \gen_mst_port_mux[2].i_axi_mux         |axi_mux_1                          |   645|
|20    |            \gen_mux.i_ar_arbiter                |rr_arb_tree__parameterized2        |    76|
|21    |            \gen_mux.i_ar_spill_reg              |spill_register__parameterized6     |   211|
|22    |            \gen_mux.i_aw_arbiter                |rr_arb_tree__parameterized1        |     9|
|23    |            \gen_mux.i_aw_spill_reg              |spill_register__parameterized4     |   213|
|24    |            \gen_mux.i_w_fifo                    |fifo_v3__parameterized3            |   135|
|25    |          \gen_slv_port_demux[0].i_axi_demux     |axi_demux                          |   733|
|26    |            \gen_demux.i_ar_id_counter           |axi_demux_id_counters_85           |   225|
|27    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_88                   |    13|
|28    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_89                   |    11|
|29    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_90                   |    11|
|30    |              \gen_counters[12].i_in_flight_cnt  |delta_counter_91                   |    11|
|31    |              \gen_counters[13].i_in_flight_cnt  |delta_counter_92                   |    11|
|32    |              \gen_counters[14].i_in_flight_cnt  |delta_counter_93                   |    18|
|33    |              \gen_counters[15].i_in_flight_cnt  |delta_counter_94                   |    11|
|34    |              \gen_counters[1].i_in_flight_cnt   |delta_counter_95                   |    13|
|35    |              \gen_counters[2].i_in_flight_cnt   |delta_counter_96                   |    13|
|36    |              \gen_counters[3].i_in_flight_cnt   |delta_counter_97                   |    13|
|37    |              \gen_counters[4].i_in_flight_cnt   |delta_counter_98                   |    13|
|38    |              \gen_counters[5].i_in_flight_cnt   |delta_counter_99                   |    15|
|39    |              \gen_counters[6].i_in_flight_cnt   |delta_counter_100                  |    14|
|40    |              \gen_counters[7].i_in_flight_cnt   |delta_counter_101                  |    14|
|41    |              \gen_counters[8].i_in_flight_cnt   |delta_counter_102                  |    11|
|42    |              \gen_counters[9].i_in_flight_cnt   |delta_counter_103                  |    12|
|43    |            \gen_demux.i_ar_spill_reg            |spill_register__parameterized2_86  |   391|
|44    |            \gen_demux.i_r_mux                   |rr_arb_tree__parameterized0_87     |   116|
|45    |          \gen_slv_port_demux[0].i_axi_err_slv   |axi_err_slv                        |   101|
|46    |            i_r_counter                          |counter_82                         |    23|
|47    |              i_counter                          |delta_counter__parameterized0_84   |    23|
|48    |            i_r_fifo                             |fifo_v3__parameterized2_83         |    77|
|49    |          \gen_slv_port_demux[1].i_axi_demux     |axi_demux_2                        |  1715|
|50    |            \gen_demux.i_ar_id_counter           |axi_demux_id_counters_43           |   250|
|51    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_66                   |    15|
|52    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_67                   |    13|
|53    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_68                   |    14|
|54    |              \gen_counters[12].i_in_flight_cnt  |delta_counter_69                   |    12|
|55    |              \gen_counters[13].i_in_flight_cnt  |delta_counter_70                   |    13|
|56    |              \gen_counters[14].i_in_flight_cnt  |delta_counter_71                   |    12|
|57    |              \gen_counters[15].i_in_flight_cnt  |delta_counter_72                   |    13|
|58    |              \gen_counters[1].i_in_flight_cnt   |delta_counter_73                   |    13|
|59    |              \gen_counters[2].i_in_flight_cnt   |delta_counter_74                   |    13|
|60    |              \gen_counters[3].i_in_flight_cnt   |delta_counter_75                   |    15|
|61    |              \gen_counters[4].i_in_flight_cnt   |delta_counter_76                   |    12|
|62    |              \gen_counters[5].i_in_flight_cnt   |delta_counter_77                   |    13|
|63    |              \gen_counters[6].i_in_flight_cnt   |delta_counter_78                   |    12|
|64    |              \gen_counters[7].i_in_flight_cnt   |delta_counter_79                   |    14|
|65    |              \gen_counters[8].i_in_flight_cnt   |delta_counter_80                   |    12|
|66    |              \gen_counters[9].i_in_flight_cnt   |delta_counter_81                   |    12|
|67    |            \gen_demux.i_ar_spill_reg            |spill_register__parameterized2_44  |   472|
|68    |            \gen_demux.i_aw_id_counter           |axi_demux_id_counters_45           |   265|
|69    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_50                   |    13|
|70    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_51                   |    13|
|71    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_52                   |    16|
|72    |              \gen_counters[12].i_in_flight_cnt  |delta_counter_53                   |    15|
|73    |              \gen_counters[13].i_in_flight_cnt  |delta_counter_54                   |    15|
|74    |              \gen_counters[14].i_in_flight_cnt  |delta_counter_55                   |    14|
|75    |              \gen_counters[15].i_in_flight_cnt  |delta_counter_56                   |    15|
|76    |              \gen_counters[1].i_in_flight_cnt   |delta_counter_57                   |    13|
|77    |              \gen_counters[2].i_in_flight_cnt   |delta_counter_58                   |    13|
|78    |              \gen_counters[3].i_in_flight_cnt   |delta_counter_59                   |    13|
|79    |              \gen_counters[4].i_in_flight_cnt   |delta_counter_60                   |    13|
|80    |              \gen_counters[5].i_in_flight_cnt   |delta_counter_61                   |    15|
|81    |              \gen_counters[6].i_in_flight_cnt   |delta_counter_62                   |    13|
|82    |              \gen_counters[7].i_in_flight_cnt   |delta_counter_63                   |    13|
|83    |              \gen_counters[8].i_in_flight_cnt   |delta_counter_64                   |    15|
|84    |              \gen_counters[9].i_in_flight_cnt   |delta_counter_65                   |    14|
|85    |            \gen_demux.i_aw_spill_reg            |spill_register_46                  |   484|
|86    |            \gen_demux.i_b_mux                   |rr_arb_tree_47                     |    47|
|87    |            \gen_demux.i_r_mux                   |rr_arb_tree__parameterized0_48     |   118|
|88    |            \gen_demux.i_w_fifo                  |fifo_v3_49                         |    77|
|89    |          \gen_slv_port_demux[1].i_axi_err_slv   |axi_err_slv_3                      |   173|
|90    |            i_b_fifo                             |fifo_v3__parameterized1_38         |    22|
|91    |            i_r_counter                          |counter_39                         |    23|
|92    |              i_counter                          |delta_counter__parameterized0_42   |    23|
|93    |            i_r_fifo                             |fifo_v3__parameterized2_40         |    83|
|94    |            i_w_fifo                             |fifo_v3__parameterized0_41         |    44|
|95    |          \gen_slv_port_demux[2].i_axi_demux     |axi_demux_4                        |  1417|
|96    |            \gen_demux.i_ar_id_counter           |axi_demux_id_counters              |   188|
|97    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_22                   |    13|
|98    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_23                   |    11|
|99    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_24                   |    11|
|100   |              \gen_counters[12].i_in_flight_cnt  |delta_counter_25                   |    11|
|101   |              \gen_counters[13].i_in_flight_cnt  |delta_counter_26                   |    12|
|102   |              \gen_counters[14].i_in_flight_cnt  |delta_counter_27                   |    11|
|103   |              \gen_counters[15].i_in_flight_cnt  |delta_counter_28                   |    11|
|104   |              \gen_counters[1].i_in_flight_cnt   |delta_counter_29                   |    13|
|105   |              \gen_counters[2].i_in_flight_cnt   |delta_counter_30                   |    11|
|106   |              \gen_counters[3].i_in_flight_cnt   |delta_counter_31                   |    11|
|107   |              \gen_counters[4].i_in_flight_cnt   |delta_counter_32                   |    13|
|108   |              \gen_counters[5].i_in_flight_cnt   |delta_counter_33                   |    11|
|109   |              \gen_counters[6].i_in_flight_cnt   |delta_counter_34                   |    11|
|110   |              \gen_counters[7].i_in_flight_cnt   |delta_counter_35                   |    11|
|111   |              \gen_counters[8].i_in_flight_cnt   |delta_counter_36                   |    11|
|112   |              \gen_counters[9].i_in_flight_cnt   |delta_counter_37                   |    12|
|113   |            \gen_demux.i_ar_spill_reg            |spill_register__parameterized2     |   353|
|114   |            \gen_demux.i_aw_id_counter           |axi_demux_id_counters_6            |   188|
|115   |              \gen_counters[0].i_in_flight_cnt   |delta_counter                      |    13|
|116   |              \gen_counters[10].i_in_flight_cnt  |delta_counter_7                    |    12|
|117   |              \gen_counters[11].i_in_flight_cnt  |delta_counter_8                    |    11|
|118   |              \gen_counters[12].i_in_flight_cnt  |delta_counter_9                    |    11|
|119   |              \gen_counters[13].i_in_flight_cnt  |delta_counter_10                   |    11|
|120   |              \gen_counters[14].i_in_flight_cnt  |delta_counter_11                   |    11|
|121   |              \gen_counters[15].i_in_flight_cnt  |delta_counter_12                   |    11|
|122   |              \gen_counters[1].i_in_flight_cnt   |delta_counter_13                   |    13|
|123   |              \gen_counters[2].i_in_flight_cnt   |delta_counter_14                   |    14|
|124   |              \gen_counters[3].i_in_flight_cnt   |delta_counter_15                   |    11|
|125   |              \gen_counters[4].i_in_flight_cnt   |delta_counter_16                   |    11|
|126   |              \gen_counters[5].i_in_flight_cnt   |delta_counter_17                   |    11|
|127   |              \gen_counters[6].i_in_flight_cnt   |delta_counter_18                   |    11|
|128   |              \gen_counters[7].i_in_flight_cnt   |delta_counter_19                   |    11|
|129   |              \gen_counters[8].i_in_flight_cnt   |delta_counter_20                   |    11|
|130   |              \gen_counters[9].i_in_flight_cnt   |delta_counter_21                   |    11|
|131   |            \gen_demux.i_aw_spill_reg            |spill_register                     |   431|
|132   |            \gen_demux.i_b_mux                   |rr_arb_tree                        |    55|
|133   |            \gen_demux.i_r_mux                   |rr_arb_tree__parameterized0        |   117|
|134   |            \gen_demux.i_w_fifo                  |fifo_v3                            |    83|
|135   |          \gen_slv_port_demux[2].i_axi_err_slv   |axi_err_slv_5                      |   138|
|136   |            i_b_fifo                             |fifo_v3__parameterized1            |    20|
|137   |            i_r_counter                          |counter                            |    23|
|138   |              i_counter                          |delta_counter__parameterized0      |    23|
|139   |            i_r_fifo                             |fifo_v3__parameterized2            |    67|
|140   |            i_w_fifo                             |fifo_v3__parameterized0            |    27|
|141   |    wb_intercon0                                 |wb_intercon                        |     1|
|142   |      wb_mux_io                                  |wb_mux                             |     1|
+------+-------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1199.207 ; gain = 809.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 649 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1199.207 ; gain = 809.121
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:02:16 . Memory (MB): peak = 1199.207 ; gain = 809.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1199.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1199.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:26 . Memory (MB): peak = 1199.207 ; gain = 811.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1199.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Peripheral/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1/swerv_soc_axi2wb_intcon_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1444.816 ; gain = 245.609
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP swerv_soc_axi2wb_intcon_wrapper_0_0, cache-ID = c2e649626081adea
INFO: [Coretcl 2-1174] Renamed 141 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1448.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Peripheral/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1/swerv_soc_axi2wb_intcon_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_axi2wb_intcon_wrapper_0_0_utilization_synth.rpt -pb swerv_soc_axi2wb_intcon_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 15:23:14 2022...
