/*
 * Copyright (C) 2019-2020 Advanced Micro Devices, Inc. All rights reserved.
 */

#ifndef _ISP_MERO_SHIFT_HEADER
#define _ISP_MERO_SHIFT_HEADER

// ISP_MIPI_PHY0_REG0
#define ISP_MIPI_PHY0_REG0__shutdownz__SHIFT               0x00000000
#define ISP_MIPI_PHY0_REG0__rstz__SHIFT                    0x00000001
// ISP_MIPI_PHY0_REG1
#define ISP_MIPI_PHY0_REG1__basedir_0__SHIFT               0x00000000
// ISP_MIPI_PHY0_REG2
#define ISP_MIPI_PHY0_REG2__hsfreqrange__SHIFT             0x00000000
// ISP_MIPI_PHY0_REG3
#define ISP_MIPI_PHY0_REG3__cfgclkfreqrange__SHIFT         0x00000000
// ISP_MIPI_PHY0_REG4
#define ISP_MIPI_PHY0_REG4__enableclk__SHIFT               0x00000000
#define ISP_MIPI_PHY0_REG4__enable_0__SHIFT                0x00000001
#define ISP_MIPI_PHY0_REG4__enable_1__SHIFT                0x00000002
#define ISP_MIPI_PHY0_REG4__enable_2__SHIFT                0x00000003
#define ISP_MIPI_PHY0_REG4__enable_3__SHIFT                0x00000004
// ISP_MIPI_PHY0_REG5
#define ISP_MIPI_PHY0_REG5__forcerxmode_0__SHIFT           0x00000000
#define ISP_MIPI_PHY0_REG5__forcerxmode_1__SHIFT           0x00000001
#define ISP_MIPI_PHY0_REG5__forcerxmode_2__SHIFT           0x00000002
#define ISP_MIPI_PHY0_REG5__forcerxmode_3__SHIFT           0x00000003
// ISP_MIPI_PHY0_REG6
#define ISP_MIPI_PHY0_REG6__turndisable_0__SHIFT           0x00000000
// ISP_MIPI_PHY0_REG7
#define ISP_MIPI_PHY0_REG7__testclr__SHIFT                 0x00000000
// ISP_MIPI_PHY0_TESTINTERF_CMD
#define ISP_MIPI_PHY0_TESTINTERF_CMD__CMD_WDATA__SHIFT     0x00000000
#define ISP_MIPI_PHY0_TESTINTERF_CMD__CMD_ADDR__SHIFT      0x00000008
#define ISP_MIPI_PHY0_TESTINTERF_CMD__CMD_WRITE__SHIFT     0x00000018
// ISP_MIPI_PHY0_TESTINTERF_ACK
#define ISP_MIPI_PHY0_TESTINTERF_ACK__CMD_RDATA__SHIFT     0x00000000
#define ISP_MIPI_PHY0_TESTINTERF_ACK__CMD_ACK__SHIFT       0x00000010


// ISP_MIPI_CSI0_STATUS
#define ISP_MIPI_CSI0_STATUS__MIPI_STOPSTATE__SHIFT        0x00000008
#define ISP_MIPI_CSI0_STATUS__MIPI_S_STOPSTATE_CLK__SHIFT  0x0000000c
#define ISP_MIPI_CSI0_STATUS__MIPI_S_ULP_ACTIVE_NOT_CLK__SHIFT 0x0000000d

// ISP_MIPI_CSI1_STATUS
#define ISP_MIPI_CSI1_STATUS__MIPI_STOPSTATE__SHIFT        0x00000008
#define ISP_MIPI_CSI1_STATUS__MIPI_S_STOPSTATE_CLK__SHIFT  0x0000000c
#define ISP_MIPI_CSI1_STATUS__MIPI_S_ULP_ACTIVE_NOT_CLK__SHIFT 0x0000000d


// ISP_MIPI_PHY1_REG0
#define ISP_MIPI_PHY1_REG0__shutdownz__SHIFT               0x00000000
#define ISP_MIPI_PHY1_REG0__rstz__SHIFT                    0x00000001

// ISP_MIPI_PHY1_REG7
#define ISP_MIPI_PHY1_REG7__testclr__SHIFT                 0x00000000

#endif
