###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =        23328   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =        26732   # Number of read requests issued
num_writes_done                =          134   # Number of read requests issued
num_cycles                     =       548162   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            0   # Number of epochs
num_read_cmds                  =        26733   # Number of READ/READP commands
num_act_cmds                   =         3471   # Number of ACT commands
num_write_row_hits             =           71   # Number of write row buffer hits
num_pre_cmds                   =         3446   # Number of PRE commands
num_write_cmds                 =          129   # Number of WRITE/WRITEP commands
num_ondemand_pres              =         2509   # Number of ondemend PRE commands
num_ref_cmds                   =          105   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =        26176   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        26299   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =       521986   # Cyles of rank active rank.0
rank_active_cycles.1           =       521863   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        11290   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4634   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3889   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3073   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1714   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1515   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          434   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          198   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           70   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           16   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           34   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        23143   # Read request latency (cycles)
read_latency[40-59]            =          761   # Read request latency (cycles)
read_latency[60-79]            =         2321   # Read request latency (cycles)
read_latency[80-99]            =           96   # Read request latency (cycles)
read_latency[100-119]          =           89   # Read request latency (cycles)
read_latency[120-139]          =           30   # Read request latency (cycles)
read_latency[140-159]          =           10   # Read request latency (cycles)
read_latency[160-179]          =            3   # Read request latency (cycles)
read_latency[180-199]          =            3   # Read request latency (cycles)
read_latency[200-]             =          276   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            8   # Write cmd latency (cycles)
write_latency[100-119]         =            2   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            5   # Write cmd latency (cycles)
write_latency[160-179]         =            8   # Write cmd latency (cycles)
write_latency[180-199]         =            2   # Write cmd latency (cycles)
write_latency[200-]            =          103   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.96768e+08   # Refresh energy
write_energy                   =       703411   # Write energy
act_energy                     =  2.82567e+07   # Activation energy
read_energy                    =  1.64248e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  4.10907e+08   # Active standby energy rank.0
act_stb_energy.1               =  4.10811e+08   # Active standby energy rank.1
pre_stb_energy.0               =  1.75903e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76729e+07   # Precharge standby energy rank.1
average_interarrival           =      20.4026   # Average request interarrival latency (cycles)
average_read_latency           =       33.982   # Average read request latency (cycles)
average_power                  =       2274.8   # Average power (mW)
average_bandwidth              =      4.18228   # Average bandwidth
total_energy                   =  1.24696e+09   # Total energy (pJ)
