# Verilog compilation output
*.vcd

# etc
*.out
*.swp

# Verilator build directory
obj_dir
