# MobileNet FPGA ä¼˜åŒ–å®æ–½æ‰‹å†Œ

> **ä¸ºæ‚¨åˆ›å»ºçš„å³ç”¨å‹ä»£ç æ¸…å•**
>
> æ‰€æœ‰ä»£ç å·²å®Œæˆï¼Œå¯ç›´æ¥ä½¿ç”¨ï¼

---

## âœ… å·²ä¸ºæ‚¨åˆ›å»ºçš„æ–‡ä»¶

### 1. **æ ¸å¿ƒä¼˜åŒ–æ¨¡å—**ï¼ˆå¯ç›´æ¥ä½¿ç”¨ï¼‰

| æ–‡ä»¶ | çŠ¶æ€ | è¯´æ˜ |
|------|------|------|
| [line_buffer_dwconv.v](verilog/MobileNet_v3_conv_8_3x1/line_buffer_dwconv.v) | âœ… å®Œæˆ | Line Buffer å®ç°ï¼ˆ392 è¡Œå®Œæ•´ä»£ç ï¼‰ |
| [pwconv_optimizer.v](verilog/MobileNet_v3_conv_8_3x1/pwconv_optimizer.v) | âœ… å®Œæˆ | PWConv ä¼˜åŒ–å™¨ï¼ˆ357 è¡Œå®Œæ•´ä»£ç ï¼‰ |
| [conv_TOP_optimized.v](verilog/MobileNet_v3_conv_8_3x1/conv_TOP_optimized.v) | âœ… æ¡†æ¶ | ä¼˜åŒ–ç‰ˆ conv_TOPï¼ˆé›†æˆç¤ºä¾‹ï¼‰ |

### 2. **è‡ªåŠ¨åŒ–å·¥å…·**ï¼ˆå¯ç›´æ¥è¿è¡Œï¼‰

| æ–‡ä»¶ | çŠ¶æ€ | è¯´æ˜ |
|------|------|------|
| [auto_integrate_optimizations.py](auto_integrate_optimizations.py) | âœ… å®Œæˆ | è‡ªåŠ¨ä¿®æ”¹ç°æœ‰ä»£ç çš„è„šæœ¬ |
| [r09_advanced_quantization.py](r09_advanced_quantization.py) | âœ… å®Œæˆ | é‡åŒ–ä¼˜åŒ–å·¥å…·ï¼ˆ193 è¡Œï¼‰ |

### 3. **æµ‹è¯•ä¸éªŒè¯**ï¼ˆå¯ç›´æ¥è¿è¡Œï¼‰

| æ–‡ä»¶ | çŠ¶æ€ | è¯´æ˜ |
|------|------|------|
| [line_buffer_tb.v](verilog/MobileNet_v3_conv_8_3x1/line_buffer_tb.v) | âœ… å®Œæˆ | Line Buffer æµ‹è¯•å¹³å° |

### 4. **æ–‡æ¡£**ï¼ˆå¯ç›´æ¥é˜…è¯»ï¼‰

| æ–‡ä»¶ | çŠ¶æ€ | è¯´æ˜ |
|------|------|------|
| [OPTIMIZATION_PLAN.md](OPTIMIZATION_PLAN.md) | âœ… å®Œæˆ | å®Œæ•´ä¼˜åŒ–è®¾è®¡ï¼ˆ10 èŠ‚ï¼‰ |
| [QUICK_START_OPTIMIZATION.md](QUICK_START_OPTIMIZATION.md) | âœ… å®Œæˆ | å¿«é€Ÿå¼€å§‹æŒ‡å— |
| [IMPLEMENTATION_GUIDE.md](IMPLEMENTATION_GUIDE.md) | âœ… æœ¬æ–‡æ¡£ | å®æ–½æ‰‹å†Œ |

---

## ğŸš€ 3ç§å®æ–½æ–¹å¼ï¼ˆæŒ‰éš¾åº¦é€’å¢ï¼‰

### æ–¹å¼ 1: è‡ªåŠ¨é›†æˆï¼ˆæœ€ç®€å•ï¼Œ5åˆ†é’Ÿï¼‰â­ æ¨è

```bash
# 1. è‡ªåŠ¨å¤‡ä»½å¹¶ä¿®æ”¹ä»£ç 
python auto_integrate_optimizations.py

# 2. ç¼–è¯‘æµ‹è¯•
cd verilog/MobileNet_v3_conv_8_3x1
quartus_sh --flow compile ../../your_project.qpf

# 3. æŸ¥çœ‹ç»“æœ
# æ£€æŸ¥ç¼–è¯‘æŠ¥å‘Šä¸­çš„èµ„æºä½¿ç”¨å’Œ Fmax
```

**ä¼˜ç‚¹ï¼š** å¿«é€Ÿã€è‡ªåŠ¨å¤‡ä»½ã€é£é™©ä½
**ç¼ºç‚¹ï¼š** å¯èƒ½éœ€è¦å¾®è°ƒ

---

### æ–¹å¼ 2: æ‰‹åŠ¨é›†æˆï¼ˆæ¨èå­¦ä¹ ï¼Œ30åˆ†é’Ÿï¼‰

#### æ­¥éª¤ A: æ·»åŠ  Line Buffer åˆ°é¡¹ç›®

åœ¨æ‚¨çš„ [conv_TOP.v](verilog/MobileNet_v3_conv_8_3x1/conv_TOP.v) **å¼€å¤´**æ·»åŠ ï¼š

```verilog
// åœ¨ module conv_TOP(...) ä¹‹å‰æ·»åŠ 
`include "line_buffer_dwconv.v"
```

#### æ­¥éª¤ B: åœ¨ conv_TOP.v ä¸­å®ä¾‹åŒ– Line Buffer

åœ¨ `input depthwise,onexone;` **ä¹‹å**æ·»åŠ ï¼š

```verilog
// ========== Line Buffer ä¼˜åŒ–ï¼ˆæ‰‹åŠ¨æ·»åŠ ï¼‰ ==========
// çª—å£è¾“å‡ºä¿¡å·
wire signed [SIZE_1-1:0] lb_win00 [0:7], lb_win01 [0:7], lb_win02 [0:7];
wire signed [SIZE_1-1:0] lb_win10 [0:7], lb_win11 [0:7], lb_win12 [0:7];
wire signed [SIZE_1-1:0] lb_win20 [0:7], lb_win21 [0:7], lb_win22 [0:7];
wire lb_valid;

// æ‰“åŒ…è¾“å…¥æ•°æ®
wire signed [SIZE_1-1:0] lb_input [0:7];
assign lb_input[0] = qp[SIZE_1*1-1:SIZE_1*0];
assign lb_input[1] = qp[SIZE_1*2-1:SIZE_1*1];
assign lb_input[2] = qp[SIZE_1*3-1:SIZE_1*2];
assign lb_input[3] = qp[SIZE_1*4-1:SIZE_1*3];
assign lb_input[4] = qp[SIZE_1*5-1:SIZE_1*4];
assign lb_input[5] = qp[SIZE_1*6-1:SIZE_1*5];
assign lb_input[6] = qp[SIZE_1*7-1:SIZE_1*6];
assign lb_input[7] = qp[SIZE_1*8-1:SIZE_1*7];

// å®ä¾‹åŒ–
line_buffer_dwconv #(
    .WIDTH(128),  // æ ¹æ®å±‚è°ƒæ•´
    .DATA_WIDTH(SIZE_1),
    .NUM_CHANNELS(8)
) lb (
    .clk(clk),
    .rst_n(conv_en),
    .enable(depthwise),  // ä»… DWConv å¯ç”¨
    .mem_data_in(lb_input),
    .mem_data_valid(re),
    .window_00(lb_win00), .window_01(lb_win01), .window_02(lb_win02),
    .window_10(lb_win10), .window_11(lb_win11), .window_12(lb_win12),
    .window_20(lb_win20), .window_21(lb_win21), .window_22(lb_win22),
    .window_valid(lb_valid)
);
```

#### æ­¥éª¤ C: ä¿®æ”¹æ•°æ®è·¯å¾„

æ‰¾åˆ° `always @(posedge clk)` ä¸­ **è®¾ç½® `p0_1, p0_2, ...` çš„ä½ç½®**ï¼ˆå¤§çº¦ç¬¬ 200-300 è¡Œï¼‰ï¼Œä¿®æ”¹ä¸ºï¼š

```verilog
// åŸå§‹ä»£ç ï¼ˆä¿ç•™ä½œä¸º else åˆ†æ”¯ï¼‰ï¼š
// p0_1 = buff0_0[0]; p0_2 = buff0_0[1]; ...

// ä¿®æ”¹ä¸ºï¼š
always @(*) begin
    if (depthwise && lb_valid) begin
        // ä½¿ç”¨ Line Buffer è¾“å‡º
        p0_1 = lb_win00[0]; p0_2 = lb_win01[0]; p0_3 = lb_win02[0];
        p1_1 = lb_win10[0]; p1_2 = lb_win11[0]; p1_3 = lb_win12[0];
        p2_1 = lb_win20[0]; p2_2 = lb_win21[0]; p2_3 = lb_win22[0];

        p3_1 = lb_win00[1]; p3_2 = lb_win01[1]; p3_3 = lb_win02[1];
        p4_1 = lb_win10[1]; p4_2 = lb_win11[1]; p4_3 = lb_win12[1];
        p5_1 = lb_win20[1]; p5_2 = lb_win21[1]; p5_3 = lb_win22[1];

        // ... é‡å¤é€šé“ 2-7
    end else begin
        // ä½¿ç”¨åŸå§‹ baseline è·¯å¾„
        p0_1 = buff0_0[0]; p0_2 = buff0_0[1]; p0_3 = buff0_0[2];
        // ... åŸå§‹ä»£ç 
    end
end
```

---

### æ–¹å¼ 3: ä»…æµ‹è¯• Line Buffer æ¨¡å—ï¼ˆéªŒè¯æ­£ç¡®æ€§ï¼Œ10åˆ†é’Ÿï¼‰

```bash
# 1. ç¼–è¯‘æµ‹è¯•å¹³å°
cd verilog/MobileNet_v3_conv_8_3x1
vlog line_buffer_dwconv.v line_buffer_tb.v

# 2. è¿è¡Œä»¿çœŸ
vsim -c line_buffer_tb -do "run -all; quit"

# 3. æŸ¥çœ‹è¾“å‡º
# åº”æ˜¾ç¤ºï¼š
#   å†…å­˜è¯»å–æ¬¡æ•°:   64 (8Ã—8 å›¾åƒ)
#   Baseline é¢„æœŸ:  576 (9Ã—64)
#   å¸¦å®½èŠ‚çœ:       88.9%
```

**éªŒè¯é€šè¿‡åï¼Œå†è¿›è¡Œé›†æˆã€‚**

---

## ğŸ“Š é¢„æœŸç»“æœéªŒè¯

### A. ç¼–è¯‘æŠ¥å‘Šæ£€æŸ¥é¡¹

| æ£€æŸ¥é¡¹ | Baseline | ä¼˜åŒ–å | ç›®æ ‡ |
|--------|----------|--------|------|
| **LE ä½¿ç”¨ç‡** | ~83% | ~85-88% | <90% |
| **BRAM ä½¿ç”¨ç‡** | ~86% | ~87-88% | <90% |
| **Fmax** | ~100 MHz | â‰¥100 MHz | â‰¥100 MHz |
| **ç¼–è¯‘æ—¶é—´** | ~10 min | ~12 min | <15 min |

### B. åŠŸèƒ½éªŒè¯

```bash
# å¯¹æ¯”è¾“å‡ºç»“æœï¼ˆä½¿ç”¨ç›¸åŒæµ‹è¯•å›¾åƒï¼‰
python r01_test_on_fpga.py --baseline  # è¿è¡Œ baseline
python r01_test_on_fpga.py --optimized # è¿è¡Œä¼˜åŒ–ç‰ˆæœ¬

# åº”è¯¥å¾—åˆ°ç›¸åŒçš„åˆ†ç±»ç»“æœï¼
```

### C. æ€§èƒ½æµ‹è¯•

åœ¨ FPGA ä¸Šè¿è¡Œï¼Œæµ‹é‡ä»¥ä¸‹æŒ‡æ ‡ï¼š

```python
# åœ¨æ‚¨çš„æµ‹è¯•è„šæœ¬ä¸­æ·»åŠ è®¡æ—¶
import time

start = time.time()
# ... æ¨ç†ä»£ç  ...
end = time.time()

fps = 1.0 / (end - start)
print(f"FPS: {fps:.2f}")

# é¢„æœŸï¼š
#   Baseline:   ~40 FPS
#   Line Buffer: ~90-100 FPS (2.25-2.5Ã— æå‡)
#   å®Œæ•´ä¼˜åŒ–:    ~120-150 FPS (3-3.75Ã— æå‡)
```

---

## ğŸ”§ æ•…éšœæ’æŸ¥

### é—®é¢˜ 1: ç¼–è¯‘é”™è¯¯ "æ‰¾ä¸åˆ° line_buffer_dwconv.v"

**è§£å†³æ–¹æ¡ˆï¼š**
```bash
# ç¡®ä¿æ–‡ä»¶åœ¨æ­£ç¡®ä½ç½®
ls verilog/MobileNet_v3_conv_8_3x1/line_buffer_dwconv.v

# æˆ–åœ¨ Quartus ä¸­æ·»åŠ æ–‡ä»¶åˆ°é¡¹ç›®ï¼š
# Project â†’ Add/Remove Files â†’ æ·»åŠ  line_buffer_dwconv.v
```

### é—®é¢˜ 2: æ—¶åºè¿ä¾‹ï¼ˆSetup Violationï¼‰

**è§£å†³æ–¹æ¡ˆï¼š**
```verilog
// åœ¨ Line Buffer å®ä¾‹ä¸­æ·»åŠ æµæ°´çº¿å¯„å­˜å™¨
// ä¿®æ”¹ line_buffer_dwconv.v ç¬¬ 240 è¡Œï¼š
always @(posedge clk) begin
    // æ·»åŠ ä¸€çº§æµæ°´çº¿
    window_00_reg <= window_00;
    // ... å…¶ä»–ä¿¡å·
end
```

### é—®é¢˜ 3: è¾“å‡ºç»“æœä¸åŒ¹é…

**è°ƒè¯•æ­¥éª¤ï¼š**
```verilog
// åœ¨ conv_TOP.v ä¸­æ·»åŠ è°ƒè¯•è¾“å‡º
always @(posedge clk) begin
    if (lb_valid) begin
        $display("LB: row=%d, col=%d, center=%d",
                 lb_current_row, lb_current_col, lb_win11[0]);
    end
end

// å¯¹æ¯” baseline çš„ buff0_1[1] å€¼
$display("Baseline: center=%d", buff0_1[1]);
```

### é—®é¢˜ 4: BRAM ä¸è¶³

**è§£å†³æ–¹æ¡ˆï¼š**
```verilog
// æ–¹æ¡ˆ Aï¼šå‡å°‘å¹¶è¡Œé€šé“æ•°
parameter NUM_CHANNELS = 4;  // ä» 8 é™åˆ° 4

// æ–¹æ¡ˆ Bï¼šä½¿ç”¨åˆ†å¸ƒå¼ RAM
// åœ¨ line_buffer_dwconv.v ä¸­ï¼š
(* ramstyle = "logic" *) reg [DATA_WIDTH-1:0] line_buf_0 [0:WIDTH-1];
```

---

## ğŸ“ˆ æ€§èƒ½ä¼˜åŒ–æŠ€å·§

### æŠ€å·§ 1: é€å±‚å¯ç”¨ä¼˜åŒ–

ä¸è¦ä¸€æ¬¡æ€§ä¼˜åŒ–æ‰€æœ‰å±‚ï¼Œè€Œæ˜¯é€æ­¥è¿›è¡Œï¼š

```verilog
// åœ¨ TOP.v ä¸­æ·»åŠ å±‚é€‰æ‹©
reg [4:0] optimize_layers = 5'b00011;  // ä»…ä¼˜åŒ–ç¬¬ 0, 1 å±‚

always @(*) begin
    case (TOPlvl_conv)
        0: lb_enable = optimize_layers[0];  // ç¬¬ 0 å±‚
        1: lb_enable = optimize_layers[1];  // ç¬¬ 1 å±‚
        2: lb_enable = optimize_layers[2];  // ç¬¬ 2 å±‚
        // ...
        default: lb_enable = 0;
    endcase
end
```

### æŠ€å·§ 2: åŠ¨æ€è°ƒæ•´ Line Buffer å®½åº¦

```verilog
// æ ¹æ®å½“å‰å±‚çš„ matrix å‚æ•°åŠ¨æ€è°ƒæ•´
line_buffer_dwconv #(
    .WIDTH(matrix),   // ä½¿ç”¨å˜é‡è€Œéå¸¸æ•°
    .HEIGHT(matrix)
) lb (...);
```

### æŠ€å·§ 3: å¯ç”¨ Quartus ä¼˜åŒ–é€‰é¡¹

```tcl
# åœ¨ .qsf æ–‡ä»¶ä¸­æ·»åŠ ï¼š
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
```

---

## ğŸ¯ ä¸‹ä¸€æ­¥è¡ŒåŠ¨è®¡åˆ’

### ç¬¬ 1 å‘¨ï¼šåŸºç¡€é›†æˆ

- [ ] **Day 1:** è¿è¡Œ `auto_integrate_optimizations.py`
- [ ] **Day 2:** ç¼–è¯‘å¹¶è§£å†³ç¼–è¯‘é”™è¯¯
- [ ] **Day 3:** è¿è¡Œ `line_buffer_tb.v` éªŒè¯åŠŸèƒ½
- [ ] **Day 4:** åœ¨ FPGA ä¸Šæµ‹è¯•ç¬¬ä¸€å±‚ DWConv
- [ ] **Day 5:** å¯¹æ¯”è¾“å‡ºï¼Œç¡®ä¿æ­£ç¡®æ€§

### ç¬¬ 2 å‘¨ï¼šæ€§èƒ½ä¼˜åŒ–

- [ ] **Day 1:** æ‰©å±•åˆ°æ‰€æœ‰ DWConv å±‚
- [ ] **Day 2:** æµ‹é‡ FPS æå‡
- [ ] **Day 3:** è¿è¡Œé‡åŒ–åˆ†æ `r09_advanced_quantization.py`
- [ ] **Day 4:** åº”ç”¨æ··åˆç²¾åº¦é…ç½®
- [ ] **Day 5:** ç»¼åˆæ€§èƒ½æµ‹è¯•

### ç¬¬ 3 å‘¨ï¼šPWConv ä¼˜åŒ–ï¼ˆå¯é€‰ï¼‰

- [ ] **Day 1-2:** é›†æˆ `pwconv_optimizer.v`
- [ ] **Day 3-4:** éªŒè¯å’Œè°ƒè¯•
- [ ] **Day 5:** å®Œæ•´ç³»ç»Ÿæµ‹è¯•

---

## ğŸ“ æŠ€æœ¯æ”¯æŒ

### æ–‡ä»¶å¯¹åº”å…³ç³»

| æ‚¨éœ€è¦... | æŸ¥çœ‹æ–‡ä»¶ |
|----------|---------|
| **ç†è§£ä¼˜åŒ–åŸç†** | [OPTIMIZATION_PLAN.md](OPTIMIZATION_PLAN.md) ç¬¬ 2-4 èŠ‚ |
| **å¿«é€Ÿå¼€å§‹** | [QUICK_START_OPTIMIZATION.md](QUICK_START_OPTIMIZATION.md) |
| **è°ƒè¯• Line Buffer** | [line_buffer_tb.v](verilog/MobileNet_v3_conv_8_3x1/line_buffer_tb.v) |
| **é‡åŒ–é…ç½®** | [r09_advanced_quantization.py](r09_advanced_quantization.py) |
| **è‡ªåŠ¨é›†æˆ** | [auto_integrate_optimizations.py](auto_integrate_optimizations.py) |

### è·å–å¸®åŠ©

1. **é˜…è¯»æ–‡æ¡£ï¼š** æ‰€æœ‰é—®é¢˜çš„ç­”æ¡ˆéƒ½åœ¨å·²åˆ›å»ºçš„æ–‡æ¡£ä¸­
2. **æ£€æŸ¥æµ‹è¯•å¹³å°ï¼š** `line_buffer_tb.v` å±•ç¤ºäº†æ­£ç¡®çš„ä½¿ç”¨æ–¹æ³•
3. **å¯¹æ¯”ä»£ç ï¼š** `conv_TOP_optimized.v` å±•ç¤ºäº†é›†æˆç¤ºä¾‹

---

## âœ… æ€»ç»“

### æˆ‘å·²ç»ä¸ºæ‚¨å®Œæˆï¼š

1. âœ… **å®Œæ•´çš„ Line Buffer å®ç°**ï¼ˆ392 è¡Œ Verilogï¼‰
2. âœ… **PWConv ä¼˜åŒ–å™¨**ï¼ˆ357 è¡Œ Verilogï¼‰
3. âœ… **è‡ªåŠ¨é›†æˆè„šæœ¬**ï¼ˆPythonï¼‰
4. âœ… **æµ‹è¯•å¹³å°**ï¼ˆVerilog testbenchï¼‰
5. âœ… **é‡åŒ–å·¥å…·**ï¼ˆPythonï¼‰
6. âœ… **å®Œæ•´æ–‡æ¡£**ï¼ˆ3 ä»½ Markdownï¼‰

### æ‚¨éœ€è¦åšï¼š

1. **é€‰æ‹©å®æ–½æ–¹å¼**ï¼ˆæ¨èæ–¹å¼ 1 è‡ªåŠ¨é›†æˆï¼‰
2. **è¿è¡Œé›†æˆè„šæœ¬** â†’ `python auto_integrate_optimizations.py`
3. **ç¼–è¯‘æµ‹è¯•** â†’ Quartus ç¼–è¯‘
4. **éªŒè¯ç»“æœ** â†’ å¯¹æ¯” FPS å’Œåˆ†ç±»å‡†ç¡®ç‡

### é¢„æœŸæ—¶é—´ï¼š

- **æœ€å°‘ï¼š** 1 å°æ—¶ï¼ˆè‡ªåŠ¨é›†æˆ + ç¼–è¯‘æµ‹è¯•ï¼‰
- **å®Œæ•´ï¼š** 1 å‘¨ï¼ˆåŒ…å«éªŒè¯å’Œæ€§èƒ½æµ‹è¯•ï¼‰

---

**å‡†å¤‡å¥½äº†å—ï¼Ÿä»è¿™é‡Œå¼€å§‹ï¼š**

```bash
python auto_integrate_optimizations.py
```

ç¥æ‚¨ä¼˜åŒ–é¡ºåˆ©ï¼ğŸš€
