Classic Timing Analyzer report for lab2
Sun Feb 12 23:38:59 2023
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.200 ns   ; a[0] ; b  ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K30ETC144-1   ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+--------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To ;
+-------+-------------------+-----------------+--------+----+
; N/A   ; None              ; 12.200 ns       ; a[0]   ; b  ;
; N/A   ; None              ; 11.400 ns       ; a[2]   ; b  ;
; N/A   ; None              ; 11.200 ns       ; a[4]   ; b  ;
; N/A   ; None              ; 10.000 ns       ; sel[0] ; b  ;
; N/A   ; None              ; 9.900 ns        ; a[6]   ; b  ;
; N/A   ; None              ; 9.200 ns        ; sel[2] ; b  ;
; N/A   ; None              ; 9.200 ns        ; sel[1] ; b  ;
; N/A   ; None              ; 9.100 ns        ; a[3]   ; b  ;
; N/A   ; None              ; 8.900 ns        ; a[1]   ; b  ;
; N/A   ; None              ; 8.100 ns        ; a[5]   ; b  ;
; N/A   ; None              ; 7.800 ns        ; a[7]   ; b  ;
+-------+-------------------+-----------------+--------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Feb 12 23:38:59 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "a[0]" to destination pin "b" is 12.200 ns
    Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_19; Fanout = 1; PIN Node = 'a[0]'
    Info: 2: + IC(1.900 ns) + CELL(0.800 ns) = 5.500 ns; Loc. = LC4_D7; Fanout = 1; COMB Node = 'b~37'
    Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 6.600 ns; Loc. = LC5_D7; Fanout = 1; COMB Node = 'b~38'
    Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 7.700 ns; Loc. = LC3_D7; Fanout = 1; COMB Node = 'b~39'
    Info: 5: + IC(0.700 ns) + CELL(3.800 ns) = 12.200 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'b'
    Info: Total cell delay = 9.400 ns ( 77.05 % )
    Info: Total interconnect delay = 2.800 ns ( 22.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Sun Feb 12 23:38:59 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


