// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_add (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_p_read,
        p_read3,
        p_read10,
        p_read11,
        n,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_7445_p_din0,
        grp_fu_7445_p_din1,
        grp_fu_7445_p_opcode,
        grp_fu_7445_p_dout0,
        grp_fu_7445_p_ce,
        grp_fu_2063_p_din0,
        grp_fu_2063_p_din1,
        grp_fu_2063_p_opcode,
        grp_fu_2063_p_dout0,
        grp_fu_2063_p_ce,
        grp_fu_7441_p_din0,
        grp_fu_7441_p_din1,
        grp_fu_7441_p_opcode,
        grp_fu_7441_p_dout0,
        grp_fu_7441_p_ce
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_p_read;
input  [31:0] p_read3;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] n;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_7445_p_din0;
output  [31:0] grp_fu_7445_p_din1;
output  [1:0] grp_fu_7445_p_opcode;
input  [31:0] grp_fu_7445_p_dout0;
output   grp_fu_7445_p_ce;
output  [31:0] grp_fu_2063_p_din0;
output  [31:0] grp_fu_2063_p_din1;
output  [4:0] grp_fu_2063_p_opcode;
input  [0:0] grp_fu_2063_p_dout0;
output   grp_fu_2063_p_ce;
output  [31:0] grp_fu_7441_p_din0;
output  [31:0] grp_fu_7441_p_din1;
output  [4:0] grp_fu_7441_p_opcode;
input  [0:0] grp_fu_7441_p_dout0;
output   grp_fu_7441_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln521_fu_423_p2;
reg   [0:0] and_ln521_reg_798;
wire   [0:0] tmp_68_fu_429_p3;
reg   [0:0] tmp_68_reg_802;
wire   [2:0] trunc_ln527_fu_437_p1;
reg   [2:0] trunc_ln527_reg_806;
wire   [31:0] add_ln527_fu_441_p2;
reg   [31:0] add_ln527_reg_811;
wire   [0:0] tmp_69_fu_447_p3;
reg   [0:0] tmp_69_reg_816;
wire   [1:0] trunc_ln534_fu_455_p1;
reg   [1:0] trunc_ln534_reg_820;
wire   [31:0] tmp_67_fu_459_p5;
wire   [31:0] sub_i1_fu_472_p2;
reg   [31:0] sub_i1_reg_829;
wire   [1:0] trunc_ln509_fu_479_p1;
reg   [1:0] trunc_ln509_reg_834;
wire    ap_CS_fsm_state5;
wire   [0:0] and_ln77_fu_520_p2;
reg   [0:0] and_ln77_reg_846;
wire    ap_CS_fsm_state7;
wire   [1:0] empty_fu_529_p1;
reg   [1:0] empty_reg_850;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln92_fu_534_p2;
reg   [0:0] icmp_ln92_reg_856;
wire   [1:0] xor_ln92_fu_540_p2;
reg   [1:0] xor_ln92_reg_860;
wire   [31:0] tmp_73_fu_584_p2;
wire    ap_CS_fsm_state11;
wire   [2:0] add_ln100_4_fu_589_p2;
wire   [0:0] icmp_ln104_fu_595_p2;
reg   [0:0] icmp_ln104_reg_884;
wire   [2:0] select_ln104_fu_617_p3;
reg   [2:0] select_ln104_reg_888;
wire    grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_1_02_out;
wire    grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_1_02_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_2_01_out;
wire    grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_2_01_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din1;
wire   [4:0] grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_146;
reg   [31:0] agg_result_num16_0_reg_158;
reg   [31:0] agg_result_num2_0_reg_170;
reg   [31:0] agg_result_num_3_reg_182;
reg   [31:0] agg_result_num16_3_reg_193;
reg   [31:0] agg_result_num2_3_reg_204;
reg   [1:0] ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4;
reg   [1:0] base_0_lcssa_i2023_reg_215;
wire   [1:0] base_fu_564_p2;
reg   [2:0] agg_result_p_0_reg_227;
reg   [31:0] ap_phi_mux_agg_result_num_8_phi_fu_241_p12;
reg   [31:0] agg_result_num_8_reg_238;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state13;
reg   [31:0] ap_phi_mux_agg_result_num16_8_phi_fu_259_p12;
reg   [31:0] agg_result_num16_8_reg_256;
reg   [31:0] ap_phi_mux_agg_result_num2_8_phi_fu_277_p12;
reg   [31:0] agg_result_num2_8_reg_274;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_296_p12;
reg   [31:0] this_p_write_assign_reg_292;
wire  signed [31:0] sext_ln104_fu_626_p1;
reg    grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [31:0] grp_fu_381_p0;
wire    ap_CS_fsm_state6;
wire   [31:0] bitcast_ln521_fu_388_p1;
wire   [7:0] tmp_fu_391_p4;
wire   [22:0] trunc_ln521_fu_401_p1;
wire   [0:0] icmp_ln521_2_fu_411_p2;
wire   [0:0] icmp_ln521_fu_405_p2;
wire   [0:0] or_ln521_fu_417_p2;
wire   [1:0] tmp_67_fu_459_p4;
wire   [31:0] bitcast_ln77_fu_484_p1;
wire   [7:0] tmp_70_fu_488_p4;
wire   [22:0] trunc_ln77_fu_498_p1;
wire   [0:0] icmp_ln77_7_fu_508_p2;
wire   [0:0] icmp_ln77_fu_502_p2;
wire   [0:0] or_ln77_fu_514_p2;
wire   [1:0] sub_ln92_fu_559_p2;
wire   [31:0] zext_ln91_fu_571_p1;
wire   [2:0] zext_ln100_fu_580_p1;
wire   [2:0] add_ln100_fu_575_p2;
wire   [2:0] zext_ln104_fu_601_p1;
wire   [0:0] icmp_ln104_6_fu_605_p2;
wire   [2:0] add_ln104_fu_611_p2;
reg    grp_fu_908_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_operator_Pipeline_VITIS_LOOP_506_1 grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_ready),
    .sub_i1(sub_i1_reg_829),
    .trunc_ln509_1(trunc_ln509_reg_834),
    .p_read3(p_read3),
    .p_read10(p_read10),
    .p_read11(p_read11),
    .num_res_1_02_out(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_1_02_out),
    .num_res_1_02_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_1_02_out_ap_vld),
    .num_res_2_01_out(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_2_01_out),
    .num_res_2_01_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_2_01_out_ap_vld)
);

ban_interface_operator_Pipeline_VITIS_LOOP_84_1_s grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_146),
    .agg_result_num16_0(agg_result_num16_0_reg_158),
    .agg_result_num2_0(agg_result_num2_0_reg_170),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out_ap_vld),
    .grp_fu_908_p_din0(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din0),
    .grp_fu_908_p_din1(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din1),
    .grp_fu_908_p_opcode(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_opcode),
    .grp_fu_908_p_dout0(grp_fu_7441_p_dout0),
    .grp_fu_908_p_ce(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_ce)
);

ban_interface_operator_Pipeline_VITIS_LOOP_92_2_s grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_146),
    .agg_result_num16_0(agg_result_num16_0_reg_158),
    .agg_result_num2_0(agg_result_num2_0_reg_170),
    .zext_ln92(empty_reg_850),
    .xor_ln92(xor_ln92_reg_860),
    .agg_result_num_1_out(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out_ap_vld),
    .agg_result_num16_1_out(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out),
    .agg_result_num16_1_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out_ap_vld),
    .agg_result_num2_1_out(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out),
    .agg_result_num2_1_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out_ap_vld)
);

ban_interface_operator_Pipeline_VITIS_LOOP_104_3_s grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_182),
    .agg_result_num16_3(agg_result_num16_3_reg_193),
    .agg_result_num2_3(agg_result_num2_3_reg_204),
    .zext_ln104(base_0_lcssa_i2023_reg_215),
    .zext_ln104_12(select_ln104_reg_888),
    .agg_result_num_4_out(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out_ap_vld),
    .agg_result_num16_4_out(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out),
    .agg_result_num16_4_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out_ap_vld),
    .agg_result_num2_4_out(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out),
    .agg_result_num2_4_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out_ap_vld)
);

ban_interface_operator_Pipeline_VITIS_LOOP_21_1 grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_ready),
    .n(n),
    .num_res_1_02_reload(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_1_02_out),
    .num_res_2_01_reload(grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_num_res_2_01_out),
    .agg_result_num_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out),
    .agg_result_num_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out_ap_vld),
    .agg_result_num16_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out),
    .agg_result_num16_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out_ap_vld),
    .agg_result_num2_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out),
    .agg_result_num2_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out_ap_vld)
);

ban_interface_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U185(
    .din0(p_read3),
    .din1(p_read10),
    .din2(p_read11),
    .din3(tmp_67_fu_459_p4),
    .dout(tmp_67_fu_459_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_296_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_8_phi_fu_241_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num16_8_phi_fu_259_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_8_phi_fu_277_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln104_fu_595_p2 == 1'd0) | (icmp_ln92_reg_856 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln77_fu_520_p2) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd1))) begin
            grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln534_reg_820 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        agg_result_num16_0_reg_158 <= grp_fu_7445_p_dout0;
    end else if (((~(trunc_ln534_reg_820 == 2'd1) & ~(trunc_ln534_reg_820 == 2'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln534_reg_820 == 2'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        agg_result_num16_0_reg_158 <= p_read10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd0) & (icmp_ln92_reg_856 == 1'd1))) begin
        agg_result_num16_3_reg_193 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd0))) begin
        agg_result_num16_3_reg_193 <= agg_result_num16_0_reg_158;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd1) & (icmp_ln92_reg_856 == 1'd1))) begin
        agg_result_num16_8_reg_256 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out;
    end else if (((1'd0 == and_ln77_fu_520_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num16_8_reg_256 <= agg_result_num16_0_reg_158;
    end else if ((((tmp_69_fu_447_p3 == 1'd0) & (1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'd1 == and_ln521_fu_423_p2) & (1'b1 == ap_CS_fsm_state2)))) begin
        agg_result_num16_8_reg_256 <= p_read10;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        agg_result_num16_8_reg_256 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_num16_8_reg_256 <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln534_reg_820 == 2'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln534_reg_820 == 2'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        agg_result_num2_0_reg_170 <= p_read11;
    end else if ((~(trunc_ln534_reg_820 == 2'd1) & ~(trunc_ln534_reg_820 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        agg_result_num2_0_reg_170 <= grp_fu_7445_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd0) & (icmp_ln92_reg_856 == 1'd1))) begin
        agg_result_num2_3_reg_204 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd0))) begin
        agg_result_num2_3_reg_204 <= agg_result_num2_0_reg_170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd1) & (icmp_ln92_reg_856 == 1'd1))) begin
        agg_result_num2_8_reg_274 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out;
    end else if (((1'd0 == and_ln77_fu_520_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num2_8_reg_274 <= agg_result_num2_0_reg_170;
    end else if ((((tmp_69_fu_447_p3 == 1'd0) & (1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'd1 == and_ln521_fu_423_p2) & (1'b1 == ap_CS_fsm_state2)))) begin
        agg_result_num2_8_reg_274 <= p_read11;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        agg_result_num2_8_reg_274 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_num2_8_reg_274 <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln534_reg_820 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        agg_result_num_0_reg_146 <= grp_fu_7445_p_dout0;
    end else if (((~(trunc_ln534_reg_820 == 2'd1) & ~(trunc_ln534_reg_820 == 2'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln534_reg_820 == 2'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        agg_result_num_0_reg_146 <= p_read3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd0) & (icmp_ln92_reg_856 == 1'd1))) begin
        agg_result_num_3_reg_182 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd0))) begin
        agg_result_num_3_reg_182 <= agg_result_num_0_reg_146;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd1) & (icmp_ln92_reg_856 == 1'd1))) begin
        agg_result_num_8_reg_238 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out;
    end else if (((1'd0 == and_ln77_fu_520_p2) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num_8_reg_238 <= agg_result_num_0_reg_146;
    end else if ((((tmp_69_fu_447_p3 == 1'd0) & (1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'd1 == and_ln521_fu_423_p2) & (1'b1 == ap_CS_fsm_state2)))) begin
        agg_result_num_8_reg_238 <= p_read3;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        agg_result_num_8_reg_238 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_num_8_reg_238 <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd0) & (icmp_ln92_reg_856 == 1'd1))) begin
        agg_result_p_0_reg_227 <= add_ln100_4_fu_589_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd0))) begin
        agg_result_p_0_reg_227 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd0) & (icmp_ln92_reg_856 == 1'd1))) begin
        base_0_lcssa_i2023_reg_215 <= base_fu_564_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd0))) begin
        base_0_lcssa_i2023_reg_215 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd1) & (icmp_ln92_reg_856 == 1'd1))) begin
        this_p_write_assign_reg_292 <= tmp_73_fu_584_p2;
    end else if ((((1'd0 == and_ln77_fu_520_p2) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_69_fu_447_p3 == 1'd0) & (1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'd1 == and_ln521_fu_423_p2) & (1'b1 == ap_CS_fsm_state2)))) begin
        this_p_write_assign_reg_292 <= this_p_read;
    end else if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        this_p_write_assign_reg_292 <= sext_ln104_fu_626_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        this_p_write_assign_reg_292 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln527_reg_811 <= add_ln527_fu_441_p2;
        tmp_69_reg_816 <= add_ln527_fu_441_p2[32'd31];
        trunc_ln527_reg_806 <= trunc_ln527_fu_437_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln521_reg_798 <= and_ln521_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        and_ln77_reg_846 <= and_ln77_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        empty_reg_850 <= empty_fu_529_p1;
        icmp_ln92_reg_856 <= icmp_ln92_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln92_reg_856 == 1'd1))) begin
        icmp_ln104_reg_884 <= icmp_ln104_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln104_fu_595_p2 == 1'd0) | (icmp_ln92_reg_856 == 1'd0)))) begin
        select_ln104_reg_888 <= select_ln104_fu_617_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_i1_reg_829 <= sub_i1_fu_472_p2;
        trunc_ln509_reg_834 <= trunc_ln509_fu_479_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln521_fu_423_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_68_reg_802 <= this_p_read[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_69_fu_447_p3 == 1'd1) & (1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln534_reg_820 <= trunc_ln534_fu_455_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd1))) begin
        xor_ln92_reg_860 <= xor_ln92_fu_540_p2;
    end
end

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        ap_phi_mux_agg_result_num16_8_phi_fu_259_p12 = grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out;
    end else begin
        ap_phi_mux_agg_result_num16_8_phi_fu_259_p12 = agg_result_num16_8_reg_256;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_8_phi_fu_277_p12 = grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out;
    end else begin
        ap_phi_mux_agg_result_num2_8_phi_fu_277_p12 = agg_result_num2_8_reg_274;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_8_phi_fu_241_p12 = grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out;
    end else begin
        ap_phi_mux_agg_result_num_8_phi_fu_241_p12 = agg_result_num_8_reg_238;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd0) & (icmp_ln92_reg_856 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4 = base_fu_564_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4 = base_0_lcssa_i2023_reg_215;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln104_reg_884 == 1'd0)) | ((1'd1 == and_ln77_reg_846) & (tmp_69_reg_816 == 1'd1) & (1'd0 == and_ln521_reg_798) & (tmp_68_reg_802 == 1'd0) & (icmp_ln92_reg_856 == 1'd0))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_296_p12 = sext_ln104_fu_626_p1;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_296_p12 = this_p_write_assign_reg_292;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_296_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_8_phi_fu_241_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_2 = ap_phi_mux_agg_result_num16_8_phi_fu_259_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_8_phi_fu_277_p12;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_381_p0 = agg_result_num_0_reg_146;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_381_p0 = n;
    end else begin
        grp_fu_381_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_908_ce = grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_ce;
    end else begin
        grp_fu_908_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_69_fu_447_p3 == 1'd1) & (1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'd0 == and_ln521_fu_423_p2) & (tmp_68_fu_429_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'd0 == and_ln77_fu_520_p2) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_534_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln104_fu_595_p2 == 1'd1) & (icmp_ln92_reg_856 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_4_fu_589_p2 = (zext_ln100_fu_580_p1 + add_ln100_fu_575_p2);

assign add_ln100_fu_575_p2 = ($signed(trunc_ln527_reg_806) + $signed(3'd5));

assign add_ln104_fu_611_p2 = (zext_ln104_fu_601_p1 + 3'd1);

assign add_ln527_fu_441_p2 = ($signed(this_p_read) + $signed(32'd4294967293));

assign and_ln521_fu_423_p2 = (or_ln521_fu_417_p2 & grp_fu_2063_p_dout0);

assign and_ln77_fu_520_p2 = (or_ln77_fu_514_p2 & grp_fu_2063_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_564_p2 = (sub_ln92_fu_559_p2 + 2'd1);

assign bitcast_ln521_fu_388_p1 = n;

assign bitcast_ln77_fu_484_p1 = agg_result_num_0_reg_146;

assign empty_fu_529_p1 = grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out[1:0];

assign grp_fu_2063_p_ce = 1'b1;

assign grp_fu_2063_p_din0 = grp_fu_381_p0;

assign grp_fu_2063_p_din1 = 32'd0;

assign grp_fu_2063_p_opcode = 5'd1;

assign grp_fu_7441_p_ce = grp_fu_908_ce;

assign grp_fu_7441_p_din0 = grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din0;

assign grp_fu_7441_p_din1 = grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din1;

assign grp_fu_7441_p_opcode = grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_opcode;

assign grp_fu_7445_p_ce = 1'b1;

assign grp_fu_7445_p_din0 = tmp_67_fu_459_p5;

assign grp_fu_7445_p_din1 = n;

assign grp_fu_7445_p_opcode = 2'd0;

assign grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start = grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start = grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start = grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start = grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start = grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg;

assign icmp_ln104_6_fu_605_p2 = ((ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_595_p2 = ((base_fu_564_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln521_2_fu_411_p2 = ((trunc_ln521_fu_401_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_405_p2 = ((tmp_fu_391_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_508_p2 = ((trunc_ln77_fu_498_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_502_p2 = ((tmp_70_fu_488_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_534_p2 = ((grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln521_fu_417_p2 = (icmp_ln521_fu_405_p2 | icmp_ln521_2_fu_411_p2);

assign or_ln77_fu_514_p2 = (icmp_ln77_fu_502_p2 | icmp_ln77_7_fu_508_p2);

assign select_ln104_fu_617_p3 = ((icmp_ln104_6_fu_605_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_611_p2);

assign sext_ln104_fu_626_p1 = $signed(agg_result_p_0_reg_227);

assign sub_i1_fu_472_p2 = (32'd0 - this_p_read);

assign sub_ln92_fu_559_p2 = ($signed(2'd2) - $signed(empty_reg_850));

assign tmp_67_fu_459_p4 = this_p_read[1:0];

assign tmp_68_fu_429_p3 = this_p_read[32'd31];

assign tmp_69_fu_447_p3 = add_ln527_fu_441_p2[32'd31];

assign tmp_70_fu_488_p4 = {{bitcast_ln77_fu_484_p1[30:23]}};

assign tmp_73_fu_584_p2 = (zext_ln91_fu_571_p1 + add_ln527_reg_811);

assign tmp_fu_391_p4 = {{bitcast_ln521_fu_388_p1[30:23]}};

assign trunc_ln509_fu_479_p1 = this_p_read[1:0];

assign trunc_ln521_fu_401_p1 = bitcast_ln521_fu_388_p1[22:0];

assign trunc_ln527_fu_437_p1 = this_p_read[2:0];

assign trunc_ln534_fu_455_p1 = this_p_read[1:0];

assign trunc_ln77_fu_498_p1 = bitcast_ln77_fu_484_p1[22:0];

assign xor_ln92_fu_540_p2 = (empty_fu_529_p1 ^ 2'd3);

assign zext_ln100_fu_580_p1 = base_fu_564_p2;

assign zext_ln104_fu_601_p1 = ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4;

assign zext_ln91_fu_571_p1 = base_fu_564_p2;

endmodule //ban_interface_operator_add
