\hypertarget{group___f_g_p_i_o___register___masks}{}\section{F\+G\+P\+IO Register Masks}
\label{group___f_g_p_i_o___register___masks}\index{FGPIO Register Masks@{FGPIO Register Masks}}
\subsection*{P\+D\+OR -\/ Port Data Output Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga36d3575737128f82053b0b713c2ba12c}\label{group___f_g_p_i_o___register___masks_ga36d3575737128f82053b0b713c2ba12c}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gac47066e363d078fd698fccc3e2717b7e}\label{group___f_g_p_i_o___register___masks_gac47066e363d078fd698fccc3e2717b7e}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_gafab743986cbbf8fdbf9ed322104e413d}{F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+DO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}\label{group___f_g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}\label{group___f_g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}{G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+DO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+S\+OR -\/ Port Set Output Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gae9ca2771800b24b305bfa09312e2ee3e}\label{group___f_g_p_i_o___register___masks_gae9ca2771800b24b305bfa09312e2ee3e}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga8a5cd9350700e90d57dfc2d6b27f9184}\label{group___f_g_p_i_o___register___masks_ga8a5cd9350700e90d57dfc2d6b27f9184}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_gab91ddcf26e7cb532e95e1aadef87b8a9}{F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+SO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}\label{group___f_g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}\label{group___f_g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}{G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+SO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+C\+OR -\/ Port Clear Output Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga07265e812fba9f953394d6e9dfe82aab}\label{group___f_g_p_i_o___register___masks_ga07265e812fba9f953394d6e9dfe82aab}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gaa72cbc41d1494dfea7662eede74ee2a1}\label{group___f_g_p_i_o___register___masks_gaa72cbc41d1494dfea7662eede74ee2a1}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_ga3e6a01871116d6b24b154bd78ff62963}{F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+CO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}\label{group___f_g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}\label{group___f_g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}{G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+CO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+T\+OR -\/ Port Toggle Output Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gab0e5427135589fc107fe4b465e5c767f}\label{group___f_g_p_i_o___register___masks_gab0e5427135589fc107fe4b465e5c767f}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gae2127729a1021dc8d34d55a758102213}\label{group___f_g_p_i_o___register___masks_gae2127729a1021dc8d34d55a758102213}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_gad88e5aa39295cd2c0d225f417f6c741a}{F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+TO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}\label{group___f_g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}\label{group___f_g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}{G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+TO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+D\+IR -\/ Port Data Input Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga49077fe6b4cbd499bfa84f4b4c1be74c}\label{group___f_g_p_i_o___register___masks_ga49077fe6b4cbd499bfa84f4b4c1be74c}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gaadc2ff381ef7eb1254eaab329f935aae}\label{group___f_g_p_i_o___register___masks_gaadc2ff381ef7eb1254eaab329f935aae}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_gaa197ae1640b4c22ba461518f607c5608}{F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+DI}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}\label{group___f_g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}\label{group___f_g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}{G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+DI}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+D\+DR -\/ Port Data Direction Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gad20f346c1d3d80b99ea1dc94aa53898d}\label{group___f_g_p_i_o___register___masks_gad20f346c1d3d80b99ea1dc94aa53898d}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gaae41c1c9d3ee91071f4f2a58b771754e}\label{group___f_g_p_i_o___register___masks_gaae41c1c9d3ee91071f4f2a58b771754e}} 
\#define {\bfseries F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_gae925ac53df59629914dc58fcf60d4480}{F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+DD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}\label{group___f_g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}\label{group___f_g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___f_g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}{G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+DD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga3e6a01871116d6b24b154bd78ff62963}\label{group___f_g_p_i_o___register___masks_ga3e6a01871116d6b24b154bd78ff62963}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!FGPIO\_PCOR\_PTCO@{FGPIO\_PCOR\_PTCO}}
\index{FGPIO\_PCOR\_PTCO@{FGPIO\_PCOR\_PTCO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{FGPIO\_PCOR\_PTCO}{FGPIO\_PCOR\_PTCO}}
{\footnotesize\ttfamily \#define F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+CO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK)}

P\+T\+CO -\/ Port Clear Output 0b00000000000000000000000000000000..Corresponding bit in P\+D\+O\+Rn does not change. 0b00000000000000000000000000000001..Corresponding bit in P\+D\+O\+Rn is cleared to logic 0. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gae925ac53df59629914dc58fcf60d4480}\label{group___f_g_p_i_o___register___masks_gae925ac53df59629914dc58fcf60d4480}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!FGPIO\_PDDR\_PDD@{FGPIO\_PDDR\_PDD}}
\index{FGPIO\_PDDR\_PDD@{FGPIO\_PDDR\_PDD}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{FGPIO\_PDDR\_PDD}{FGPIO\_PDDR\_PDD}}
{\footnotesize\ttfamily \#define F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+DD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK)}

P\+DD -\/ Port Data Direction 0b00000000000000000000000000000000..Pin is configured as general-\/purpose input, for the G\+P\+IO function. 0b00000000000000000000000000000001..Pin is configured as general-\/purpose output, for the G\+P\+IO function. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gaa197ae1640b4c22ba461518f607c5608}\label{group___f_g_p_i_o___register___masks_gaa197ae1640b4c22ba461518f607c5608}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!FGPIO\_PDIR\_PDI@{FGPIO\_PDIR\_PDI}}
\index{FGPIO\_PDIR\_PDI@{FGPIO\_PDIR\_PDI}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{FGPIO\_PDIR\_PDI}{FGPIO\_PDIR\_PDI}}
{\footnotesize\ttfamily \#define F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+DI(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK)}

P\+DI -\/ Port Data Input 0b00000000000000000000000000000000..Pin logic level is logic 0, or is not configured for use by digital function. 0b00000000000000000000000000000001..Pin logic level is logic 1. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gafab743986cbbf8fdbf9ed322104e413d}\label{group___f_g_p_i_o___register___masks_gafab743986cbbf8fdbf9ed322104e413d}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!FGPIO\_PDOR\_PDO@{FGPIO\_PDOR\_PDO}}
\index{FGPIO\_PDOR\_PDO@{FGPIO\_PDOR\_PDO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{FGPIO\_PDOR\_PDO}{FGPIO\_PDOR\_PDO}}
{\footnotesize\ttfamily \#define F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+DO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK)}

P\+DO -\/ Port Data Output 0b00000000000000000000000000000000..Logic level 0 is driven on pin, provided pin is configured for general-\/purpose output. 0b00000000000000000000000000000001..Logic level 1 is driven on pin, provided pin is configured for general-\/purpose output. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gab91ddcf26e7cb532e95e1aadef87b8a9}\label{group___f_g_p_i_o___register___masks_gab91ddcf26e7cb532e95e1aadef87b8a9}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!FGPIO\_PSOR\_PTSO@{FGPIO\_PSOR\_PTSO}}
\index{FGPIO\_PSOR\_PTSO@{FGPIO\_PSOR\_PTSO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{FGPIO\_PSOR\_PTSO}{FGPIO\_PSOR\_PTSO}}
{\footnotesize\ttfamily \#define F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+SO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK)}

P\+T\+SO -\/ Port Set Output 0b00000000000000000000000000000000..Corresponding bit in P\+D\+O\+Rn does not change. 0b00000000000000000000000000000001..Corresponding bit in P\+D\+O\+Rn is set to logic 1. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_gad88e5aa39295cd2c0d225f417f6c741a}\label{group___f_g_p_i_o___register___masks_gad88e5aa39295cd2c0d225f417f6c741a}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!FGPIO\_PTOR\_PTTO@{FGPIO\_PTOR\_PTTO}}
\index{FGPIO\_PTOR\_PTTO@{FGPIO\_PTOR\_PTTO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{FGPIO\_PTOR\_PTTO}{FGPIO\_PTOR\_PTTO}}
{\footnotesize\ttfamily \#define F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+TO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT)) \& F\+G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK)}

P\+T\+TO -\/ Port Toggle Output 0b00000000000000000000000000000000..Corresponding bit in P\+D\+O\+Rn does not change. 0b00000000000000000000000000000001..Corresponding bit in P\+D\+O\+Rn is set to the inverse of its existing logic state. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}\label{group___f_g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!GPIO\_PCOR\_PTCO@{GPIO\_PCOR\_PTCO}}
\index{GPIO\_PCOR\_PTCO@{GPIO\_PCOR\_PTCO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO}{GPIO\_PCOR\_PTCO}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+CO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+P\+T\+C\+O\+\_\+\+M\+A\+SK)}

P\+T\+CO -\/ Port Clear Output 0b00000000000000000000000000000000..Corresponding bit in P\+D\+O\+Rn does not change. 0b00000000000000000000000000000001..Corresponding bit in P\+D\+O\+Rn is cleared to logic 0. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}\label{group___f_g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!GPIO\_PDDR\_PDD@{GPIO\_PDDR\_PDD}}
\index{GPIO\_PDDR\_PDD@{GPIO\_PDDR\_PDD}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{GPIO\_PDDR\_PDD}{GPIO\_PDDR\_PDD}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+DD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+P\+D\+D\+\_\+\+M\+A\+SK)}

P\+DD -\/ Port Data Direction 0b00000000000000000000000000000000..Pin is configured as general-\/purpose input, for the G\+P\+IO function. 0b00000000000000000000000000000001..Pin is configured as general-\/purpose output, for the G\+P\+IO function. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}\label{group___f_g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!GPIO\_PDIR\_PDI@{GPIO\_PDIR\_PDI}}
\index{GPIO\_PDIR\_PDI@{GPIO\_PDIR\_PDI}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{GPIO\_PDIR\_PDI}{GPIO\_PDIR\_PDI}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+DI(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+P\+D\+I\+\_\+\+M\+A\+SK)}

P\+DI -\/ Port Data Input 0b00000000000000000000000000000000..Pin logic level is logic 0, or is not configured for use by digital function. 0b00000000000000000000000000000001..Pin logic level is logic 1. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}\label{group___f_g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!GPIO\_PDOR\_PDO@{GPIO\_PDOR\_PDO}}
\index{GPIO\_PDOR\_PDO@{GPIO\_PDOR\_PDO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{GPIO\_PDOR\_PDO}{GPIO\_PDOR\_PDO}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+DO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+P\+D\+O\+\_\+\+M\+A\+SK)}

P\+DO -\/ Port Data Output 0b00000000000000000000000000000000..Logic level 0 is driven on pin, provided pin is configured for general-\/purpose output. 0b00000000000000000000000000000001..Logic level 1 is driven on pin, provided pin is configured for general-\/purpose output. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}\label{group___f_g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!GPIO\_PSOR\_PTSO@{GPIO\_PSOR\_PTSO}}
\index{GPIO\_PSOR\_PTSO@{GPIO\_PSOR\_PTSO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO}{GPIO\_PSOR\_PTSO}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+SO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+P\+T\+S\+O\+\_\+\+M\+A\+SK)}

P\+T\+SO -\/ Port Set Output 0b00000000000000000000000000000000..Corresponding bit in P\+D\+O\+Rn does not change. 0b00000000000000000000000000000001..Corresponding bit in P\+D\+O\+Rn is set to logic 1. \mbox{\Hypertarget{group___f_g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}\label{group___f_g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}} 
\index{FGPIO Register Masks@{FGPIO Register Masks}!GPIO\_PTOR\_PTTO@{GPIO\_PTOR\_PTTO}}
\index{GPIO\_PTOR\_PTTO@{GPIO\_PTOR\_PTTO}!FGPIO Register Masks@{FGPIO Register Masks}}
\subsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO}{GPIO\_PTOR\_PTTO}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+TO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+S\+H\+I\+FT)) \& G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+P\+T\+T\+O\+\_\+\+M\+A\+SK)}

P\+T\+TO -\/ Port Toggle Output 0b00000000000000000000000000000000..Corresponding bit in P\+D\+O\+Rn does not change. 0b00000000000000000000000000000001..Corresponding bit in P\+D\+O\+Rn is set to the inverse of its existing logic state. 