#
# Constraints generated by Synplify Pro map510rc, Build 068R
#

# Period Constraints

#Begin clock constraints
NET "clk" TNM_NET = "clk"; 
TIMESPEC "TS_clk" = PERIOD "clk" 8.000 ns HIGH 50.00%; 
NET "spec_clk" TNM_NET = "spec_clk"; 
TIMESPEC "TS_spec_clk" = PERIOD "spec_clk" 50.000 ns HIGH 50.00%; 
NET "spec_clk_i" TNM_NET = "spec_clk_i"; 
TIMESPEC "TS_spec_clk_i" = PERIOD "spec_clk_i" 5.000 ns HIGH 50.00%; 
#End clock constraints

# Output Constraints
NET "tdc_led_status_o" TNM = "tdc_led_status_o"; 
NET "tdc_led_trig2_o" TNM = "tdc_led_status_o"; 
NET "tdc_led_trig3_o" TNM = "tdc_led_status_o"; 
NET "tdc_led_trig4_o" TNM = "tdc_led_status_o"; 
NET "tdc_led_trig5_o" TNM = "tdc_led_status_o"; 
NET "spec_aux5_o" TNM = "tdc_led_status_o"; 
TIMESPEC TS_tdc_led_status_o_clk = FROM "clk" TO "tdc_led_status_o" 6.000 ns; 
NET "spec_led_green_o" TNM = "spec_led_green_o"; 
NET "spec_led_red_o" TNM = "spec_led_green_o"; 
TIMESPEC TS_spec_led_green_o_spec_clk = FROM "spec_clk" TO "spec_led_green_o" 48.000 ns; 
# Input Constraints
NET "spec_aux0_i" TNM = "spec_aux0_i"; 
TIMESPEC TS_spec_aux0_i_clk = FROM "spec_aux0_i" TO "clk" 6.000 ns; 


# Location Constraints
PIN "clks_rsts_mgment.spec_clk_gbuf.O" CLOCK_DEDICATED_ROUTE = FALSE;
PIN "clks_rsts_mgment.tdc_clk125_gbuf.O" CLOCK_DEDICATED_ROUTE = FALSE;

# End of generated constraints
