[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 4512943 heartbeat IPC: 2.216 cumulative IPC: 2.216 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 9017709 heartbeat IPC: 2.22 cumulative IPC: 2.218 (Simulation time: 00 hr 11 min 28 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13527567 heartbeat IPC: 2.217 cumulative IPC: 2.218 (Simulation time: 00 hr 17 min 36 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 18034682 heartbeat IPC: 2.219 cumulative IPC: 2.218 (Simulation time: 00 hr 23 min 52 sec)
Warmup finished CPU 0 instructions: 50000000 cycles: 22541053 cumulative IPC: 2.218 (Simulation time: 00 hr 30 min 03 sec)
Warmup complete CPU 0 instructions: 50000000 cycles: 22541053 cumulative IPC: 2.218 (Simulation time: 00 hr 30 min 03 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 22541055 heartbeat IPC: 2.219 cumulative IPC: 5 (Simulation time: 00 hr 30 min 03 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 34799731 heartbeat IPC: 0.8157 cumulative IPC: 0.8157 (Simulation time: 00 hr 42 min 17 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46437119 heartbeat IPC: 0.8593 cumulative IPC: 0.837 (Simulation time: 00 hr 54 min 15 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 58066241 heartbeat IPC: 0.8599 cumulative IPC: 0.8445 (Simulation time: 01 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 69738851 heartbeat IPC: 0.8567 cumulative IPC: 0.8475 (Simulation time: 01 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 81477682 heartbeat IPC: 0.8519 cumulative IPC: 0.8484 (Simulation time: 01 hr 10 min 19 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 93224879 heartbeat IPC: 0.8513 cumulative IPC: 0.8489 (Simulation time: 01 hr 13 min 52 sec)
Heartbeat CPU 0 instructions: 120000025 cycles: 104918410 heartbeat IPC: 0.8552 cumulative IPC: 0.8497 (Simulation time: 01 hr 17 min 43 sec)
Heartbeat CPU 0 instructions: 130000025 cycles: 116671762 heartbeat IPC: 0.8508 cumulative IPC: 0.8499 (Simulation time: 01 hr 21 min 08 sec)
Heartbeat CPU 0 instructions: 140000025 cycles: 128405612 heartbeat IPC: 0.8522 cumulative IPC: 0.8501 (Simulation time: 01 hr 24 min 56 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 117579371 cumulative IPC: 0.8505 (Simulation time: 01 hr 28 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 117579371 cumulative IPC: 0.8505 (Simulation time: 01 hr 28 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/649.fotonik3d_s-10881B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8505 instructions: 100000000 cycles: 117579371
CPU 0 Branch Prediction Accuracy: 93.33% MPKI: 0.8021 Average ROB Occupancy at Mispredict: 263
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.8021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     533540 HIT:     193959 MISS:     339581 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     533540 HIT:     193959 MISS:     339581 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 224.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8550908 HIT:    1113075 MISS:    7437833 MSHR_MERGE:      38856
cpu0->cpu0_L2C LOAD         ACCESS:    1924015 HIT:     573041 MISS:    1350974 MSHR_MERGE:       8300
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    5342073 HIT:      10042 MISS:    5332031 MSHR_MERGE:      30556
cpu0->cpu0_L2C WRITE        ACCESS:     971454 HIT:     442269 MISS:     529185 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     313366 HIT:      87723 MISS:     225643 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    5382120 ISSUED:    5342070 USEFUL:     577211 USELESS:      84220
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.84 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   23503586 HIT:   23503586 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   23503586 HIT:   23503586 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   54188142 HIT:   51711666 MISS:    2476476 MSHR_MERGE:     239094
cpu0->cpu0_L1D LOAD         ACCESS:   47436750 HIT:   45273641 MISS:    2163109 MSHR_MERGE:     239093
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6411307 HIT:    6411307 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:     340085 HIT:      26718 MISS:     313367 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 65.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   20547448 HIT:   20547448 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   20547448 HIT:   20547448 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   52584560 HIT:   51927561 MISS:     656999 MSHR_MERGE:     123459
cpu0->cpu0_DTLB LOAD         ACCESS:   52584560 HIT:   51927561 MISS:     656999 MSHR_MERGE:     123459
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 148.3 cycles
cpu0->LLC TOTAL        ACCESS:    7808664 HIT:    5340317 MISS:    2468347 MSHR_MERGE:     202388
cpu0->LLC LOAD         ACCESS:    1342673 HIT:     972396 MISS:     370277 MSHR_MERGE:      25212
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    5269067 HIT:    3207646 MISS:    2061421 MSHR_MERGE:     177176
cpu0->LLC WRITE        ACCESS:     971281 HIT:     950923 MISS:      20358 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     225643 HIT:     209352 MISS:      16291 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 248.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     361206
  ROW_BUFFER_MISS:    1884394
  AVG DBUS CONGESTED CYCLE: 6.725
Channel 0 WQ ROW_BUFFER_HIT:     201452
  ROW_BUFFER_MISS:     770735
  FULL:          0
Channel 0 REFRESHES ISSUED:       9798
