
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
T'011111010000111101101100001000010000101000010001000111000001 1'
T'001110011000010011000101011010111100100101010111000101110100 0'
T'000111010000101101101100101101011000110001011011100000000010 1'
T'001111011000011110000010101110011001101110111111000101010100 1'
T'101101110011001101101111101111010100000111110001000110100100 1'
T'101101110000111101101110101000111011011100011101000001010111 0'
T'100111011000001110101001101010010000110011111111011010010010 0'
T'101110101010100100100000111000011011011100111001011101000000 0'
T'100110101111111101100010001010011111101110110001000111111100 0'
T'101110110100110101101101001000111101011010110110000000110010 1'
T'100110111110101101101100001001110101100101111001000110001001 1'
T'110111011110111010001000101000010011100110110001001101111100 1'
T'100110011000011111100000101101011000110101010011101101011001 1'
T'011111110000101101101100011101111100100011010011001000001010 1'
T'001110010100110101101110011010111011101001011011010000100011 1'
T'101111101110111101110011111100110101010100010011001101110001 0'
T'111101010100101101101111001000110101001110010011001110100010 1'
T'101101111111110101101101011011010011101010010011100110000100 1'
T'101110011110000101101111001111010010001010110011001011000001 1'
T'101110010110111001101111101000111110101000010101101101100100 1'
T'100111011010011101110101001101111000111011111101000100010000 1'
T'101111010100111001101111011100011001001001111101100000001001 1'
T'011111110000101101101100011000110001111011110011010000111010 1'
T'111110100111100101101110001000011000101111110001010110110001 0'
T'011001110000001101101110001100111010001111010001000101110001 1'
T'101101110000101101101110101001010111101100011011000000101111 0'
T'101110110000101101101111101001010010010011011001011000111111 1'
T'101101110011111001101111101010111101110100011001010001101001 1'
T'000111110000111011101100001000110100110101011111000101110101 1'
T'101101111111110101101101111001010101101001110001001110000000 1'
T'101111011000111101101101001000010101001111011001111010001010 1'
T'010110111110001101101101011000110001110011010011100011100011 1'
T'100101110000111101101101111000011011101101010011011001000011 1'
T'001111110000111100001101111100011010110100111111000001110001 1'
T'110110101101001101101100011000110110000101010001000010100000 0'
T'011001000110011101101110101011111101011101010001000001110001 1'
T'000111010000101101101100001010011100010010110111100001000010 1'
T'101101110000101101101111011000011101001100010010001100011000 0'
T'100110111010110110001100011001011101100111010111101101101000 0'
T'011111010100011001101110001101011001011101010001000010000101 1'
T'110110011110100100000100001101110101011101110001000110100101 1'
T'101101110100100101101100101000111001011101111111000100011000 1'
T'110101110100101001101111101011110100101101011001001010011001 0'
T'101101110100101001101110111100010111011101010101010000011010 1'
T'101011011010001101101100011000010100100010010001000111101011 1'
T'111101100000101101101110011100011001001100010011001010100001 0'
T'100101011000101111101110001000010010011011010111001011001000 1'
T'111101100000101101101110011001011110011100010101001010001001 0'
T'110101111111111001101110001000010010101010110001001111010110 1'
T'000110011000011100001000011001111111110011011011001100100100 1'
T'111010010110110101101110111010011010010100110101100001101000 1'
T'110111101010111110101011001101110101000101010001001111100011 1'
T'110110110101111001101101011001010011000100010001010001001001 1'
T'001110010000101000010101111000110010011000111111000001001100 1'
T'000111101110101001101111001011011101101001110101011000000000 1'
T'110110111010111101101101011101010110011111110000110010010000 1'
T'111101110000101101101111101000010010111100010101001001001101 0'
T'101111101111110101111011101110110111010111110001001111111001 0'
T'111010111110111101100111001010110011001111010001001111001001 1'
T'111011011110110111101001111011010011011101110001001100110001 1'

#number of aborted faults = 302

#number of redundant faults = 1212

#number of calling podem1 = 1667

#total number of backtracks = 302975
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 7.6s 7.6s
