Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug 27 21:45:22 2022
| Host         : DESKTOP-LUJVCA8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_debouncer_timing_summary_routed.rpt -pb top_module_debouncer_timing_summary_routed.pb -rpx top_module_debouncer_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_debouncer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.439        0.000                      0                   17        0.058        0.000                      0                   17        2.633        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk                             {0.000 5.000}        10.000          100.000         
  clk_out10MHz_clk_wiz_10MHZ    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHZ        {0.000 25.000}       50.000          20.000          
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  clk_out10MHz_clk_wiz_10MHZ_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHZ_1      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out10MHz_clk_wiz_10MHZ         97.439        0.000                      0                   17        0.284        0.000                      0                   17       49.500        0.000                       0                    12  
  clkfbout_clk_wiz_10MHZ                                                                                                                                                          2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out10MHz_clk_wiz_10MHZ_1       97.454        0.000                      0                   17        0.284        0.000                      0                   17       49.500        0.000                       0                    12  
  clkfbout_clk_wiz_10MHZ_1                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out10MHz_clk_wiz_10MHZ_1  clk_out10MHz_clk_wiz_10MHZ         97.439        0.000                      0                   17        0.058        0.000                      0                   17  
clk_out10MHz_clk_wiz_10MHZ    clk_out10MHz_clk_wiz_10MHZ_1       97.439        0.000                      0                   17        0.058        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ
  To Clock:  clk_out10MHz_clk_wiz_10MHZ

Setup :            0  Failing Endpoints,  Worst Slack       97.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.439ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.232    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.439    

Slack (MET) :             97.439ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.232    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.439    

Slack (MET) :             97.532ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.766ns (34.100%)  route 1.480ns (65.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.068 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.463    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                 97.532    

Slack (MET) :             97.550ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.794ns (34.912%)  route 1.480ns (65.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.152    -0.040 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 97.550    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.651ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.265    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.651    

Slack (MET) :             97.651ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.265    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 c1/conta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.216    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.102    -0.114 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.114    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 c1/conta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y54         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.185ns (38.611%)  route 0.294ns (61.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT5 (Prop_lut5_I3_O)        0.044    -0.026 r  c1/conta[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    c1/p_0_in[4]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.739%)  route 0.294ns (61.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT4 (Prop_lut4_I3_O)        0.045    -0.025 r  c1/conta[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    c1/p_0_in[3]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.414    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 c1/conta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.818%)  route 0.319ns (63.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[6]/Q
                         net (fo=3, routed)           0.319    -0.045    c1/conta[6]
    SLICE_X89Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.000 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.414    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.208ns (37.439%)  route 0.348ns (62.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT3 (Prop_lut3_I1_O)        0.044     0.050 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    c1/p_0_in[2]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.131    -0.374    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.551%)  route 0.348ns (62.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.051    c1/p_0_in[1]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.120    -0.385    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.541%)  route 0.340ns (67.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.001    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.052    -0.453    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.992%)  route 0.456ns (71.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.456     0.091    c1/conta[0]
    SLICE_X89Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.136    c1/p_0_in[0]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.944%)  route 0.357ns (63.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.118    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.073 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.134     0.060    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X88Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.505    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10MHz_clk_wiz_10MHZ
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y54    c1/conta_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y54    c1/conta_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHZ
  To Clock:  clkfbout_clk_wiz_10MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHZ
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ_1
  To Clock:  clk_out10MHz_clk_wiz_10MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack       97.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.454ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.211    97.453    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.248    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.454    

Slack (MET) :             97.454ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.211    97.453    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.248    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.454    

Slack (MET) :             97.547ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.766ns (34.100%)  route 1.480ns (65.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.068 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.479    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.479    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                 97.547    

Slack (MET) :             97.565ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.794ns (34.912%)  route 1.480ns (65.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.152    -0.040 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.525    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.525    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 97.565    

Slack (MET) :             97.631ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.631    

Slack (MET) :             97.631ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.631    

Slack (MET) :             97.631ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.631    

Slack (MET) :             97.631ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.631    

Slack (MET) :             97.667ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.281    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                         97.281    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.667    

Slack (MET) :             97.667ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.281    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                         97.281    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 c1/conta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.216    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.102    -0.114 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.114    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 c1/conta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y54         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.185ns (38.611%)  route 0.294ns (61.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT5 (Prop_lut5_I3_O)        0.044    -0.026 r  c1/conta[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    c1/p_0_in[4]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.739%)  route 0.294ns (61.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT4 (Prop_lut4_I3_O)        0.045    -0.025 r  c1/conta[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    c1/p_0_in[3]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.414    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 c1/conta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.818%)  route 0.319ns (63.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[6]/Q
                         net (fo=3, routed)           0.319    -0.045    c1/conta[6]
    SLICE_X89Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.000 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.414    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.208ns (37.439%)  route 0.348ns (62.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT3 (Prop_lut3_I1_O)        0.044     0.050 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    c1/p_0_in[2]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.131    -0.374    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.551%)  route 0.348ns (62.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.051    c1/p_0_in[1]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.120    -0.385    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.541%)  route 0.340ns (67.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.001    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.052    -0.453    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.992%)  route 0.456ns (71.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.456     0.091    c1/conta[0]
    SLICE_X89Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.136    c1/p_0_in[0]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.944%)  route 0.357ns (63.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.118    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.073 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.134     0.060    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X88Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.505    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10MHz_clk_wiz_10MHZ_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y54    c1/conta_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y54    c1/conta_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y54    c1/conta_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHZ_1
  To Clock:  clkfbout_clk_wiz_10MHZ_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHZ_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ_1
  To Clock:  clk_out10MHz_clk_wiz_10MHZ

Setup :            0  Failing Endpoints,  Worst Slack       97.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.439ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.232    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.439    

Slack (MET) :             97.439ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.232    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.439    

Slack (MET) :             97.532ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.766ns (34.100%)  route 1.480ns (65.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.068 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.463    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                 97.532    

Slack (MET) :             97.550ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.794ns (34.912%)  route 1.480ns (65.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.152    -0.040 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 97.550    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.651ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.265    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.651    

Slack (MET) :             97.651ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.265    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 c1/conta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.216    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.102    -0.114 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.114    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 c1/conta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y54         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.185ns (38.611%)  route 0.294ns (61.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT5 (Prop_lut5_I3_O)        0.044    -0.026 r  c1/conta[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    c1/p_0_in[4]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.739%)  route 0.294ns (61.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT4 (Prop_lut4_I3_O)        0.045    -0.025 r  c1/conta[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    c1/p_0_in[3]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.188    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 c1/conta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.818%)  route 0.319ns (63.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[6]/Q
                         net (fo=3, routed)           0.319    -0.045    c1/conta[6]
    SLICE_X89Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.000 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.188    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.208ns (37.439%)  route 0.348ns (62.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT3 (Prop_lut3_I1_O)        0.044     0.050 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    c1/p_0_in[2]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.131    -0.148    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.551%)  route 0.348ns (62.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.051    c1/p_0_in[1]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.120    -0.159    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.541%)  route 0.340ns (67.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.001    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.052    -0.227    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.992%)  route 0.456ns (71.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.456     0.091    c1/conta[0]
    SLICE_X89Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.136    c1/p_0_in[0]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.944%)  route 0.357ns (63.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.118    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.073 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.134     0.060    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X88Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.279    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ
  To Clock:  clk_out10MHz_clk_wiz_10MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack       97.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.439ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.232    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.439    

Slack (MET) :             97.439ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.642ns (30.455%)  route 1.466ns (69.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.533    -0.207    c1/conta[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.232    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                 97.439    

Slack (MET) :             97.532ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.766ns (34.100%)  route 1.480ns (65.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.068 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.463    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                 97.532    

Slack (MET) :             97.550ns  (required time - arrival time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.794ns (34.912%)  route 1.480ns (65.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.683    -1.113    c1/conta[1]
    SLICE_X89Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.989 r  c1/conta[7]_i_4/O
                         net (fo=2, routed)           0.797    -0.192    c1/conta[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.152    -0.040 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 97.550    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.615ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.615    

Slack (MET) :             97.651ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.265    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.651    

Slack (MET) :             97.651ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.518    -1.797 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.933    -0.864    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.740 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.354    -0.386    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X88Y54         FDRE (Setup_fdre_C_CE)      -0.169    97.265    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                         97.265    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                 97.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 c1/conta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[7]/Q
                         net (fo=2, routed)           0.161    -0.216    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.102    -0.114 r  c1/conta[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.114    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[7]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_reg[7]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 c1/conta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y54         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[5]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.185ns (38.611%)  route 0.294ns (61.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT5 (Prop_lut5_I3_O)        0.044    -0.026 r  c1/conta[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    c1/p_0_in[4]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[4]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 c1/conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.739%)  route 0.294ns (61.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[3]/Q
                         net (fo=5, routed)           0.294    -0.070    c1/conta[3]
    SLICE_X89Y54         LUT4 (Prop_lut4_I3_O)        0.045    -0.025 r  c1/conta[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    c1/p_0_in[3]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[3]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.188    c1/conta_reg[3]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 c1/conta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.818%)  route 0.319ns (63.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_reg[6]/Q
                         net (fo=3, routed)           0.319    -0.045    c1/conta[6]
    SLICE_X89Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.000 r  c1/conta[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_reg[6]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.188    c1/conta_reg[6]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.208ns (37.439%)  route 0.348ns (62.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT3 (Prop_lut3_I1_O)        0.044     0.050 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    c1/p_0_in[2]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.131    -0.148    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 c1/conta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.551%)  route 0.348ns (62.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[1]/Q
                         net (fo=7, routed)           0.348     0.006    c1/conta[1]
    SLICE_X88Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.051 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.051    c1/p_0_in[1]
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.120    -0.159    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.541%)  route 0.340ns (67.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.001    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.052    -0.227    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.992%)  route 0.456ns (71.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.456     0.091    c1/conta[0]
    SLICE_X89Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.136 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.136    c1/p_0_in[0]
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.944%)  route 0.357ns (63.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.118    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.073 r  c1/conta[7]_i_2/O
                         net (fo=8, routed)           0.134     0.060    c1/conta[7]_i_2_n_0
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y54         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X88Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.279    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.340    





