/* ************************************************************************
 * Copyright (C) 2026 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * ************************************************************************ */
#include <gtest/gtest.h>

#include <iostream>
#include <memory>
#include <sstream>
#include <string>
#include <vector>

#include "AllocationTestUtils.hpp"
#include "stinkytofu/analysis/AnalysisRegistration.hpp"
#include "stinkytofu/core/Function.hpp"
#include "stinkytofu/core/PassManager.hpp"
#include "stinkytofu/ir/asm/VgprMsbEncoding.hpp"
#include "stinkytofu/transforms/asm/ra/LegacyColoring.hpp"
#include "stinkytofu/transforms/asm/ra/RegisterAllocationPass.hpp"
#include "stinkytofu/transforms/asm/ssa/LiftAsmRegistersToSSAPass.hpp"
#include "transforms/asm/ra/allocators/GreedyAllocator.hpp"
#include "transforms/asm/ra/allocators/LegacyIdentityAllocator.hpp"

using namespace stinkytofu;
using namespace stinkytofu::test;

namespace {

bool contains(const std::string& text, const std::string& needle) {
    return text.find(needle) != std::string::npos;
}

class RegisterAllocationPassTest : public ::testing::Test {
   protected:
    void SetUp() override {
        func = std::make_unique<Function>("kernel");
        setFunctionArch(*func, kRaTestArch);
    }

    BasicBlock* block(const std::string& label) {
        return func->createBasicBlock(label);
    }

    RegisterAllocationOptions legacyApply() {
        RegisterAllocationOptions options;
        options.allocator = "legacy";
        options.applyToOperands = true;
        options.verify = true;
        return options;
    }

    std::unique_ptr<Function> func;
};

/// Every instruction writes early, so any producer self-overwrite is a finding.
AllocationRules selfOverwriteTable(RuleStatus status) {
    AllocationRule rule;
    rule.name = "SelfOverwrite";
    rule.description = "this instruction must not write a register it reads";
    rule.status = status;
    rule.clobbersEarly = [](const StinkyInstruction&) { return true; };
    return AllocationRules({rule});
}

class RecolouringAllocator : public RegisterAllocator {
   public:
    const char* name() const override {
        return "recolour-merges";
    }
    AllocatorCapabilities capabilities() const override {
        AllocatorCapabilities caps;
        caps.mayRecolourMerges = true;
        return caps;
    }
    Expected<AllocationResult> allocate(const AllocationContext& context) override {
        allocated = true;
        return createLegacyColoring(context.function);
    }
    bool allocated = false;
};

class SpillingAllocator : public RegisterAllocator {
   public:
    const char* name() const override {
        return "spill";
    }
    AllocatorCapabilities capabilities() const override {
        AllocatorCapabilities caps;
        caps.maySpill = true;
        return caps;
    }
    Expected<AllocationResult> allocate(const AllocationContext& context) override {
        allocated = true;
        return createLegacyColoring(context.function);
    }
    bool allocated = false;
};

}  // namespace

TEST_F(RegisterAllocationPassTest, ApplyWithLegacyLeavesThePhysicalProgramUnchanged) {
    BasicBlock* entry = block("entry");
    createDsReadB128InBlock(entry, kRaTestArch, 4, 0);
    createVAddInBlock(entry, kRaTestArch, 8, 4, 5);
    const std::string before = physicalIR(*func);

    ASSERT_TRUE(liftForAllocation(*func));
    LegacyIdentityAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, legacyApply());

    ASSERT_TRUE(result.hasValue()) << (result.hasValue() ? "" : result.getError());
    EXPECT_EQ(physicalIR(*func), before);
    EXPECT_FALSE(func->hasAttachedSSA());
}

TEST_F(RegisterAllocationPassTest, PassApplyIsAnIdentityTransformThroughThePassManager) {
    BasicBlock* entry = block("entry");
    createDsReadB128InBlock(entry, kRaTestArch, 4, 0);
    createVAddInBlock(entry, kRaTestArch, 8, 4, 5);
    const std::string before = physicalIR(*func);

    PassManager pm;
    registerAllAnalyses(pm.getAnalysisManager());
    pm.setGemmTileConfig(func->getGemmTileConfig());
    pm.addPass(createLiftAsmRegistersToSSAPass());
    pm.addPass(createRegisterAllocationPass(legacyApply()));
    pm.run(*func);

    EXPECT_EQ(physicalIR(*func), before);
    EXPECT_FALSE(func->hasAttachedSSA());
}

TEST_F(RegisterAllocationPassTest, ShadowLeavesAttachedSSAAndOperands) {
    BasicBlock* entry = block("entry");
    createVAddInBlock(entry, kRaTestArch, 2, 0, 1);
    const std::string before = physicalIR(*func);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options;
    options.allocator = "legacy";
    options.applyToOperands = false;
    LegacyIdentityAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);

    ASSERT_TRUE(result.hasValue()) << (result.hasValue() ? "" : result.getError());
    EXPECT_TRUE(func->hasAttachedSSA());
    EXPECT_EQ(physicalIR(*func), before);
}

TEST_F(RegisterAllocationPassTest, RefusesAnAllocatorThatMayRecolourMerges) {
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    const std::string before = physicalIR(*func);
    ASSERT_TRUE(liftForAllocation(*func));

    RecolouringAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, legacyApply());

    EXPECT_TRUE(result.hasError());
    EXPECT_TRUE(contains(result.getError(), "copy insertion")) << result.getError();
    EXPECT_FALSE(allocator.allocated);
    EXPECT_TRUE(func->hasAttachedSSA());
    EXPECT_EQ(physicalIR(*func), before);
}

TEST_F(RegisterAllocationPassTest, RefusesAnAllocatorThatMaySpill) {
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    SpillingAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, legacyApply());

    EXPECT_TRUE(result.hasError());
    EXPECT_TRUE(contains(result.getError(), "spilling")) << result.getError();
    EXPECT_FALSE(allocator.allocated);
}

TEST_F(RegisterAllocationPassTest, RefusesToAllocateAClassTheLiftLeftPhysical) {
    // Colouring a class with no SSA values would assign registers nothing can
    // rewrite, so the mismatch is reported instead of quietly doing nothing.
    BasicBlock* entry = block("entry");
    AsmIRBuilder builder(*entry, kRaTestArch);
    StinkyInstruction* mov = builder.create(getMCIDByUOp(GFX::v_mov_b32, kRaTestArch));
    mov->addDestReg(StinkyRegister("v", 0, 1));
    mov->addSrcReg(StinkyRegister("s", 4, 1));

    LiftAsmRegistersToSSAOptions scalarOnly;
    scalarOnly.classes = RegClassSet::only(RegType::S);
    ASSERT_TRUE(liftAsmRegistersToAttachedSSA(*func, scalarOnly).hasValue());

    RegisterAllocationOptions options;  // defaults to VGPRs, which were not lifted
    options.allocator = "greedy";
    GreedyAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);

    ASSERT_TRUE(result.hasError());
    EXPECT_TRUE(
        contains(result.getError(), "asked to allocate v but this function was lifted for s"))
        << result.getError();
}

TEST_F(RegisterAllocationPassTest, AllocatesTheClassTheLiftCovered) {
    BasicBlock* entry = block("entry");
    AsmIRBuilder builder(*entry, kRaTestArch);
    StinkyInstruction* mov = builder.create(getMCIDByUOp(GFX::v_mov_b32, kRaTestArch));
    mov->addDestReg(StinkyRegister("v", 0, 1));
    mov->addSrcReg(StinkyRegister("s", 4, 1));

    LiftAsmRegistersToSSAOptions scalarOnly;
    scalarOnly.classes = RegClassSet::only(RegType::S);
    ASSERT_TRUE(liftAsmRegistersToAttachedSSA(*func, scalarOnly).hasValue());

    RegisterAllocationOptions options;
    options.allocator = "greedy";
    options.allocate = RegClassSet::only(RegType::S);
    options.applyToOperands = true;
    GreedyAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);

    ASSERT_TRUE(result.hasValue()) << (result.hasValue() ? "" : result.getError());
    // The scalar was colourable and the vector operand was never in SSA, so it
    // comes out exactly as written.
    EXPECT_TRUE(contains(physicalIR(*func), "v0 = \"st.v_mov_b32\"(s4)")) << physicalIR(*func);
}

TEST_F(RegisterAllocationPassTest, PassReportsAMissingGraph) {
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    const std::string before = physicalIR(*func);

    PassContext passCtx;
    passCtx.setRemarksEnabled(true);
    AnalysisManager am;
    registerAllAnalyses(am);

    std::ostringstream captured;
    std::streambuf* previous = std::cerr.rdbuf(captured.rdbuf());
    createRegisterAllocationPass(legacyApply())->run(*func, passCtx, am);
    std::cerr.rdbuf(previous);

    const std::string text = captured.str();
    EXPECT_TRUE(contains(text, "missed: RegisterAllocation")) << text;
    EXPECT_TRUE(contains(text, "no attached SSA")) << text;
    // Reporting is all it does: a function with nothing to colour comes out
    // exactly as it went in.
    EXPECT_EQ(physicalIR(*func), before);
}

TEST_F(RegisterAllocationPassTest, AuditRemarksOnAProducerViolationAndStillColours) {
    // Audit is the pre-flight check that keeps a new rule from silently
    // uncolouring kernels: it reports against the producer's own registers and
    // changes nothing. Here v2 = v_add(v2, v1) already writes what it reads.
    const ScopedArchRules rules(selfOverwriteTable(RuleStatus::Audit));
    createVAddInBlock(block("entry"), kRaTestArch, 2, 2, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    PassContext passCtx;
    passCtx.setRemarksEnabled(true);
    AnalysisManager am;
    registerAllAnalyses(am);

    std::ostringstream captured;
    std::streambuf* previous = std::cerr.rdbuf(captured.rdbuf());
    createRegisterAllocationPass(legacyApply())->run(*func, passCtx, am);
    std::cerr.rdbuf(previous);

    const std::string text = captured.str();
    EXPECT_TRUE(contains(text, "RuleAudit") || contains(text, "SelfOverwrite")) << text;
    EXPECT_TRUE(contains(text, "producer colouring already violates")) << text;
    // Reported, not enforced: the colouring still applied.
    EXPECT_TRUE(contains(text, "AllocatedRegisters") || contains(text, "coloured")) << text;
}

TEST_F(RegisterAllocationPassTest, AuditIsSilentWhenRemarksAreOff) {
    const ScopedArchRules rules(selfOverwriteTable(RuleStatus::Audit));
    createVAddInBlock(block("entry"), kRaTestArch, 2, 2, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    PassContext passCtx;  // remarks disabled
    AnalysisManager am;
    registerAllAnalyses(am);

    std::ostringstream captured;
    std::streambuf* previous = std::cerr.rdbuf(captured.rdbuf());
    createRegisterAllocationPass(legacyApply())->run(*func, passCtx, am);
    std::cerr.rdbuf(previous);

    EXPECT_TRUE(captured.str().empty()) << captured.str();
}

TEST_F(RegisterAllocationPassTest, AnUnknownForcedRuleNameIsAnError) {
    // A misspelling must fail. A test that enables nothing still passes, which
    // is the worst way to discover the name was wrong.
    const ScopedArchRules rules(selfOverwriteTable(RuleStatus::Off));
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options = legacyApply();
    options.rules.activate.push_back("SelfOverwrit");

    LegacyIdentityAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);
    ASSERT_TRUE(result.hasError());
    EXPECT_TRUE(contains(result.getError(), "no such allocation rule")) << result.getError();
    EXPECT_TRUE(contains(result.getError(), "SelfOverwrit")) << result.getError();
}

TEST_F(RegisterAllocationPassTest, ForcingARuleActiveIgnoresTheArchGate) {
    // The testing hatch: a standalone run has no rocisa capabilities, so a
    // filecheck test has to be able to switch a rule on by name.
    const ScopedArchRules rules(selfOverwriteTable(RuleStatus::Off));
    createVAddInBlock(block("entry"), kRaTestArch, 2, 2, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options = legacyApply();
    options.rules.activate.push_back("SelfOverwrite");

    // The producer overwrites what it reads, and legacy cannot move anything, so
    // an Active rule has to refuse the colouring.
    LegacyIdentityAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);
    EXPECT_TRUE(result.hasError()) << "an Active rule the input violates must refuse";
}

TEST_F(RegisterAllocationPassTest, NoRulesRestoresThePreFrameworkBehaviour) {
    const ScopedArchRules rules(selfOverwriteTable(RuleStatus::Active));
    createVAddInBlock(block("entry"), kRaTestArch, 2, 2, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options = legacyApply();
    options.rules.disableAll = true;

    LegacyIdentityAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);
    EXPECT_TRUE(result.hasValue()) << result.getError();
}

TEST_F(RegisterAllocationPassTest, PassReportsAnUnknownAllocator) {
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options;
    options.allocator = "does-not-exist";
    options.applyToOperands = true;

    PassContext passCtx;
    passCtx.setRemarksEnabled(true);
    AnalysisManager am;
    registerAllAnalyses(am);

    std::ostringstream captured;
    std::streambuf* previous = std::cerr.rdbuf(captured.rdbuf());
    createRegisterAllocationPass(options)->run(*func, passCtx, am);
    std::cerr.rdbuf(previous);

    const std::string text = captured.str();
    EXPECT_TRUE(contains(text, "is not registered")) << text;
    EXPECT_TRUE(func->hasAttachedSSA());
}

TEST_F(RegisterAllocationPassTest, InjectedAllocatorIsUsedInsteadOfTheRegistry) {
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));
    const std::string before = physicalIR(*func);

    // The named allocator does not exist, so the run can only succeed by using
    // the injected one. Naming a registered allocator here would leave the test
    // passing even if injection were ignored.
    RegisterAllocationOptions options = legacyApply();
    options.allocator = "does-not-exist";

    PassContext passCtx;
    AnalysisManager am;
    registerAllAnalyses(am);
    createRegisterAllocationPass(options, std::make_unique<LegacyIdentityAllocator>())
        ->run(*func, passCtx, am);

    EXPECT_EQ(physicalIR(*func), before);
    EXPECT_FALSE(func->hasAttachedSSA());
}

TEST_F(RegisterAllocationPassTest, RefusesAnUnknownRegionEndBlock) {
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options;
    options.regionEnd = "missing";
    GreedyAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);

    ASSERT_TRUE(result.hasError());
    EXPECT_TRUE(contains(result.getError(), "region end block 'missing' was not found"))
        << result.getError();
}

namespace {

RegisterAllocationOptions compactApply() {
    RegisterAllocationOptions options;
    options.allocator = "greedy-compact";
    options.applyToOperands = true;
    return options;
}

}  // namespace

TEST_F(RegisterAllocationPassTest, HoldsARangeWithoutEvictingWhatIsInIt) {
    BasicBlock* entry = block("entry");
    AsmIRBuilder builder(*entry, kRaTestArch);
    // s0 arrives as a live-in, which is what reserve() would reject.
    StinkyInstruction* def = builder.create(getMCIDByUOp(GFX::s_mov_b32, kRaTestArch));
    def->addDestReg(StinkyRegister("s", 40, 1));
    def->addSrcReg(StinkyRegister("s", 0, 1));
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options = compactApply();
    options.allocate = RegClassSet::only(RegType::S);
    options.pinRegisters = {{RegType::S, 0, 3}};

    CompactingGreedyAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);

    ASSERT_TRUE(result.hasValue()) << (result.hasValue() ? "" : result.getError());
    const std::string ir = physicalIR(*func);
    // Neither can pass vacuously: unheld, compaction puts the definition in s0.
    EXPECT_TRUE(contains(ir, "s4 = \"st.s_mov_b32\"")) << ir;
    EXPECT_TRUE(contains(ir, "(s0)")) << ir;
}

TEST_F(RegisterAllocationPassTest, RefusesABackwardsHeldRange) {
    createVAddInBlock(block("entry"), kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options;
    options.pinRegisters = {{RegType::V, 20, 19}};
    GreedyAllocator allocator;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options);

    ASSERT_TRUE(result.hasError());
    EXPECT_TRUE(contains(result.getError(), "asked to hold v20 through v19")) << result.getError();
}

TEST_F(RegisterAllocationPassTest, ShadowReportIncludesRegionPeak) {
    BasicBlock* entry = block("entry");
    BasicBlock* tail = block("tail");
    func->addEdge(entry, tail);
    createVAddInBlock(entry, kRaTestArch, 50, 0, 1);
    createVAddInBlock(tail, kRaTestArch, 60, 50, 2);
    ASSERT_TRUE(liftForAllocation(*func));

    RegisterAllocationOptions options;
    options.allocator = "greedy-compact";
    options.regionEnd = "entry";
    options.report = true;

    CompactingGreedyAllocator allocator;
    std::string report;
    Expected<AllocationResult> result = allocateRegisters(*func, allocator, options, &report);

    ASSERT_TRUE(result.hasValue()) << (result.hasValue() ? "" : result.getError());
    EXPECT_TRUE(contains(report, "regionPeak=")) << report;
}

namespace {

/// `v_wmma_scale16 dst, a, b, 0, scaleA, scaleB`. Its two scale fields select
/// no s_set_vgpr_msb slot, so they reach the first bank only.
StinkyInstruction* createWmmaScale16(BasicBlock* bb, int dst, int a, int b, int scaleA,
                                     int scaleB) {
    AsmIRBuilder builder(*bb, kRaTestArch);
    StinkyInstruction* wmma =
        builder.create(getMCIDByUOp(GFX::v_wmma_scale16_f32_16x16x128_f8f6f4, kRaTestArch));
    wmma->addDestReg(StinkyRegister("v", dst, 8));
    wmma->addSrcReg(StinkyRegister("v", a, 8));
    wmma->addSrcReg(StinkyRegister("v", b, 8));
    wmma->addSrcReg(StinkyRegister(0));
    wmma->addSrcReg(StinkyRegister("v", scaleA, 2));
    wmma->addSrcReg(StinkyRegister("v", scaleB, 2));
    return wmma;
}

/// A scale operand the producer left at v300, which no bank selector can name,
/// defined in the function so that a policy is free to move it.
StinkyInstruction* outOfReachScaleOperand(Function& func, BasicBlock* entry) {
    AsmIRBuilder builder(*entry, kRaTestArch);
    for (int i = 0; i < 2; ++i) {
        StinkyInstruction* mov = builder.create(getMCIDByUOp(GFX::v_mov_b32, kRaTestArch));
        mov->addDestReg(StinkyRegister("v", 300 + i, 1));
        mov->addSrcReg(StinkyRegister(0));
    }
    return createWmmaScale16(entry, /*dst=*/100, /*a=*/110, /*b=*/120, /*scaleA=*/300,
                             /*scaleB=*/130);
}

}  // namespace

TEST_F(RegisterAllocationPassTest, OnlyAllocateBringsAnOutOfReachScaleOperandBackIntoTheBank) {
    // The case a hold cannot fix, and the reason the Allocate policy exists.
    //
    // Hold keeps whatever register the producer chose, which is only right while
    // the producer chooses reachable ones. Asked to freeze v300, a register no
    // selector can name, it now refuses instead: the ceiling is collected under
    // either policy, so the contradiction is caught rather than emitted. That is
    // as far as holding can get, since it has no other register to offer.
    //
    // Allocate owes the producer nothing. It places the value under the ceiling
    // like any other constrained block, which brings it back into the bank.
    BasicBlock* entry = block("entry");
    StinkyInstruction* wmma = outOfReachScaleOperand(*func, entry);
    ASSERT_TRUE(liftForAllocation(*func));

    const std::vector<StinkySSAValue*> scale = ssaSourceUnits(*wmma, 3);
    ASSERT_EQ(scale.size(), 2u);
    ASSERT_NE(scale[0], nullptr);
    const SSAValueID outOfReach = scale[0]->valueId();

    RegisterAllocationOptions options;
    options.allocator = "greedy-compact";
    options.allocate = RegClassSet::only(RegType::V);

    GreedyAllocator allocator;
    options.unbankableOperands = RegisterAllocationOptions::UnbankableOperands::Hold;
    Expected<AllocationResult> held = allocateRegisters(*func, allocator, options);
    ASSERT_TRUE(held.hasError()) << "holding an unreachable register cannot be honoured";
    EXPECT_TRUE(contains(held.getError(), "v300")) << held.getError();

    options.unbankableOperands = RegisterAllocationOptions::UnbankableOperands::Allocate;
    Expected<AllocationResult> allocated = allocateRegisters(*func, allocator, options);
    ASSERT_TRUE(allocated.hasValue()) << allocated.getError();
    EXPECT_LT(allocated->assignmentOf(outOfReach).idx, kVgprBankSize) << allocated->toString();
}
