head	4.5;
access;
symbols
	Econet-5_80:4.5
	Econet-5_79:4.5
	Econet-5_78:4.5
	Econet-5_77:4.4
	Econet-5_76:4.3
	Econet-5_76-pre2:4.3
	Econet-5_76-pre1:4.2
	Econet-5_75:4.2
	Econet-5_74:4.2
	Econet-5_73:4.2
	RO_5_07:4.2
	dellis_autobuild_BaseSW:4.2
	sbrodie_sedwards_16Mar2000:4.2
	Ursula_merge:4.2
	Econet-5_72:4.2
	dcotton_autobuild_BaseSW:4.2
	mstphens_UrsulaRiscPCBuild_20Nov98:4.2
	Ursula_RiscPC:4.2.0.10
	nicke_Econet_70:4.1.7.1
	rthornb_UrsulaBuild-19Aug1998:4.2
	UrsulaBuild_FinalSoftload:4.2
	rthornb_UrsulaBuild-12Aug1998:4.2
	aglover_UrsulaBuild-05Aug1998:4.2
	rthornb_UrsulaBuild-29Jul1998:4.2
	rthornb_UrsulaBuild-22Jul1998:4.2
	hsimons_BOCA-1_2-Release:4.1.7.1
	rthornb_UrsulaBuild-15Jul1998:4.2
	rthornb_UrsulaBuild-07Jul1998:4.2
	rthornb_UrsulaBuild-17Jun1998:4.2
	rthornb_UrsulaBuild-03Jun1998:4.2
	rthornb_UrsulaBuild-27May1998:4.2
	rthornb_UrsulaBuild-21May1998:4.2
	Ursula_bp:4.2
	Ursula:4.2.0.8
	Ursula_13May1998_bp:4.2
	Ursula_13May1998:4.2.0.2
	rthornb_UrsulaBuild_01May1998:4.2
	Spinner_RCA116:4.1.7.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Daytona:4.2.0.6
	Daytona_bp:4.2
	Spinner_B7:4.1.7.1
	RO_3_71:4.1.3.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	RCA_bp:4.2
	ARTtmp:4.1.7.1.0.2
	RCA:4.2.0.4
	Spin_merge:4.1.7.1
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1
	RO_3_60:4.1.1.1
	StrongARM:4.1.3
	Black:4.1.1;
locks; strict;
comment	@# @;


4.5
date	2016.06.18.08.41.19;	author rool;	state Exp;
branches;
next	4.4;
commitid	b5LX0itWxwVjpVaz;

4.4
date	2015.08.14.07.52.05;	author rsprowson;	state Exp;
branches;
next	4.3;
commitid	PYhZPwRcZ6Hc4dxy;

4.3
date	2015.07.24.21.48.09;	author rsprowson;	state Exp;
branches;
next	4.2;
commitid	TevoQPbltY0dmAuy;

4.2
date	97.01.22.15.57.22;	author nturton;	state Exp;
branches;
next	4.1;

4.1
date	96.11.05.09.28.47;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.3.1
	4.1.5.1
	4.1.7.1;
next	;

4.1.1.1
date	96.11.05.09.28.47;	author nturton;	state Exp;
branches;
next	;

4.1.3.1
date	96.11.05.23.25.27;	author nturton;	state Exp;
branches;
next	;

4.1.5.1
date	96.11.22.14.51.45;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.20.02.11;	author nturton;	state Exp;
branches;
next	;


desc
@@


4.5
log
@Fix for RMA corruption
Detail:
  ImmediateRecord can hold a TxCB, but was only sized for CommonCB. When in ROM the neighbouring module seems tolerant of the start of its workspace being overwrittem, but when softloaded (esp. on RISC OS 3.xx) frequent "Heap corrupt" or address exceptions would occur.
Admin:
  Submission from Ian Bradbury.

Version 5.78. Tagged as 'Econet-5_78'
@
text
@; Copyright 1996 Acorn Computers Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
        SUBT            Arthur.  File ==> &.Arthur.Econet.Memory

TxCBIdentifier  *       &42437854
RxCBIdentifier  *       &42437858


         ^       0                                      ; Layout of RxCBs and TxCBs
        Word    Offset_Identifier
        Word    Offset_Link
        Byte    Offset_Status
        Byte    Offset_Station
        Byte    Offset_Network
        Byte    Offset_Port
        Byte    Offset_Control
        Byte    Offset_Local
        Byte    Offset_Broadcast
        Word    Offset_Event
        Word    Offset_Handle
        Word    Offset_Start
        Word    Offset_Size
        Byte    Size_CommonCB, 0

        ^       Size_CommonCB
        Word    Offset_Count
        Word    Offset_Delay
        Word    Offset_Time
        Word    Offset_ClaimTime
        Word    Offset_Destination
        Byte    Size_TxCB, 0

        ^       Size_CommonCB
        Word    Offset_RxSize
        Byte    Offset_RxStation
        Byte    Offset_RxNetwork
        Byte    Offset_RxPort
        Byte    Size_RxCB, 0

Event_NotReady  *       &FFFFFFFE                       ; A large number
Event_Done      *       &FFFFFFFF                       ; A larger number

        ^       &1C                                     ; This is all the FIQ space we use
        Word    FIQVector, 2                            ; This is LDR pc, .+4 and some data
        Word    NextJump                                ; This is for single level subroutines
        Word    ModuleWorkspace                         ; This is so the FIQ code can see Econet's variables
        Word    Registers, (16 + 2 + 2)                 ; Marshalling space for User + IRQ + SVC
        Byte    SmallTextBuffer, 12
        [       DebugFIQ
        Word    DebugSpacePointer
        Byte    DebugSpace, 124
        Word    DebugSpaceEnd, 0
        ]
        [       @@ > &100
        !       0, "FIQ Variable overflow."
        ]

        ^       0, wp                                   ; These are all WORD aligned
        Word    Time                                    ; Local centi-second clock
        Word    TxCBList
        Word    RxCBList                                ; The address of the first RxCB
        Word    Protection
        Word    Record                                  ; Here we maintain a pointer to the current record
        Word    RxMode                                  ; Top byte has the mode bits,
                                                        ; bottom half word has the destination address
        Word    TxMode                                  ; Top byte has the mode bits,
        Word    PowerDownTime                           ; When "Time" >= to this then Power Down
        Word    MachinePeekData                         ; Computed at init-time

        Word    HardwareAddress                         ; MC68B54
        Word    InterruptAddress
        Byte    InterruptMask

        Byte    SWILock                                 ; Indicates, to FIQ code, we are servicing a SWI
        Byte    LockOut                                 ; Used to lock out more immediate ops when
                                                        ; the current one hasn't been serviced yet
        Byte    Status2                                 ; Last copy of SReg2, used to get the DCD state
        Byte    PortHint

        Byte    FIQBusy                                 ; Zero for not busy, non zero for busy
        Byte    PeekPokeFlag                            ; Non zero for doing a peek or poke downgrade
        Byte    FIQStatus                               ; 0 ==> Owner, 1 ==> Non-Owner, 2 ==> Powered Down

FIQ_Owner       *       0
FIQ_Released    *       1
FIQ_PoweredDown *       2

        Byte    LocalStation
        Byte    LocalNetwork
        Byte    LocalBridgeVersion                      ; Used (with previous byte) to receive the Bridge reply

        [       ReceiveInBackground
        Word    BridgeRxHandle                          ; For the bridge to reply into
        ]
        [       BroadcastByHand
        Word    BroadcastTime
        ]
        [       DebugFindLocalNet
        Word    InitTimer0
        ]
        Word    CurrentHandle                           ; Used for TxCBs and RxCBs, incremented by 4

        Word    EventSequenceNumber                     ; Used to ensure events are offered in the correct order

        Word    PortTable, 16                           ; 256 2bit set [ 0..255 ]

        Word    MessageBlockAddress
        Word    MessageBlock, 4                         ; Needed by MessageTrans

        Word
        Byte    ScoutBuffer, &410

        Word    ArgumentsAddressOrNumber
        Word    ArgumentsSize
        Byte    ArgumentsBuffer, &100

        Word
        ASSERT  Size_TxCB > Size_RxCB
        Byte    ImmediateRecord, Size_TxCB              ; Used while peek and poke happen

BroadcastBit    *       1 :SHL: 29
ImmediateBit    *       1 :SHL: 28
LongBit         *       1 :SHL: 27                      ; Immediate scout is longer (Peek or Poke)
ShortBit        *       1 :SHL: 26                      ; Immediate scout is shorter (Halt, Cont or GetRegs)
PeekBit         *       1 :SHL: 25                      ; Immediate operation is a two way 'Peek' type
TwoWayBit       *       1 :SHL: 24                      ; Immediate operation is a two way (Halt, Cont)
        [       ErrorInfo
        Word    ErrorLogArea, 0
        Word    RxErrors, Status_MaxValue + 1
        Word    RxCount
        Word    TxErrors, Status_MaxValue + 1
        Word    TxCount
        Word    TxFails
        Word    ErrorLogAreaEnd, 0
        ]
        [       ControlBlocks :LOR: ErrorInfo
        Byte    TextBuffer, &100
        ]
        [       Debug
        Word    NetErrorListPointer
        Word    NetErrorList, 1000
        ]

TotalRAMRequired * :INDEX: @@

        ;       Hardware definitions for the MC68B54
        ;       Advanced Data Link Controller
        ^       0, r10
        Byte    CReg1                                   ; Control register 1
        Overlap CReg1, SReg1                            ; Status  register 1
        Word
        Byte    CReg2                                   ; Control register 2
        Overlap CReg2, CReg3                            ; Control register 3
        Overlap CReg2, SReg2                            ; Status  register 2
        Word
        Byte    TxByte                                  ; Transmit data byte
        Overlap TxByte, RxByte                          ; Receive  data byte
        Word
        Byte    CReg4                                   ; Control register 4
        Overlap CReg4, TxLast                           ; Transmit last data byte

        ;       Status register 1 bit assignments

RxDataAvailable *       BitZero
SReg2Req        *       BitOne                          ; Status register 2 request
LoopStatus      *       BitTwo
FlagDetected    *       BitThree
CTS             *       BitFour                         ; Clear to send
TxUnderrun      *       BitFive                         ; Transmitter underrun
TxDRA           *       BitSix                          ; Transmit data register available
FrameComplete   *       BitSix                          ; Transmited frame is complete
INT             *       BitSeven                        ; An interrupt is pending

        ;       Status register 2 bit assignments

AddressPresent  *       BitZero
FrameValid      *       BitOne
RxIdle          *       BitTwo
RxAbort         *       BitThree
CRC             *       BitFour                         ; Frame check sequence error
DCD             *       BitFive                         ; Data carier detect
OverRun         *       BitSix                          ; Receiver overrun
RxDA            *       BitSeven                        ; Receive data available

        END
@


4.4
log
@Add Ursula fast service table, make hardware base common
Added an Ursula fast reject service call table, inspected in !Verma for correctness.
Remove the 'PoduleCapable' switch, since in both cases it boils down to an LDR of the address of the 68B54 controller there's little to choose between it being in the workspace or a constant in ROM.
Changed 2x unaligned loads into LDRB's since only 1 byte values are needed (Commands.s).

Tested on an AEH60 on RISC OS 3.70.

Version 5.77. Tagged as 'Econet-5_77'
@
text
@d130 2
a131 2
        Byte    ImmediateRecord, Size_CommonCB          ; Used while peek and poke happen

@


4.3
log
@Rationalise build switches
Drop support for OldOS (RISC OS 2), it's time to accept MessageTrans does exist now.
Drop support for ARM8, the processor that never was.
Use {TRUE} and {FALSE} objasm built in variables.
Tagged as Econet-5_76-pre2.
@
text
@d81 2
a82 2
        [       PoduleCapable
        Word    HardwareAddress
a84 1
        ]
@


4.2
log
@Version RO_3_70 taken
@
text
@a79 1
        [       :LNOT: OldOs
a80 1
        ]
d119 1
a119 1
        [       UseMsgTrans
d121 1
a121 2
        Word    MessageBlock, 4                         ; Needed by Mr Spastic MessageTrans
        ]
@


4.1
log
@Initial revision
@
text
@d162 1
a162 1
        ;       Hardware definitions for the MC68B54 
@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@d162 1
a162 1
        ;       Hardware definitions for the MC68B54
@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
