

================================================================
== Vitis HLS Report for 'load_data_and_op'
================================================================
* Date:           Thu May 16 16:22:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       62|       62|  0.620 us|  0.620 us|   62|   62|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                  |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |load_op_U0        |load_op        |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |load_data_a_3_U0  |load_data_a_3  |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |load_data_b_4_U0  |load_data_b_4  |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |store_op_U0       |store_op       |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     385|    598|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     388|    645|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+-----+-----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+---------------+---------+----+-----+-----+-----+
    |load_data_a_3_U0  |load_data_a_3  |        0|   0|  123|  170|    0|
    |load_data_b_4_U0  |load_data_b_4  |        0|   0|  123|  170|    0|
    |load_op_U0        |load_op        |        0|   0|  124|  179|    0|
    |store_op_U0       |store_op       |        0|   0|   15|   79|    0|
    +------------------+---------------+---------+----+-----+-----+-----+
    |Total             |               |        0|   0|  385|  598|    0|
    +------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |ALU_operation_U  |        0|  0|   0|    -|     2|   32|       64|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |Total            |        0|  0|   0|    0|     2|   32|       64|
    +-----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |load_data_a_3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_data_b_4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_op_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_sync_load_data_a_3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_data_b_4_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_op_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  20|          10|          10|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_load_data_a_3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_data_b_4_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_op_U0_ap_ready        |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_load_data_a_3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_data_b_4_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_op_U0_ap_ready        |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------------+-----+-----+------------+-------------------+--------------+
|m_axi_gmem0_AWVALID           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREADY           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWADDR            |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWID              |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLEN             |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWSIZE            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWBURST           |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLOCK            |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWCACHE           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWPROT            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWQOS             |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREGION          |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWUSER            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WVALID            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WREADY            |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WDATA             |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WSTRB             |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WLAST             |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WID               |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WUSER             |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARVALID           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREADY           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARADDR            |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARID              |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLEN             |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARSIZE            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARBURST           |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLOCK            |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARCACHE           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARPROT            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARQOS             |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREGION          |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARUSER            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RVALID            |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RREADY            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RDATA             |   in|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RLAST             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RID               |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM          |   in|    9|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RUSER             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RRESP             |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BVALID            |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BREADY            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BRESP             |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BID               |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BUSER             |   in|    1|       m_axi|              gmem0|       pointer|
|a                             |   in|   64|     ap_none|                  a|        scalar|
|a_ap_vld                      |   in|    1|     ap_none|                  a|        scalar|
|m_axi_gmem1_AWVALID           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR            |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID              |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN             |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST           |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK            |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS             |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION          |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY            |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA             |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB             |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST             |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID               |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER             |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR            |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID              |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN             |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST           |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK            |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS             |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION          |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID            |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA             |   in|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID               |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM          |   in|    9|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP             |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID            |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP             |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID               |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER             |   in|    1|       m_axi|              gmem1|       pointer|
|b                             |   in|   64|     ap_none|                  b|        scalar|
|b_ap_vld                      |   in|    1|     ap_none|                  b|        scalar|
|m_axi_gmem3_AWVALID           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREADY           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWADDR            |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWID              |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLEN             |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWSIZE            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWBURST           |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLOCK            |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWCACHE           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWPROT            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWQOS             |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREGION          |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWUSER            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WVALID            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WREADY            |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WDATA             |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WSTRB             |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WLAST             |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WID               |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WUSER             |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARVALID           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREADY           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARADDR            |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARID              |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLEN             |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARSIZE            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARBURST           |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLOCK            |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARCACHE           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARPROT            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARQOS             |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREGION          |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARUSER            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RVALID            |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RREADY            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RDATA             |   in|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RLAST             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RID               |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM          |   in|    9|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RUSER             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RRESP             |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BVALID            |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BREADY            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BRESP             |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BID               |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BUSER             |   in|    1|       m_axi|              gmem3|       pointer|
|op                            |   in|   64|     ap_none|                 op|        scalar|
|op_ap_vld                     |   in|    1|     ap_none|                 op|        scalar|
|ALU_operation_MEM_address0    |  out|    6|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d0          |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_q0          |   in|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we0         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_address1    |  out|    6|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce1         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d1          |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_q1          |   in|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we1         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|data_a_din                    |  out|   32|     ap_fifo|             data_a|       pointer|
|data_a_full_n                 |   in|    1|     ap_fifo|             data_a|       pointer|
|data_a_write                  |  out|    1|     ap_fifo|             data_a|       pointer|
|data_b_din                    |  out|   32|     ap_fifo|             data_b|       pointer|
|data_b_full_n                 |   in|    1|     ap_fifo|             data_b|       pointer|
|data_b_write                  |  out|    1|     ap_fifo|             data_b|       pointer|
|ap_clk                        |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_MEM_full_n      |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_MEM_write       |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_din             |   in|   32|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_num_data_valid  |  out|    3|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_fifo_cap        |  out|    3|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_full_n          |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_write           |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_dout            |  out|   32|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_empty_n         |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_read            |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
+------------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op" [HLS/core.cpp:98]   --->   Operation 5 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [HLS/core.cpp:98]   --->   Operation 6 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [HLS/core.cpp:98]   --->   Operation 7 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (3.52ns)   --->   "%call_ln98 = call void @load_op, i32 %gmem3, i64 %op_read, i32 %ALU_operation" [HLS/core.cpp:98]   --->   Operation 8 'call' 'call_ln98' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (3.52ns)   --->   "%call_ln100 = call void @load_data_a.3, i32 %gmem0, i64 %a_read, i32 %data_a" [HLS/core.cpp:100]   --->   Operation 9 'call' 'call_ln100' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (3.52ns)   --->   "%call_ln101 = call void @load_data_b.4, i32 %gmem1, i64 %b_read, i32 %data_b" [HLS/core.cpp:101]   --->   Operation 10 'call' 'call_ln101' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln98 = call void @load_op, i32 %gmem3, i64 %op_read, i32 %ALU_operation" [HLS/core.cpp:98]   --->   Operation 11 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln100 = call void @load_data_a.3, i32 %gmem0, i64 %a_read, i32 %data_a" [HLS/core.cpp:100]   --->   Operation 12 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln101 = call void @load_data_b.4, i32 %gmem1, i64 %b_read, i32 %data_b" [HLS/core.cpp:101]   --->   Operation 13 'call' 'call_ln101' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln99 = call void @store_op, i32 %ALU_operation_MEM, i32 %ALU_operation" [HLS/core.cpp:99]   --->   Operation 14 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln98 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17" [HLS/core.cpp:98]   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_12, i32 0, i32 0, void @empty_17, i32 0, i32 50, void @empty_18, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_12, i32 0, i32 0, void @empty_17, i32 0, i32 50, void @empty_20, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_12, i32 0, i32 0, void @empty_17, i32 0, i32 50, void @empty_23, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln99 = call void @store_op, i32 %ALU_operation_MEM, i32 %ALU_operation" [HLS/core.cpp:99]   --->   Operation 29 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [HLS/core.cpp:98]   --->   Operation 30 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ALU_operation_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ALU_operation]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_read                   (read                ) [ 00100]
b_read                    (read                ) [ 00100]
a_read                    (read                ) [ 00100]
call_ln98                 (call                ) [ 00000]
call_ln100                (call                ) [ 00000]
call_ln101                (call                ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specdataflowpipeline_ln98 (specdataflowpipeline) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
call_ln99                 (call                ) [ 00000]
ret_ln98                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="op">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ALU_operation_MEM">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_MEM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ALU_operation">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_a">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_b">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_op"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_a.3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data_b.4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_op"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="op_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_load_op_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_load_data_a_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_load_data_b_4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_store_op_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln99/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="op_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="b_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="122" class="1005" name="a_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="56" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="92"><net_src comp="68" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="62" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="56" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="120"><net_src comp="62" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: gmem3 | {}
	Port: ALU_operation_MEM | {3 4 }
	Port: ALU_operation | {1 2 }
	Port: data_a | {1 2 }
	Port: data_b | {1 2 }
 - Input state : 
	Port: load_data_and_op : gmem0 | {1 2 }
	Port: load_data_and_op : a | {1 }
	Port: load_data_and_op : gmem1 | {1 2 }
	Port: load_data_and_op : b | {1 }
	Port: load_data_and_op : gmem3 | {1 2 }
	Port: load_data_and_op : op | {1 }
	Port: load_data_and_op : ALU_operation_MEM | {}
	Port: load_data_and_op : ALU_operation | {3 4 }
	Port: load_data_and_op : data_a | {}
	Port: load_data_and_op : data_b | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    grp_load_op_fu_74    |    71   |    99   |
|   call   | grp_load_data_a_3_fu_84 |    71   |    99   |
|          | grp_load_data_b_4_fu_94 |    71   |    99   |
|          |   grp_store_op_fu_104   |    12   |    28   |
|----------|-------------------------|---------|---------|
|          |    op_read_read_fu_56   |    0    |    0    |
|   read   |    b_read_read_fu_62    |    0    |    0    |
|          |    a_read_read_fu_68    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   225   |   325   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| a_read_reg_122|   64   |
| b_read_reg_117|   64   |
|op_read_reg_112|   64   |
+---------------+--------+
|     Total     |   192  |
+---------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_load_op_fu_74    |  p2  |   2  |  64  |   128  ||    9    |
| grp_load_data_a_3_fu_84 |  p2  |   2  |  64  |   128  ||    9    |
| grp_load_data_b_4_fu_94 |  p2  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   384  ||  4.764  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   225  |   325  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   417  |   352  |
+-----------+--------+--------+--------+
