{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 19:26:28 2024 " "Info: Processing started: Mon Jun 03 19:26:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off countAndSetting -c countAndSetting " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off countAndSetting -c countAndSetting" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "print_light_one\[3\]\$latch~6 " "Warning: Node \"print_light_one\[3\]\$latch~6\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "print_light_one\[1\]\$latch~6 " "Warning: Node \"print_light_one\[1\]\$latch~6\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "print_light_one\[6\]\$latch~6 " "Warning: Node \"print_light_one\[6\]\$latch~6\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "print_light_one\[5\]\$latch~6 " "Warning: Node \"print_light_one\[5\]\$latch~6\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "print_light_one\[4\]\$latch~6 " "Warning: Node \"print_light_one\[4\]\$latch~6\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "print_light_one\[0\]\$latch~6 " "Warning: Node \"print_light_one\[0\]\$latch~6\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "print_light_one\[2\]\$latch~6 " "Warning: Node \"print_light_one\[2\]\$latch~6\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "error~13 " "Warning: Node \"error~13\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 24 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[11\]~118 " "Warning: Node \"pills_need\[11\]~118\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[8\]~106 " "Warning: Node \"pills_need\[8\]~106\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[9\]~110 " "Warning: Node \"pills_need\[9\]~110\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[10\]~114 " "Warning: Node \"pills_need\[10\]~114\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[2\]~126 " "Warning: Node \"pills_need\[2\]~126\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[3\]~134 " "Warning: Node \"pills_need\[3\]~134\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[4\]~90 " "Warning: Node \"pills_need\[4\]~90\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[5\]~94 " "Warning: Node \"pills_need\[5\]~94\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[6\]~98 " "Warning: Node \"pills_need\[6\]~98\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[7\]~102 " "Warning: Node \"pills_need\[7\]~102\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[0\]~87 " "Warning: Node \"bottom_need\[0\]~87\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[1\]~79 " "Warning: Node \"bottom_need\[1\]~79\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[2\]~83 " "Warning: Node \"bottom_need\[2\]~83\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[3\]~91 " "Warning: Node \"bottom_need\[3\]~91\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[4\]~63 " "Warning: Node \"bottom_need\[4\]~63\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[5\]~67 " "Warning: Node \"bottom_need\[5\]~67\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[6\]~71 " "Warning: Node \"bottom_need\[6\]~71\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "bottom_need\[7\]~75 " "Warning: Node \"bottom_need\[7\]~75\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[0\]~130 " "Warning: Node \"pills_need\[0\]~130\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "pills_need\[1\]~122 " "Warning: Node \"pills_need\[1\]~122\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 7 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register bottom_count_8421\[0\] register stop 32.26 MHz 31.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.26 MHz between source register \"bottom_count_8421\[0\]\" and destination register \"stop\" (period= 31.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest register register " "Info: + Longest register to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bottom_count_8421\[0\] 1 REG LC42 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC42; Fanout = 17; REG Node = 'bottom_count_8421\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bottom_count_8421[0] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Equal7~9 2 COMB LC112 13 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC112; Fanout = 13; COMB Node = 'Equal7~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { bottom_count_8421[0] Equal7~9 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 18.000 ns stop~25 3 COMB LC48 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 18.000 ns; Loc. = LC48; Fanout = 1; COMB Node = 'stop~25'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Equal7~9 stop~25 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 26.000 ns stop 4 REG LC23 54 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC23; Fanout = 54; REG Node = 'stop'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { stop~25 stop } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.000 ns ( 76.92 % ) " "Info: Total cell delay = 20.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 23.08 % ) " "Info: Total interconnect delay = 6.000 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { bottom_count_8421[0] Equal7~9 stop~25 stop } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { bottom_count_8421[0] {} Equal7~9 {} stop~25 {} stop {} } { 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 22; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns stop 2 REG LC23 54 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC23; Fanout = 54; REG Node = 'stop'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk stop } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk stop } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} stop {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 22; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns bottom_count_8421\[0\] 2 REG LC42 17 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC42; Fanout = 17; REG Node = 'bottom_count_8421\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk bottom_count_8421[0] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk bottom_count_8421[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} bottom_count_8421[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk stop } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} stop {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk bottom_count_8421[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} bottom_count_8421[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { bottom_count_8421[0] Equal7~9 stop~25 stop } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { bottom_count_8421[0] {} Equal7~9 {} stop~25 {} stop {} } { 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk stop } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} stop {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk bottom_count_8421[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} bottom_count_8421[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "bottom_count_8421\[5\] show_switch\[1\] clk 48.000 ns register " "Info: tsu for register \"bottom_count_8421\[5\]\" (data pin = \"show_switch\[1\]\", clock pin = \"clk\") is 48.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "54.000 ns + Longest pin register " "Info: + Longest pin to register delay is 54.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns show_switch\[1\] 1 PIN PIN_65 121 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_65; Fanout = 121; PIN Node = 'show_switch\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_switch[1] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns pills_need\[0\]~16sexpand0 2 COMB SEXP81 22 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP81; Fanout = 22; COMB Node = 'pills_need\[0\]~16sexpand0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { show_switch[1] pills_need[0]~16sexpand0 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns pills_need\[7\]~102 3 COMB LOOP LC88 11 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC88; Fanout = 11; COMB LOOP Node = 'pills_need\[7\]~102'" { { "Info" "ITDB_PART_OF_SCC" "pills_need\[7\]~102 LC88 " "Info: Loc. = LC88; Node \"pills_need\[7\]~102\"" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pills_need[7]~102 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pills_need[7]~102 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { pills_need[0]~16sexpand0 pills_need[7]~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns lpm_add_sub:Add3\|addcore:adder\[0\]\|unreg_res_node\[7\]~15 4 COMB LC30 2 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC30; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\[0\]\|unreg_res_node\[7\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { pills_need[7]~102 lpm_add_sub:Add3|addcore:adder[0]|unreg_res_node[7]~15 } "NODE_NAME" } } { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 87 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 37.000 ns Equal5~67 5 COMB LC62 27 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC62; Fanout = 27; COMB Node = 'Equal5~67'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_add_sub:Add3|addcore:adder[0]|unreg_res_node[7]~15 Equal5~67 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 46.000 ns bottom_count_8421\[5\]~91 6 COMB LC108 1 " "Info: 6: + IC(2.000 ns) + CELL(7.000 ns) = 46.000 ns; Loc. = LC108; Fanout = 1; COMB Node = 'bottom_count_8421\[5\]~91'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Equal5~67 bottom_count_8421[5]~91 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 54.000 ns bottom_count_8421\[5\] 7 REG LC107 7 " "Info: 7: + IC(2.000 ns) + CELL(6.000 ns) = 54.000 ns; Loc. = LC107; Fanout = 7; REG Node = 'bottom_count_8421\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { bottom_count_8421[5]~91 bottom_count_8421[5] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "44.000 ns ( 81.48 % ) " "Info: Total cell delay = 44.000 ns ( 81.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 18.52 % ) " "Info: Total interconnect delay = 10.000 ns ( 18.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "54.000 ns" { show_switch[1] pills_need[0]~16sexpand0 pills_need[7]~102 lpm_add_sub:Add3|addcore:adder[0]|unreg_res_node[7]~15 Equal5~67 bottom_count_8421[5]~91 bottom_count_8421[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "54.000 ns" { show_switch[1] {} show_switch[1]~out {} pills_need[0]~16sexpand0 {} pills_need[7]~102 {} lpm_add_sub:Add3|addcore:adder[0]|unreg_res_node[7]~15 {} Equal5~67 {} bottom_count_8421[5]~91 {} bottom_count_8421[5] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 22; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns bottom_count_8421\[5\] 2 REG LC107 7 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC107; Fanout = 7; REG Node = 'bottom_count_8421\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk bottom_count_8421[5] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk bottom_count_8421[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} bottom_count_8421[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "54.000 ns" { show_switch[1] pills_need[0]~16sexpand0 pills_need[7]~102 lpm_add_sub:Add3|addcore:adder[0]|unreg_res_node[7]~15 Equal5~67 bottom_count_8421[5]~91 bottom_count_8421[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "54.000 ns" { show_switch[1] {} show_switch[1]~out {} pills_need[0]~16sexpand0 {} pills_need[7]~102 {} lpm_add_sub:Add3|addcore:adder[0]|unreg_res_node[7]~15 {} Equal5~67 {} bottom_count_8421[5]~91 {} bottom_count_8421[5] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 7.000ns 7.000ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk bottom_count_8421[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} bottom_count_8421[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk print_light_one\[3\] bottom_count_8421\[0\] 58.000 ns register " "Info: tco from clock \"clk\" to destination pin \"print_light_one\[3\]\" through register \"bottom_count_8421\[0\]\" is 58.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 22; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns bottom_count_8421\[0\] 2 REG LC42 17 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC42; Fanout = 17; REG Node = 'bottom_count_8421\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk bottom_count_8421[0] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk bottom_count_8421[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} bottom_count_8421[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "47.000 ns + Longest register pin " "Info: + Longest register to pin delay is 47.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bottom_count_8421\[0\] 1 REG LC42 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC42; Fanout = 17; REG Node = 'bottom_count_8421\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bottom_count_8421[0] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns Mux18~14 2 COMB LC66 25 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC66; Fanout = 25; COMB Node = 'Mux18~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { bottom_count_8421[0] Mux18~14 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 18.000 ns Mux1~5 3 COMB LC76 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 18.000 ns; Loc. = LC76; Fanout = 1; COMB Node = 'Mux1~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux18~14 Mux1~5 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 28.000 ns Mux38~1sexpand1 4 COMB SEXP73 4 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 28.000 ns; Loc. = SEXP73; Fanout = 4; COMB Node = 'Mux38~1sexpand1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Mux1~5 Mux38~1sexpand1 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 36.000 ns Mux1~4sexpand1 5 COMB SEXP80 3 " "Info: 5: + IC(0.000 ns) + CELL(8.000 ns) = 36.000 ns; Loc. = SEXP80; Fanout = 3; COMB Node = 'Mux1~4sexpand1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Mux38~1sexpand1 Mux1~4sexpand1 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 43.000 ns print_light_one\[3\]\$latch~6 6 COMB LOOP LC72 3 " "Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 43.000 ns; Loc. = LC72; Fanout = 3; COMB LOOP Node = 'print_light_one\[3\]\$latch~6'" { { "Info" "ITDB_PART_OF_SCC" "print_light_one\[3\]\$latch~6 LC72 " "Info: Loc. = LC72; Node \"print_light_one\[3\]\$latch~6\"" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { print_light_one[3]$latch~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { print_light_one[3]$latch~6 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Mux1~4sexpand1 print_light_one[3]$latch~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 47.000 ns print_light_one\[3\] 7 PIN PIN_48 0 " "Info: 7: + IC(0.000 ns) + CELL(4.000 ns) = 47.000 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'print_light_one\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { print_light_one[3]$latch~6 print_light_one[3] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "41.000 ns ( 87.23 % ) " "Info: Total cell delay = 41.000 ns ( 87.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 12.77 % ) " "Info: Total interconnect delay = 6.000 ns ( 12.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "47.000 ns" { bottom_count_8421[0] Mux18~14 Mux1~5 Mux38~1sexpand1 Mux1~4sexpand1 print_light_one[3]$latch~6 print_light_one[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "47.000 ns" { bottom_count_8421[0] {} Mux18~14 {} Mux1~5 {} Mux38~1sexpand1 {} Mux1~4sexpand1 {} print_light_one[3]$latch~6 {} print_light_one[3] {} } { 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 7.000ns 7.000ns 8.000ns 8.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk bottom_count_8421[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} bottom_count_8421[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "47.000 ns" { bottom_count_8421[0] Mux18~14 Mux1~5 Mux38~1sexpand1 Mux1~4sexpand1 print_light_one[3]$latch~6 print_light_one[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "47.000 ns" { bottom_count_8421[0] {} Mux18~14 {} Mux1~5 {} Mux38~1sexpand1 {} Mux1~4sexpand1 {} print_light_one[3]$latch~6 {} print_light_one[3] {} } { 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 7.000ns 7.000ns 8.000ns 8.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "set print_light_one\[3\] 66.000 ns Longest " "Info: Longest tpd from source pin \"set\" to destination pin \"print_light_one\[3\]\" is 66.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns set 1 PIN PIN_64 55 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_64; Fanout = 55; PIN Node = 'set'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns bottom_need\[0\]~96 2 COMB SEXP24 2 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP24; Fanout = 2; COMB Node = 'bottom_need\[0\]~96'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set bottom_need[0]~96 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns bottom_need\[0\]~87 3 COMB LOOP LC19 7 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC19; Fanout = 7; COMB LOOP Node = 'bottom_need\[0\]~87'" { { "Info" "ITDB_PART_OF_SCC" "bottom_need\[0\]~87 LC19 " "Info: Loc. = LC19; Node \"bottom_need\[0\]~87\"" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bottom_need[0]~87 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bottom_need[0]~87 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { bottom_need[0]~96 bottom_need[0]~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns Mux18~14 4 COMB LC66 25 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC66; Fanout = 25; COMB Node = 'Mux18~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { bottom_need[0]~87 Mux18~14 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 37.000 ns Mux1~5 5 COMB LC76 1 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC76; Fanout = 1; COMB Node = 'Mux1~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Mux18~14 Mux1~5 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 47.000 ns Mux38~1sexpand1 6 COMB SEXP73 4 " "Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 47.000 ns; Loc. = SEXP73; Fanout = 4; COMB Node = 'Mux38~1sexpand1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Mux1~5 Mux38~1sexpand1 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 55.000 ns Mux1~4sexpand1 7 COMB SEXP80 3 " "Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 55.000 ns; Loc. = SEXP80; Fanout = 3; COMB Node = 'Mux1~4sexpand1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Mux38~1sexpand1 Mux1~4sexpand1 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 62.000 ns print_light_one\[3\]\$latch~6 8 COMB LOOP LC72 3 " "Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 62.000 ns; Loc. = LC72; Fanout = 3; COMB LOOP Node = 'print_light_one\[3\]\$latch~6'" { { "Info" "ITDB_PART_OF_SCC" "print_light_one\[3\]\$latch~6 LC72 " "Info: Loc. = LC72; Node \"print_light_one\[3\]\$latch~6\"" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { print_light_one[3]$latch~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { print_light_one[3]$latch~6 } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Mux1~4sexpand1 print_light_one[3]$latch~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 66.000 ns print_light_one\[3\] 9 PIN PIN_48 0 " "Info: 9: + IC(0.000 ns) + CELL(4.000 ns) = 66.000 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'print_light_one\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { print_light_one[3]$latch~6 print_light_one[3] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "58.000 ns ( 87.88 % ) " "Info: Total cell delay = 58.000 ns ( 87.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 12.12 % ) " "Info: Total interconnect delay = 8.000 ns ( 12.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "66.000 ns" { set bottom_need[0]~96 bottom_need[0]~87 Mux18~14 Mux1~5 Mux38~1sexpand1 Mux1~4sexpand1 print_light_one[3]$latch~6 print_light_one[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "66.000 ns" { set {} set~out {} bottom_need[0]~96 {} bottom_need[0]~87 {} Mux18~14 {} Mux1~5 {} Mux38~1sexpand1 {} Mux1~4sexpand1 {} print_light_one[3]$latch~6 {} print_light_one[3] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 7.000ns 8.000ns 8.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pills_count_8421\[1\] pause clk 4.000 ns register " "Info: th for register \"pills_count_8421\[1\]\" (data pin = \"pause\", clock pin = \"clk\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 22; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns pills_count_8421\[1\] 2 REG LC15 41 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC15; Fanout = 41; REG Node = 'pills_count_8421\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk pills_count_8421[1] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk pills_count_8421[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} pills_count_8421[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns pause 1 PIN PIN_61 55 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 55; PIN Node = 'pause'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns pills_count_8421\[1\] 2 REG LC15 41 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC15; Fanout = 41; REG Node = 'pills_count_8421\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { pause pills_count_8421[1] } "NODE_NAME" } } { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pause pills_count_8421[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pause {} pause~out {} pills_count_8421[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk pills_count_8421[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} pills_count_8421[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pause pills_count_8421[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pause {} pause~out {} pills_count_8421[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 58 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 19:26:28 2024 " "Info: Processing ended: Mon Jun 03 19:26:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
