/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [10:0] _05_;
  wire [4:0] _06_;
  wire [8:0] _07_;
  wire [7:0] _08_;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [21:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [21:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = _01_ ? celloutsig_0_2z[1] : in_data[89];
  assign celloutsig_1_0z = ~(in_data[165] & in_data[144]);
  assign celloutsig_0_32z = !(celloutsig_0_19z ? celloutsig_0_23z[6] : celloutsig_0_27z[11]);
  assign celloutsig_0_10z = !(_03_ ? celloutsig_0_6z[4] : celloutsig_0_3z);
  assign celloutsig_1_4z = ~(in_data[129] | celloutsig_1_1z[10]);
  assign celloutsig_0_39z = celloutsig_0_5z + celloutsig_0_27z[19:17];
  assign celloutsig_0_24z = { _06_[4:1], celloutsig_0_22z } + { celloutsig_0_6z[4:1], celloutsig_0_10z };
  reg [8:0] _16_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 9'h000;
    else _16_ <= in_data[80:72];
  assign { _02_, _07_[7:5], _06_[4:1], _07_[0] } = _16_;
  reg [5:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 6'h00;
    else _17_ <= { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _05_[10], _00_, _03_, _05_[7], _01_, _05_[0] } = _17_;
  reg [7:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 8'h00;
    else _18_ <= { _02_, _07_[7:5], _06_[4:1] };
  assign { _08_[7:4], _04_, _08_[2:0] } = _18_;
  assign celloutsig_1_18z = celloutsig_1_8z[9:2] & celloutsig_1_1z[13:6];
  assign celloutsig_0_16z = celloutsig_0_11z[3:1] & celloutsig_0_5z;
  assign celloutsig_0_6z[6:1] = celloutsig_0_3z ? { in_data[31:27], 1'h1 } : in_data[19:14];
  assign celloutsig_0_11z = celloutsig_0_1z ? { celloutsig_0_6z[6:1], 1'h1, celloutsig_0_3z, celloutsig_0_3z } : { celloutsig_0_6z[2:1], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_17z = in_data[19] ? celloutsig_0_6z[4:1] : { celloutsig_0_2z[3:1], celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_16z[2] ? { _07_[7:6], celloutsig_0_2z, celloutsig_0_5z } : { _08_[7:5], 1'h0, celloutsig_0_16z[1:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_23z = celloutsig_0_3z ? { in_data[24:16], celloutsig_0_1z, celloutsig_0_12z, _08_[7:4], _04_, _08_[2:0], celloutsig_0_16z } : { _03_, _05_[7], _01_, _05_[0], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_1_3z = ~ { in_data[119:116], celloutsig_1_2z };
  assign celloutsig_0_27z = ~ { in_data[78:66], celloutsig_0_11z };
  assign celloutsig_0_3z = | in_data[65:51];
  assign celloutsig_1_19z = | celloutsig_1_8z[8:2];
  assign celloutsig_0_22z = | celloutsig_0_18z[7:0];
  assign celloutsig_0_38z = ^ { celloutsig_0_24z[4:1], celloutsig_0_32z };
  assign celloutsig_0_19z = ^ { celloutsig_0_11z[4:0], celloutsig_0_17z };
  assign celloutsig_0_2z = in_data[57:53] >> { _07_[5], _06_[4:2], celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z[8:5], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } >> { in_data[153:147], celloutsig_1_4z };
  assign celloutsig_0_5z = in_data[60:58] >> { _05_[10], _00_, _03_ };
  assign celloutsig_0_20z = { in_data[92:88], _02_, _07_[7:5], _06_[4:1], _07_[0] } >> { celloutsig_0_6z[5:1], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[162:149] ^ { in_data[143:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_2z[3], _05_[10], _00_, _03_, _05_[7], _01_, _05_[0], celloutsig_0_8z } ^ { _07_[7:5], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[8] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_1z = ~((in_data[90] & _07_[5]) | _06_[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_19z & celloutsig_0_6z[2]) | celloutsig_0_3z);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[1] & celloutsig_1_2z) | (celloutsig_1_5z[6] & celloutsig_1_4z));
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_10z) | (in_data[42] & celloutsig_0_6z[5]));
  assign { celloutsig_1_8z[1], celloutsig_1_8z[6:2], celloutsig_1_8z[10:7] } = { celloutsig_1_6z, celloutsig_1_3z, in_data[153:150] } ^ { celloutsig_1_5z[0], celloutsig_1_5z[5:1], celloutsig_1_3z[0], celloutsig_1_6z, celloutsig_1_5z[7:6] };
  assign { _05_[9:8], _05_[6:1] } = { _00_, _03_, _01_, _05_[10], _00_, _03_, _05_[7], _01_ };
  assign _06_[0] = celloutsig_0_22z;
  assign { _07_[8], _07_[4:1] } = { _02_, _06_[4:1] };
  assign _08_[3] = _04_;
  assign celloutsig_0_6z[0] = celloutsig_0_1z;
  assign celloutsig_1_8z[0] = 1'h0;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
