#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 13 18:21:53 2020
# Process ID: 8712
# Current directory: C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3472 C:\Users\Administrator\Desktop\K7325\gtwizard_0_ex\gtwizard_0_ex.xpr
# Log file: C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/vivado.log
# Journal file: C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 905.543 ; gain = 222.477
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Mon Jul 13 18:23:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.dcp' for cell 'gtwizard_0_support_i/gtwizard_0_init_i'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1260.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
WARNING: [Vivado 12-584] No ports matched 'DRP_CLK_IN_P'. [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:78]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports DRP_CLK_IN_P]'. [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:78]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1372.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1527.145 ; gain = 556.852
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list gtwizard_0_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {gt0_frame_check/rx_data_wire[0]} {gt0_frame_check/rx_data_wire[1]} {gt0_frame_check/rx_data_wire[2]} {gt0_frame_check/rx_data_wire[3]} {gt0_frame_check/rx_data_wire[4]} {gt0_frame_check/rx_data_wire[5]} {gt0_frame_check/rx_data_wire[6]} {gt0_frame_check/rx_data_wire[7]} {gt0_frame_check/rx_data_wire[8]} {gt0_frame_check/rx_data_wire[9]} {gt0_frame_check/rx_data_wire[10]} {gt0_frame_check/rx_data_wire[11]} {gt0_frame_check/rx_data_wire[12]} {gt0_frame_check/rx_data_wire[13]} {gt0_frame_check/rx_data_wire[14]} {gt0_frame_check/rx_data_wire[15]} {gt0_frame_check/rx_data_wire[16]} {gt0_frame_check/rx_data_wire[17]} {gt0_frame_check/rx_data_wire[18]} {gt0_frame_check/rx_data_wire[19]} {gt0_frame_check/rx_data_wire[20]} {gt0_frame_check/rx_data_wire[21]} {gt0_frame_check/rx_data_wire[22]} {gt0_frame_check/rx_data_wire[23]} {gt0_frame_check/rx_data_wire[24]} {gt0_frame_check/rx_data_wire[25]} {gt0_frame_check/rx_data_wire[26]} {gt0_frame_check/rx_data_wire[27]} {gt0_frame_check/rx_data_wire[28]} {gt0_frame_check/rx_data_wire[29]} {gt0_frame_check/rx_data_wire[30]} {gt0_frame_check/rx_data_wire[31]} {gt0_frame_check/rx_data_wire[32]} {gt0_frame_check/rx_data_wire[33]} {gt0_frame_check/rx_data_wire[34]} {gt0_frame_check/rx_data_wire[35]} {gt0_frame_check/rx_data_wire[36]} {gt0_frame_check/rx_data_wire[37]} {gt0_frame_check/rx_data_wire[38]} {gt0_frame_check/rx_data_wire[39]} {gt0_frame_check/rx_data_wire[40]} {gt0_frame_check/rx_data_wire[41]} {gt0_frame_check/rx_data_wire[42]} {gt0_frame_check/rx_data_wire[43]} {gt0_frame_check/rx_data_wire[44]} {gt0_frame_check/rx_data_wire[45]} {gt0_frame_check/rx_data_wire[46]} {gt0_frame_check/rx_data_wire[47]} {gt0_frame_check/rx_data_wire[48]} {gt0_frame_check/rx_data_wire[49]} {gt0_frame_check/rx_data_wire[50]} {gt0_frame_check/rx_data_wire[51]} {gt0_frame_check/rx_data_wire[52]} {gt0_frame_check/rx_data_wire[53]} {gt0_frame_check/rx_data_wire[54]} {gt0_frame_check/rx_data_wire[55]} {gt0_frame_check/rx_data_wire[56]} {gt0_frame_check/rx_data_wire[57]} {gt0_frame_check/rx_data_wire[58]} {gt0_frame_check/rx_data_wire[59]} {gt0_frame_check/rx_data_wire[60]} {gt0_frame_check/rx_data_wire[61]} {gt0_frame_check/rx_data_wire[62]} {gt0_frame_check/rx_data_wire[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {gt0_frame_check/rx_ctrl[0]} {gt0_frame_check/rx_ctrl[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {gt0_frame_gen/tx_ctrl[0]} {gt0_frame_gen/tx_ctrl[1]} {gt0_frame_gen/tx_ctrl[2]} {gt0_frame_gen/tx_ctrl[3]} {gt0_frame_gen/tx_ctrl[4]} {gt0_frame_gen/tx_ctrl[5]} {gt0_frame_gen/tx_ctrl[6]} {gt0_frame_gen/tx_ctrl[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {gt0_frame_gen/tx_data_out_wire[0]} {gt0_frame_gen/tx_data_out_wire[1]} {gt0_frame_gen/tx_data_out_wire[2]} {gt0_frame_gen/tx_data_out_wire[3]} {gt0_frame_gen/tx_data_out_wire[4]} {gt0_frame_gen/tx_data_out_wire[5]} {gt0_frame_gen/tx_data_out_wire[6]} {gt0_frame_gen/tx_data_out_wire[7]} {gt0_frame_gen/tx_data_out_wire[8]} {gt0_frame_gen/tx_data_out_wire[9]} {gt0_frame_gen/tx_data_out_wire[10]} {gt0_frame_gen/tx_data_out_wire[11]} {gt0_frame_gen/tx_data_out_wire[12]} {gt0_frame_gen/tx_data_out_wire[13]} {gt0_frame_gen/tx_data_out_wire[14]} {gt0_frame_gen/tx_data_out_wire[15]} {gt0_frame_gen/tx_data_out_wire[16]} {gt0_frame_gen/tx_data_out_wire[17]} {gt0_frame_gen/tx_data_out_wire[18]} {gt0_frame_gen/tx_data_out_wire[19]} {gt0_frame_gen/tx_data_out_wire[20]} {gt0_frame_gen/tx_data_out_wire[21]} {gt0_frame_gen/tx_data_out_wire[22]} {gt0_frame_gen/tx_data_out_wire[23]} {gt0_frame_gen/tx_data_out_wire[24]} {gt0_frame_gen/tx_data_out_wire[25]} {gt0_frame_gen/tx_data_out_wire[26]} {gt0_frame_gen/tx_data_out_wire[27]} {gt0_frame_gen/tx_data_out_wire[28]} {gt0_frame_gen/tx_data_out_wire[29]} {gt0_frame_gen/tx_data_out_wire[30]} {gt0_frame_gen/tx_data_out_wire[31]} {gt0_frame_gen/tx_data_out_wire[32]} {gt0_frame_gen/tx_data_out_wire[33]} {gt0_frame_gen/tx_data_out_wire[34]} {gt0_frame_gen/tx_data_out_wire[35]} {gt0_frame_gen/tx_data_out_wire[36]} {gt0_frame_gen/tx_data_out_wire[37]} {gt0_frame_gen/tx_data_out_wire[38]} {gt0_frame_gen/tx_data_out_wire[39]} {gt0_frame_gen/tx_data_out_wire[40]} {gt0_frame_gen/tx_data_out_wire[41]} {gt0_frame_gen/tx_data_out_wire[42]} {gt0_frame_gen/tx_data_out_wire[43]} {gt0_frame_gen/tx_data_out_wire[44]} {gt0_frame_gen/tx_data_out_wire[45]} {gt0_frame_gen/tx_data_out_wire[46]} {gt0_frame_gen/tx_data_out_wire[47]} {gt0_frame_gen/tx_data_out_wire[48]} {gt0_frame_gen/tx_data_out_wire[49]} {gt0_frame_gen/tx_data_out_wire[50]} {gt0_frame_gen/tx_data_out_wire[51]} {gt0_frame_gen/tx_data_out_wire[52]} {gt0_frame_gen/tx_data_out_wire[53]} {gt0_frame_gen/tx_data_out_wire[54]} {gt0_frame_gen/tx_data_out_wire[55]} {gt0_frame_gen/tx_data_out_wire[56]} {gt0_frame_gen/tx_data_out_wire[57]} {gt0_frame_gen/tx_data_out_wire[58]} {gt0_frame_gen/tx_data_out_wire[59]} {gt0_frame_gen/tx_data_out_wire[60]} {gt0_frame_gen/tx_data_out_wire[61]} {gt0_frame_gen/tx_data_out_wire[62]} {gt0_frame_gen/tx_data_out_wire[63]} {gt0_frame_gen/tx_data_out_wire[64]} {gt0_frame_gen/tx_data_out_wire[65]} {gt0_frame_gen/tx_data_out_wire[66]} {gt0_frame_gen/tx_data_out_wire[67]} {gt0_frame_gen/tx_data_out_wire[68]} {gt0_frame_gen/tx_data_out_wire[69]} {gt0_frame_gen/tx_data_out_wire[70]} {gt0_frame_gen/tx_data_out_wire[71]} {gt0_frame_gen/tx_data_out_wire[72]} {gt0_frame_gen/tx_data_out_wire[73]} {gt0_frame_gen/tx_data_out_wire[74]} {gt0_frame_gen/tx_data_out_wire[75]} {gt0_frame_gen/tx_data_out_wire[76]} {gt0_frame_gen/tx_data_out_wire[77]} {gt0_frame_gen/tx_data_out_wire[78]} {gt0_frame_gen/tx_data_out_wire[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list rxresetdone_vio_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list soft_reset_vio_i ]]
set_property target_constrs_file C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc [current_fileset -constrset]
save_constraints -force
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg676-2
Top: gtwizard_0_exdes
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.699 ; gain = 18.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_exdes' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:92]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:104]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:108]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:281]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_support' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (3#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter QPLL_FBDIV_TOP bound to: 80 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:21991]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:21991]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common' (5#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common_reset' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:121]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common_reset' (6#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/.Xil/Vivado-8712-FXTVWR85EI30285/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (7#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/.Xil/Vivado-8712-FXTVWR85EI30285/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_support' (8#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_FRAME_GEN' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:103]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:146]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_FRAME_GEN' (9#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_FRAME_CHECK' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 100992188 - type: integer 
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:106]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:107]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:117]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_rx.dat' is read successfully [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:431]
WARNING: [Synth 8-6014] Unused sequential element rx_chanbond_seq_r3_reg was removed.  [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:297]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_data_ram_r_reg' and it is trimmed from '80' to '48' bits. [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:476]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:366]
INFO: [Synth 8-4471] merging register 'RX_ENCHAN_SYNC_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:375]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:366]
WARNING: [Synth 8-6014] Unused sequential element RX_ENCHAN_SYNC_OUT_reg was removed.  [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:375]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_FRAME_CHECK' (11#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:69]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_exdes' (12#1) [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
INFO: [Synth 8-3917] design gtwizard_0_exdes has port TX_DIS driven by constant 0
WARNING: [Synth 8-3331] design gtwizard_0_GT_FRAME_CHECK has unconnected port INC_IN
WARNING: [Synth 8-3331] design gtwizard_0_support has unconnected port gt0_txpmareset_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1631.910 ; gain = 70.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.910 ; gain = 70.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.910 ; gain = 70.148
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.dcp' for cell 'gtwizard_0_support_i/gtwizard_0_init_i'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1631.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
WARNING: [Vivado 12-584] No ports matched 'DRP_CLK_IN_P'. [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:75]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtwizard_0_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FD => FDRE: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.660 ; gain = 203.898
67 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.660 ; gain = 203.898
set_property IOSTANDARD LVCMOS33 [get_ports [list DRP_CLK_IN]]
set_property IOSTANDARD LVCMOS33 [get_ports [list TX_DIS]]
place_ports DRP_CLK_IN G22
save_constraints
place_ports RXP_IN G4
place_ports TX_DIS H23
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Mon Jul 13 18:28:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1835.590 ; gain = 11.039
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7k325t (JTAG device index = 0) and the probes file(s) C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.ltx.
 The core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE has different widths for ILA input port 0. Port width in the device core is 2, but port width in the probes file is 64.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3101.074 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property package_pin "" [get_ports [list  Q0_CLK1_GTREFCLK_PAD_P_IN]]
place_ports Q0_CLK1_GTREFCLK_PAD_P_IN D6
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Mon Jul 13 18:39:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3117.047 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jul-13 18:43:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Jul-13 18:43:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jul-13 18:44:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Jul-13 18:44:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jul-13 18:45:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Jul-13 18:45:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jul-13 18:45:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Jul-13 18:45:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jul-13 18:46:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Jul-13 18:46:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Administrator/Desktop/K7325/gtwizard_0_ex/gtwizard_0_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 13 18:46:28 2020...
