# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 128
-associativity 1
-UCA bank count 1
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 4
-technology (u) 0.032
-page size (bits) 8192
-burst length 2
-internal prefetch width 8
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 400
-cache type "cache"
-tag size (b) "default"
-access mode - "normal"
-design objective 0:0:30:25:100
-deviate 60:100000:100000:743228:1000000
-NUCAdesign objective 100:31:15:49:46
-NUCAdeviate 1963:9018:10000:10000:10000
-Optimize "ED"
-Cache model - "UCA"
-NUCA bank count 10
-Wire signalling - "fullswing"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L3"
