--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml elock_init.twx elock_init.ncd -o elock_init.twr
elock_init.pcf -ucf elock_init.ucf

Design file:              elock_init.ncd
Physical constraint file: elock_init.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock row<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
col<0>      |   -0.309(R)|    4.027(R)|U1/key_signal     |   0.000|
col<1>      |    1.161(R)|    3.969(R)|U1/key_signal     |   0.000|
col<2>      |    1.925(R)|    3.873(R)|U1/key_signal     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock row<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
col<0>      |   -0.454(R)|    4.209(R)|U1/key_signal     |   0.000|
col<1>      |    1.016(R)|    4.151(R)|U1/key_signal     |   0.000|
col<2>      |    1.780(R)|    4.055(R)|U1/key_signal     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock row<2>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
col<0>      |   -0.176(R)|    3.861(R)|U1/key_signal     |   0.000|
col<1>      |    1.294(R)|    3.803(R)|U1/key_signal     |   0.000|
col<2>      |    2.058(R)|    3.707(R)|U1/key_signal     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock row<3>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
col<0>      |   -0.386(R)|    4.124(R)|U1/key_signal     |   0.000|
col<1>      |    1.084(R)|    4.066(R)|U1/key_signal     |   0.000|
col<2>      |    1.848(R)|    3.970(R)|U1/key_signal     |   0.000|
------------+------------+------------+------------------+--------+

Clock door to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lights<0>   |   10.632(R)|U2/iedge          |   0.000|
lights<1>   |   10.563(R)|U2/iedge          |   0.000|
lights<2>   |   10.314(R)|U2/iedge          |   0.000|
lights<3>   |    8.550(R)|U2/iedge          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock door
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
door           |    4.092|    0.264|         |         |
row<0>         |   11.534|         |         |         |
row<1>         |   11.534|         |         |         |
row<2>         |   11.534|         |         |         |
row<3>         |   11.534|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
row<0>         |    3.892|    1.211|         |         |
row<1>         |    3.892|    1.158|         |         |
row<2>         |    3.892|    0.920|         |         |
row<3>         |    3.892|    1.635|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
row<0>         |    3.892|    1.066|         |         |
row<1>         |    3.892|    1.013|         |         |
row<2>         |    3.892|    0.775|         |         |
row<3>         |    3.892|    1.490|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
row<0>         |    3.892|    1.344|         |         |
row<1>         |    3.892|    1.291|         |         |
row<2>         |    3.892|    1.053|         |         |
row<3>         |    3.892|    1.768|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
row<0>         |    3.892|    1.134|         |         |
row<1>         |    3.892|    1.081|         |         |
row<2>         |    3.892|    0.843|         |         |
row<3>         |    3.892|    1.558|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 12 17:50:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



