// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
// Date        : Tue Feb 17 15:10:34 2026
// Host        : Pranav_J running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_conv2d_layer_0_0_sim_netlist.v
// Design      : design_1_conv2d_layer_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "50'b00000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "50'b00000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "50'b00000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "50'b00000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "50'b00000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "50'b00000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "50'b00000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "50'b00000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "50'b00000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "50'b00000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "50'b00000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "50'b00000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "50'b00000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "50'b00000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "50'b00000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "50'b00000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "50'b00000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "50'b00000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "50'b00000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "50'b00000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "50'b00000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "50'b00000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "50'b00000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "50'b00000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "50'b00000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "50'b00000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "50'b00000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "50'b00000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "50'b00000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "50'b00000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "50'b00000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "50'b00000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "50'b00000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "50'b00000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "50'b00000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "50'b00000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "50'b00000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "50'b00000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "50'b00000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "50'b00000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "50'b00001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "50'b00010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "50'b00100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "50'b01000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "50'b00000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "50'b10000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "50'b00000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "50'b00000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "50'b00000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "50'b00000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer
   (ap_clk,
    ap_rst_n,
    input_stream_TDATA,
    input_stream_TVALID,
    input_stream_TREADY,
    output_stream_TDATA,
    output_stream_TVALID,
    output_stream_TREADY,
    weights_Addr_A,
    weights_EN_A,
    weights_WEN_A,
    weights_Din_A,
    weights_Dout_A,
    weights_Clk_A,
    weights_Rst_A,
    bias_Addr_A,
    bias_EN_A,
    bias_WEN_A,
    bias_Din_A,
    bias_Dout_A,
    bias_Clk_A,
    bias_Rst_A,
    bias_Addr_B,
    bias_EN_B,
    bias_WEN_B,
    bias_Din_B,
    bias_Dout_B,
    bias_Clk_B,
    bias_Rst_B,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_stream_TDATA;
  input input_stream_TVALID;
  output input_stream_TREADY;
  output [15:0]output_stream_TDATA;
  output output_stream_TVALID;
  input output_stream_TREADY;
  output [31:0]weights_Addr_A;
  output weights_EN_A;
  output [1:0]weights_WEN_A;
  output [15:0]weights_Din_A;
  input [15:0]weights_Dout_A;
  output weights_Clk_A;
  output weights_Rst_A;
  output [31:0]bias_Addr_A;
  output bias_EN_A;
  output [1:0]bias_WEN_A;
  output [15:0]bias_Din_A;
  input [15:0]bias_Dout_A;
  output bias_Clk_A;
  output bias_Rst_A;
  output [31:0]bias_Addr_B;
  output bias_EN_B;
  output [1:0]bias_WEN_B;
  output [15:0]bias_Din_B;
  input [15:0]bias_Dout_B;
  output bias_Clk_B;
  output bias_Rst_B;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire ack_out873_out;
  wire [95:0]add_ln52_fu_757_p2;
  wire [95:0]add_ln52_reg_2918;
  wire \add_ln52_reg_2918_reg[12]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[12]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[12]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[12]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[16]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[16]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[16]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[16]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[20]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[20]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[20]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[20]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[24]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[24]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[24]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[24]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[28]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[28]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[28]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[28]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[32]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[32]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[32]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[32]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[36]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[36]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[36]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[36]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[40]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[40]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[40]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[40]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[44]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[44]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[44]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[44]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[48]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[48]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[48]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[48]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[4]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[4]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[4]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[4]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[52]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[52]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[52]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[52]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[56]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[56]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[56]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[56]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[60]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[60]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[60]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[60]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[64]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[64]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[64]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[64]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[68]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[68]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[68]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[68]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[72]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[72]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[72]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[72]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[76]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[76]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[76]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[76]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[80]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[80]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[80]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[80]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[84]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[84]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[84]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[84]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[88]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[88]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[88]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[88]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[8]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[8]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[8]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[8]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[92]_i_1_n_0 ;
  wire \add_ln52_reg_2918_reg[92]_i_1_n_1 ;
  wire \add_ln52_reg_2918_reg[92]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[92]_i_1_n_3 ;
  wire \add_ln52_reg_2918_reg[95]_i_1_n_2 ;
  wire \add_ln52_reg_2918_reg[95]_i_1_n_3 ;
  wire [63:1]add_ln56_3_fu_2608_p2;
  wire [30:1]add_ln56_fu_862_p2;
  wire [0:0]add_ln56_fu_862_p2__0;
  wire [30:0]add_ln76_1_fu_1200_p2;
  wire [30:0]add_ln76_1_reg_3077;
  wire \add_ln76_1_reg_3077_reg[12]_i_1_n_0 ;
  wire \add_ln76_1_reg_3077_reg[12]_i_1_n_1 ;
  wire \add_ln76_1_reg_3077_reg[12]_i_1_n_2 ;
  wire \add_ln76_1_reg_3077_reg[12]_i_1_n_3 ;
  wire \add_ln76_1_reg_3077_reg[16]_i_1_n_0 ;
  wire \add_ln76_1_reg_3077_reg[16]_i_1_n_1 ;
  wire \add_ln76_1_reg_3077_reg[16]_i_1_n_2 ;
  wire \add_ln76_1_reg_3077_reg[16]_i_1_n_3 ;
  wire \add_ln76_1_reg_3077_reg[20]_i_1_n_0 ;
  wire \add_ln76_1_reg_3077_reg[20]_i_1_n_1 ;
  wire \add_ln76_1_reg_3077_reg[20]_i_1_n_2 ;
  wire \add_ln76_1_reg_3077_reg[20]_i_1_n_3 ;
  wire \add_ln76_1_reg_3077_reg[24]_i_1_n_0 ;
  wire \add_ln76_1_reg_3077_reg[24]_i_1_n_1 ;
  wire \add_ln76_1_reg_3077_reg[24]_i_1_n_2 ;
  wire \add_ln76_1_reg_3077_reg[24]_i_1_n_3 ;
  wire \add_ln76_1_reg_3077_reg[28]_i_1_n_0 ;
  wire \add_ln76_1_reg_3077_reg[28]_i_1_n_1 ;
  wire \add_ln76_1_reg_3077_reg[28]_i_1_n_2 ;
  wire \add_ln76_1_reg_3077_reg[28]_i_1_n_3 ;
  wire \add_ln76_1_reg_3077_reg[30]_i_2_n_3 ;
  wire \add_ln76_1_reg_3077_reg[4]_i_1_n_0 ;
  wire \add_ln76_1_reg_3077_reg[4]_i_1_n_1 ;
  wire \add_ln76_1_reg_3077_reg[4]_i_1_n_2 ;
  wire \add_ln76_1_reg_3077_reg[4]_i_1_n_3 ;
  wire \add_ln76_1_reg_3077_reg[8]_i_1_n_0 ;
  wire \add_ln76_1_reg_3077_reg[8]_i_1_n_1 ;
  wire \add_ln76_1_reg_3077_reg[8]_i_1_n_2 ;
  wire \add_ln76_1_reg_3077_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_2_fu_1409_p2;
  wire [30:0]add_ln76_2_reg_3129;
  wire add_ln76_2_reg_31290;
  wire \add_ln76_2_reg_3129_reg[12]_i_1_n_0 ;
  wire \add_ln76_2_reg_3129_reg[12]_i_1_n_1 ;
  wire \add_ln76_2_reg_3129_reg[12]_i_1_n_2 ;
  wire \add_ln76_2_reg_3129_reg[12]_i_1_n_3 ;
  wire \add_ln76_2_reg_3129_reg[16]_i_1_n_0 ;
  wire \add_ln76_2_reg_3129_reg[16]_i_1_n_1 ;
  wire \add_ln76_2_reg_3129_reg[16]_i_1_n_2 ;
  wire \add_ln76_2_reg_3129_reg[16]_i_1_n_3 ;
  wire \add_ln76_2_reg_3129_reg[20]_i_1_n_0 ;
  wire \add_ln76_2_reg_3129_reg[20]_i_1_n_1 ;
  wire \add_ln76_2_reg_3129_reg[20]_i_1_n_2 ;
  wire \add_ln76_2_reg_3129_reg[20]_i_1_n_3 ;
  wire \add_ln76_2_reg_3129_reg[24]_i_1_n_0 ;
  wire \add_ln76_2_reg_3129_reg[24]_i_1_n_1 ;
  wire \add_ln76_2_reg_3129_reg[24]_i_1_n_2 ;
  wire \add_ln76_2_reg_3129_reg[24]_i_1_n_3 ;
  wire \add_ln76_2_reg_3129_reg[28]_i_1_n_0 ;
  wire \add_ln76_2_reg_3129_reg[28]_i_1_n_1 ;
  wire \add_ln76_2_reg_3129_reg[28]_i_1_n_2 ;
  wire \add_ln76_2_reg_3129_reg[28]_i_1_n_3 ;
  wire \add_ln76_2_reg_3129_reg[30]_i_2_n_3 ;
  wire \add_ln76_2_reg_3129_reg[4]_i_1_n_0 ;
  wire \add_ln76_2_reg_3129_reg[4]_i_1_n_1 ;
  wire \add_ln76_2_reg_3129_reg[4]_i_1_n_2 ;
  wire \add_ln76_2_reg_3129_reg[4]_i_1_n_3 ;
  wire \add_ln76_2_reg_3129_reg[8]_i_1_n_0 ;
  wire \add_ln76_2_reg_3129_reg[8]_i_1_n_1 ;
  wire \add_ln76_2_reg_3129_reg[8]_i_1_n_2 ;
  wire \add_ln76_2_reg_3129_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_3_fu_1593_p2;
  wire [30:0]add_ln76_3_reg_3167;
  wire \add_ln76_3_reg_3167_reg[12]_i_1_n_0 ;
  wire \add_ln76_3_reg_3167_reg[12]_i_1_n_1 ;
  wire \add_ln76_3_reg_3167_reg[12]_i_1_n_2 ;
  wire \add_ln76_3_reg_3167_reg[12]_i_1_n_3 ;
  wire \add_ln76_3_reg_3167_reg[16]_i_1_n_0 ;
  wire \add_ln76_3_reg_3167_reg[16]_i_1_n_1 ;
  wire \add_ln76_3_reg_3167_reg[16]_i_1_n_2 ;
  wire \add_ln76_3_reg_3167_reg[16]_i_1_n_3 ;
  wire \add_ln76_3_reg_3167_reg[20]_i_1_n_0 ;
  wire \add_ln76_3_reg_3167_reg[20]_i_1_n_1 ;
  wire \add_ln76_3_reg_3167_reg[20]_i_1_n_2 ;
  wire \add_ln76_3_reg_3167_reg[20]_i_1_n_3 ;
  wire \add_ln76_3_reg_3167_reg[24]_i_1_n_0 ;
  wire \add_ln76_3_reg_3167_reg[24]_i_1_n_1 ;
  wire \add_ln76_3_reg_3167_reg[24]_i_1_n_2 ;
  wire \add_ln76_3_reg_3167_reg[24]_i_1_n_3 ;
  wire \add_ln76_3_reg_3167_reg[28]_i_1_n_0 ;
  wire \add_ln76_3_reg_3167_reg[28]_i_1_n_1 ;
  wire \add_ln76_3_reg_3167_reg[28]_i_1_n_2 ;
  wire \add_ln76_3_reg_3167_reg[28]_i_1_n_3 ;
  wire \add_ln76_3_reg_3167_reg[30]_i_2_n_3 ;
  wire \add_ln76_3_reg_3167_reg[4]_i_1_n_0 ;
  wire \add_ln76_3_reg_3167_reg[4]_i_1_n_1 ;
  wire \add_ln76_3_reg_3167_reg[4]_i_1_n_2 ;
  wire \add_ln76_3_reg_3167_reg[4]_i_1_n_3 ;
  wire \add_ln76_3_reg_3167_reg[8]_i_1_n_0 ;
  wire \add_ln76_3_reg_3167_reg[8]_i_1_n_1 ;
  wire \add_ln76_3_reg_3167_reg[8]_i_1_n_2 ;
  wire \add_ln76_3_reg_3167_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_4_fu_1777_p2;
  wire [30:0]add_ln76_4_reg_3205;
  wire \add_ln76_4_reg_3205_reg[12]_i_1_n_0 ;
  wire \add_ln76_4_reg_3205_reg[12]_i_1_n_1 ;
  wire \add_ln76_4_reg_3205_reg[12]_i_1_n_2 ;
  wire \add_ln76_4_reg_3205_reg[12]_i_1_n_3 ;
  wire \add_ln76_4_reg_3205_reg[16]_i_1_n_0 ;
  wire \add_ln76_4_reg_3205_reg[16]_i_1_n_1 ;
  wire \add_ln76_4_reg_3205_reg[16]_i_1_n_2 ;
  wire \add_ln76_4_reg_3205_reg[16]_i_1_n_3 ;
  wire \add_ln76_4_reg_3205_reg[20]_i_1_n_0 ;
  wire \add_ln76_4_reg_3205_reg[20]_i_1_n_1 ;
  wire \add_ln76_4_reg_3205_reg[20]_i_1_n_2 ;
  wire \add_ln76_4_reg_3205_reg[20]_i_1_n_3 ;
  wire \add_ln76_4_reg_3205_reg[24]_i_1_n_0 ;
  wire \add_ln76_4_reg_3205_reg[24]_i_1_n_1 ;
  wire \add_ln76_4_reg_3205_reg[24]_i_1_n_2 ;
  wire \add_ln76_4_reg_3205_reg[24]_i_1_n_3 ;
  wire \add_ln76_4_reg_3205_reg[28]_i_1_n_0 ;
  wire \add_ln76_4_reg_3205_reg[28]_i_1_n_1 ;
  wire \add_ln76_4_reg_3205_reg[28]_i_1_n_2 ;
  wire \add_ln76_4_reg_3205_reg[28]_i_1_n_3 ;
  wire \add_ln76_4_reg_3205_reg[30]_i_1_n_3 ;
  wire \add_ln76_4_reg_3205_reg[4]_i_1_n_0 ;
  wire \add_ln76_4_reg_3205_reg[4]_i_1_n_1 ;
  wire \add_ln76_4_reg_3205_reg[4]_i_1_n_2 ;
  wire \add_ln76_4_reg_3205_reg[4]_i_1_n_3 ;
  wire \add_ln76_4_reg_3205_reg[8]_i_1_n_0 ;
  wire \add_ln76_4_reg_3205_reg[8]_i_1_n_1 ;
  wire \add_ln76_4_reg_3205_reg[8]_i_1_n_2 ;
  wire \add_ln76_4_reg_3205_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_5_fu_1962_p2;
  wire [30:0]add_ln76_5_reg_3233;
  wire \add_ln76_5_reg_3233_reg[12]_i_1_n_0 ;
  wire \add_ln76_5_reg_3233_reg[12]_i_1_n_1 ;
  wire \add_ln76_5_reg_3233_reg[12]_i_1_n_2 ;
  wire \add_ln76_5_reg_3233_reg[12]_i_1_n_3 ;
  wire \add_ln76_5_reg_3233_reg[16]_i_1_n_0 ;
  wire \add_ln76_5_reg_3233_reg[16]_i_1_n_1 ;
  wire \add_ln76_5_reg_3233_reg[16]_i_1_n_2 ;
  wire \add_ln76_5_reg_3233_reg[16]_i_1_n_3 ;
  wire \add_ln76_5_reg_3233_reg[20]_i_1_n_0 ;
  wire \add_ln76_5_reg_3233_reg[20]_i_1_n_1 ;
  wire \add_ln76_5_reg_3233_reg[20]_i_1_n_2 ;
  wire \add_ln76_5_reg_3233_reg[20]_i_1_n_3 ;
  wire \add_ln76_5_reg_3233_reg[24]_i_1_n_0 ;
  wire \add_ln76_5_reg_3233_reg[24]_i_1_n_1 ;
  wire \add_ln76_5_reg_3233_reg[24]_i_1_n_2 ;
  wire \add_ln76_5_reg_3233_reg[24]_i_1_n_3 ;
  wire \add_ln76_5_reg_3233_reg[28]_i_1_n_0 ;
  wire \add_ln76_5_reg_3233_reg[28]_i_1_n_1 ;
  wire \add_ln76_5_reg_3233_reg[28]_i_1_n_2 ;
  wire \add_ln76_5_reg_3233_reg[28]_i_1_n_3 ;
  wire \add_ln76_5_reg_3233_reg[30]_i_2_n_3 ;
  wire \add_ln76_5_reg_3233_reg[4]_i_1_n_0 ;
  wire \add_ln76_5_reg_3233_reg[4]_i_1_n_1 ;
  wire \add_ln76_5_reg_3233_reg[4]_i_1_n_2 ;
  wire \add_ln76_5_reg_3233_reg[4]_i_1_n_3 ;
  wire \add_ln76_5_reg_3233_reg[8]_i_1_n_0 ;
  wire \add_ln76_5_reg_3233_reg[8]_i_1_n_1 ;
  wire \add_ln76_5_reg_3233_reg[8]_i_1_n_2 ;
  wire \add_ln76_5_reg_3233_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_6_fu_2150_p2;
  wire [30:0]add_ln76_6_reg_3275;
  wire \add_ln76_6_reg_3275_reg[12]_i_1_n_0 ;
  wire \add_ln76_6_reg_3275_reg[12]_i_1_n_1 ;
  wire \add_ln76_6_reg_3275_reg[12]_i_1_n_2 ;
  wire \add_ln76_6_reg_3275_reg[12]_i_1_n_3 ;
  wire \add_ln76_6_reg_3275_reg[16]_i_1_n_0 ;
  wire \add_ln76_6_reg_3275_reg[16]_i_1_n_1 ;
  wire \add_ln76_6_reg_3275_reg[16]_i_1_n_2 ;
  wire \add_ln76_6_reg_3275_reg[16]_i_1_n_3 ;
  wire \add_ln76_6_reg_3275_reg[20]_i_1_n_0 ;
  wire \add_ln76_6_reg_3275_reg[20]_i_1_n_1 ;
  wire \add_ln76_6_reg_3275_reg[20]_i_1_n_2 ;
  wire \add_ln76_6_reg_3275_reg[20]_i_1_n_3 ;
  wire \add_ln76_6_reg_3275_reg[24]_i_1_n_0 ;
  wire \add_ln76_6_reg_3275_reg[24]_i_1_n_1 ;
  wire \add_ln76_6_reg_3275_reg[24]_i_1_n_2 ;
  wire \add_ln76_6_reg_3275_reg[24]_i_1_n_3 ;
  wire \add_ln76_6_reg_3275_reg[28]_i_1_n_0 ;
  wire \add_ln76_6_reg_3275_reg[28]_i_1_n_1 ;
  wire \add_ln76_6_reg_3275_reg[28]_i_1_n_2 ;
  wire \add_ln76_6_reg_3275_reg[28]_i_1_n_3 ;
  wire \add_ln76_6_reg_3275_reg[30]_i_2_n_3 ;
  wire \add_ln76_6_reg_3275_reg[4]_i_1_n_0 ;
  wire \add_ln76_6_reg_3275_reg[4]_i_1_n_1 ;
  wire \add_ln76_6_reg_3275_reg[4]_i_1_n_2 ;
  wire \add_ln76_6_reg_3275_reg[4]_i_1_n_3 ;
  wire \add_ln76_6_reg_3275_reg[8]_i_1_n_0 ;
  wire \add_ln76_6_reg_3275_reg[8]_i_1_n_1 ;
  wire \add_ln76_6_reg_3275_reg[8]_i_1_n_2 ;
  wire \add_ln76_6_reg_3275_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_7_fu_2334_p2;
  wire [30:0]add_ln76_7_reg_3313;
  wire \add_ln76_7_reg_3313_reg[12]_i_1_n_0 ;
  wire \add_ln76_7_reg_3313_reg[12]_i_1_n_1 ;
  wire \add_ln76_7_reg_3313_reg[12]_i_1_n_2 ;
  wire \add_ln76_7_reg_3313_reg[12]_i_1_n_3 ;
  wire \add_ln76_7_reg_3313_reg[16]_i_1_n_0 ;
  wire \add_ln76_7_reg_3313_reg[16]_i_1_n_1 ;
  wire \add_ln76_7_reg_3313_reg[16]_i_1_n_2 ;
  wire \add_ln76_7_reg_3313_reg[16]_i_1_n_3 ;
  wire \add_ln76_7_reg_3313_reg[20]_i_1_n_0 ;
  wire \add_ln76_7_reg_3313_reg[20]_i_1_n_1 ;
  wire \add_ln76_7_reg_3313_reg[20]_i_1_n_2 ;
  wire \add_ln76_7_reg_3313_reg[20]_i_1_n_3 ;
  wire \add_ln76_7_reg_3313_reg[24]_i_1_n_0 ;
  wire \add_ln76_7_reg_3313_reg[24]_i_1_n_1 ;
  wire \add_ln76_7_reg_3313_reg[24]_i_1_n_2 ;
  wire \add_ln76_7_reg_3313_reg[24]_i_1_n_3 ;
  wire \add_ln76_7_reg_3313_reg[28]_i_1_n_0 ;
  wire \add_ln76_7_reg_3313_reg[28]_i_1_n_1 ;
  wire \add_ln76_7_reg_3313_reg[28]_i_1_n_2 ;
  wire \add_ln76_7_reg_3313_reg[28]_i_1_n_3 ;
  wire \add_ln76_7_reg_3313_reg[30]_i_2_n_3 ;
  wire \add_ln76_7_reg_3313_reg[4]_i_1_n_0 ;
  wire \add_ln76_7_reg_3313_reg[4]_i_1_n_1 ;
  wire \add_ln76_7_reg_3313_reg[4]_i_1_n_2 ;
  wire \add_ln76_7_reg_3313_reg[4]_i_1_n_3 ;
  wire \add_ln76_7_reg_3313_reg[8]_i_1_n_0 ;
  wire \add_ln76_7_reg_3313_reg[8]_i_1_n_1 ;
  wire \add_ln76_7_reg_3313_reg[8]_i_1_n_2 ;
  wire \add_ln76_7_reg_3313_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_8_fu_2522_p2;
  wire [30:0]add_ln76_8_reg_3355;
  wire \add_ln76_8_reg_3355_reg[12]_i_1_n_0 ;
  wire \add_ln76_8_reg_3355_reg[12]_i_1_n_1 ;
  wire \add_ln76_8_reg_3355_reg[12]_i_1_n_2 ;
  wire \add_ln76_8_reg_3355_reg[12]_i_1_n_3 ;
  wire \add_ln76_8_reg_3355_reg[16]_i_1_n_0 ;
  wire \add_ln76_8_reg_3355_reg[16]_i_1_n_1 ;
  wire \add_ln76_8_reg_3355_reg[16]_i_1_n_2 ;
  wire \add_ln76_8_reg_3355_reg[16]_i_1_n_3 ;
  wire \add_ln76_8_reg_3355_reg[20]_i_1_n_0 ;
  wire \add_ln76_8_reg_3355_reg[20]_i_1_n_1 ;
  wire \add_ln76_8_reg_3355_reg[20]_i_1_n_2 ;
  wire \add_ln76_8_reg_3355_reg[20]_i_1_n_3 ;
  wire \add_ln76_8_reg_3355_reg[24]_i_1_n_0 ;
  wire \add_ln76_8_reg_3355_reg[24]_i_1_n_1 ;
  wire \add_ln76_8_reg_3355_reg[24]_i_1_n_2 ;
  wire \add_ln76_8_reg_3355_reg[24]_i_1_n_3 ;
  wire \add_ln76_8_reg_3355_reg[28]_i_1_n_0 ;
  wire \add_ln76_8_reg_3355_reg[28]_i_1_n_1 ;
  wire \add_ln76_8_reg_3355_reg[28]_i_1_n_2 ;
  wire \add_ln76_8_reg_3355_reg[28]_i_1_n_3 ;
  wire \add_ln76_8_reg_3355_reg[30]_i_2_n_3 ;
  wire \add_ln76_8_reg_3355_reg[4]_i_1_n_0 ;
  wire \add_ln76_8_reg_3355_reg[4]_i_1_n_1 ;
  wire \add_ln76_8_reg_3355_reg[4]_i_1_n_2 ;
  wire \add_ln76_8_reg_3355_reg[4]_i_1_n_3 ;
  wire \add_ln76_8_reg_3355_reg[8]_i_1_n_0 ;
  wire \add_ln76_8_reg_3355_reg[8]_i_1_n_1 ;
  wire \add_ln76_8_reg_3355_reg[8]_i_1_n_2 ;
  wire \add_ln76_8_reg_3355_reg[8]_i_1_n_3 ;
  wire [30:0]add_ln76_fu_1022_p2;
  wire [30:0]add_ln76_reg_3039;
  wire \add_ln76_reg_3039_reg[12]_i_1_n_0 ;
  wire \add_ln76_reg_3039_reg[12]_i_1_n_1 ;
  wire \add_ln76_reg_3039_reg[12]_i_1_n_2 ;
  wire \add_ln76_reg_3039_reg[12]_i_1_n_3 ;
  wire \add_ln76_reg_3039_reg[16]_i_1_n_0 ;
  wire \add_ln76_reg_3039_reg[16]_i_1_n_1 ;
  wire \add_ln76_reg_3039_reg[16]_i_1_n_2 ;
  wire \add_ln76_reg_3039_reg[16]_i_1_n_3 ;
  wire \add_ln76_reg_3039_reg[20]_i_1_n_0 ;
  wire \add_ln76_reg_3039_reg[20]_i_1_n_1 ;
  wire \add_ln76_reg_3039_reg[20]_i_1_n_2 ;
  wire \add_ln76_reg_3039_reg[20]_i_1_n_3 ;
  wire \add_ln76_reg_3039_reg[24]_i_1_n_0 ;
  wire \add_ln76_reg_3039_reg[24]_i_1_n_1 ;
  wire \add_ln76_reg_3039_reg[24]_i_1_n_2 ;
  wire \add_ln76_reg_3039_reg[24]_i_1_n_3 ;
  wire \add_ln76_reg_3039_reg[28]_i_1_n_0 ;
  wire \add_ln76_reg_3039_reg[28]_i_1_n_1 ;
  wire \add_ln76_reg_3039_reg[28]_i_1_n_2 ;
  wire \add_ln76_reg_3039_reg[28]_i_1_n_3 ;
  wire \add_ln76_reg_3039_reg[30]_i_2_n_3 ;
  wire \add_ln76_reg_3039_reg[4]_i_1_n_0 ;
  wire \add_ln76_reg_3039_reg[4]_i_1_n_1 ;
  wire \add_ln76_reg_3039_reg[4]_i_1_n_2 ;
  wire \add_ln76_reg_3039_reg[4]_i_1_n_3 ;
  wire \add_ln76_reg_3039_reg[8]_i_1_n_0 ;
  wire \add_ln76_reg_3039_reg[8]_i_1_n_1 ;
  wire \add_ln76_reg_3039_reg[8]_i_1_n_2 ;
  wire \add_ln76_reg_3039_reg[8]_i_1_n_3 ;
  wire [16:1]add_ln93_1_fu_1446_p2;
  wire [16:1]add_ln93_2_fu_1630_p2;
  wire [16:2]add_ln93_3_fu_1814_p2;
  wire [16:1]add_ln93_4_fu_1999_p2;
  wire [16:1]add_ln93_5_fu_2187_p2;
  wire [16:1]add_ln93_6_fu_2371_p2;
  wire [16:3]add_ln93_8_fu_1053_p2;
  wire [16:1]add_ln93_fu_1237_p2;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [49:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm129_out;
  wire ap_NS_fsm133_out;
  wire ap_NS_fsm135_out;
  wire ap_NS_fsm140_out;
  wire ap_NS_fsm142_out;
  wire ap_NS_fsm146_out;
  wire ap_NS_fsm151_out;
  wire ap_NS_fsm153_out;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire [31:1]\^bias_Addr_A ;
  wire [31:1]\^bias_Addr_B ;
  wire \bias_Addr_B[18]_INST_0_n_0 ;
  wire \bias_Addr_B[18]_INST_0_n_1 ;
  wire \bias_Addr_B[18]_INST_0_n_2 ;
  wire \bias_Addr_B[18]_INST_0_n_3 ;
  wire \bias_Addr_B[22]_INST_0_n_0 ;
  wire \bias_Addr_B[22]_INST_0_n_1 ;
  wire \bias_Addr_B[22]_INST_0_n_2 ;
  wire \bias_Addr_B[22]_INST_0_n_3 ;
  wire \bias_Addr_B[26]_INST_0_n_0 ;
  wire \bias_Addr_B[26]_INST_0_n_1 ;
  wire \bias_Addr_B[26]_INST_0_n_2 ;
  wire \bias_Addr_B[26]_INST_0_n_3 ;
  wire \bias_Addr_B[30]_INST_0_n_3 ;
  wire [15:0]bias_Dout_A;
  wire [15:0]bias_Dout_B;
  wire bias_EN_A;
  wire bias_EN_B;
  wire bias_Rst_B;
  wire [0:0]brmerge126_fu_1004_p2;
  wire [0:0]brmerge126_reg_3032;
  wire [0:0]brmerge136_fu_1273_p2;
  wire [0:0]brmerge136_reg_3102;
  wire [0:0]brmerge145_reg_3248;
  wire \brmerge145_reg_3248[0]_i_1_n_0 ;
  wire [0:0]brmerge155_reg_3328;
  wire \brmerge155_reg_3328[0]_i_1_n_0 ;
  wire [95:0]buff2;
  wire \cmp23_not_reg_2905[0]_i_1_n_0 ;
  wire \cmp23_not_reg_2905[0]_i_2_n_0 ;
  wire \cmp23_not_reg_2905[0]_i_3_n_0 ;
  wire \cmp23_not_reg_2905[0]_i_4_n_0 ;
  wire \cmp23_not_reg_2905[0]_i_5_n_0 ;
  wire \cmp23_not_reg_2905[0]_i_6_n_0 ;
  wire \cmp23_not_reg_2905[0]_i_7_n_0 ;
  wire \cmp23_not_reg_2905_reg_n_0_[0] ;
  wire [0:0]cmp26_not_fu_999_p2;
  wire [0:0]cmp26_not_reg_3027;
  wire \cmp26_not_reg_3027[0]_i_2_n_0 ;
  wire \cmp26_not_reg_3027[0]_i_3_n_0 ;
  wire \cmp26_not_reg_3027[0]_i_4_n_0 ;
  wire \cmp26_not_reg_3027[0]_i_5_n_0 ;
  wire \cmp26_not_reg_3027[0]_i_6_n_0 ;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_4;
  wire [63:16]dout_reg__1;
  wire [0:0]exitcond21410_fu_747_p2;
  wire [0:0]exitcond21410_mid138_fu_676_p2;
  wire [0:0]exitcond21410_mid138_reg_2874;
  wire \exitcond21410_mid138_reg_2874[0]_i_10_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_11_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_12_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_13_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_14_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_15_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_16_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_17_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_19_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_20_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_21_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_22_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_23_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_24_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_25_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_26_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_27_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_28_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_29_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_30_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_31_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_32_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_33_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_34_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_35_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_3_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_4_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_5_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_6_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_7_n_0 ;
  wire \exitcond21410_mid138_reg_2874[0]_i_8_n_0 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_18_n_0 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_18_n_1 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_18_n_2 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_18_n_3 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_1_n_2 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_1_n_3 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_2_n_0 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_2_n_1 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_2_n_2 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_2_n_3 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_9_n_0 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_9_n_1 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_9_n_2 ;
  wire \exitcond21410_mid138_reg_2874_reg[0]_i_9_n_3 ;
  wire grp_fu_2760_ce;
  wire [31:0]height;
  wire [31:0]height_read_reg_2826;
  wire \ic_1_reg_347_reg_n_0_[0] ;
  wire \ic_1_reg_347_reg_n_0_[10] ;
  wire \ic_1_reg_347_reg_n_0_[11] ;
  wire \ic_1_reg_347_reg_n_0_[12] ;
  wire \ic_1_reg_347_reg_n_0_[13] ;
  wire \ic_1_reg_347_reg_n_0_[14] ;
  wire \ic_1_reg_347_reg_n_0_[15] ;
  wire \ic_1_reg_347_reg_n_0_[16] ;
  wire \ic_1_reg_347_reg_n_0_[17] ;
  wire \ic_1_reg_347_reg_n_0_[18] ;
  wire \ic_1_reg_347_reg_n_0_[19] ;
  wire \ic_1_reg_347_reg_n_0_[1] ;
  wire \ic_1_reg_347_reg_n_0_[20] ;
  wire \ic_1_reg_347_reg_n_0_[21] ;
  wire \ic_1_reg_347_reg_n_0_[22] ;
  wire \ic_1_reg_347_reg_n_0_[23] ;
  wire \ic_1_reg_347_reg_n_0_[24] ;
  wire \ic_1_reg_347_reg_n_0_[25] ;
  wire \ic_1_reg_347_reg_n_0_[26] ;
  wire \ic_1_reg_347_reg_n_0_[27] ;
  wire \ic_1_reg_347_reg_n_0_[28] ;
  wire \ic_1_reg_347_reg_n_0_[29] ;
  wire \ic_1_reg_347_reg_n_0_[2] ;
  wire \ic_1_reg_347_reg_n_0_[30] ;
  wire \ic_1_reg_347_reg_n_0_[3] ;
  wire \ic_1_reg_347_reg_n_0_[4] ;
  wire \ic_1_reg_347_reg_n_0_[5] ;
  wire \ic_1_reg_347_reg_n_0_[6] ;
  wire \ic_1_reg_347_reg_n_0_[7] ;
  wire \ic_1_reg_347_reg_n_0_[8] ;
  wire \ic_1_reg_347_reg_n_0_[9] ;
  wire \ic_2_reg_380_reg_n_0_[0] ;
  wire \ic_2_reg_380_reg_n_0_[10] ;
  wire \ic_2_reg_380_reg_n_0_[11] ;
  wire \ic_2_reg_380_reg_n_0_[12] ;
  wire \ic_2_reg_380_reg_n_0_[13] ;
  wire \ic_2_reg_380_reg_n_0_[14] ;
  wire \ic_2_reg_380_reg_n_0_[15] ;
  wire \ic_2_reg_380_reg_n_0_[16] ;
  wire \ic_2_reg_380_reg_n_0_[17] ;
  wire \ic_2_reg_380_reg_n_0_[18] ;
  wire \ic_2_reg_380_reg_n_0_[19] ;
  wire \ic_2_reg_380_reg_n_0_[1] ;
  wire \ic_2_reg_380_reg_n_0_[20] ;
  wire \ic_2_reg_380_reg_n_0_[21] ;
  wire \ic_2_reg_380_reg_n_0_[22] ;
  wire \ic_2_reg_380_reg_n_0_[23] ;
  wire \ic_2_reg_380_reg_n_0_[24] ;
  wire \ic_2_reg_380_reg_n_0_[25] ;
  wire \ic_2_reg_380_reg_n_0_[26] ;
  wire \ic_2_reg_380_reg_n_0_[27] ;
  wire \ic_2_reg_380_reg_n_0_[28] ;
  wire \ic_2_reg_380_reg_n_0_[29] ;
  wire \ic_2_reg_380_reg_n_0_[2] ;
  wire \ic_2_reg_380_reg_n_0_[30] ;
  wire \ic_2_reg_380_reg_n_0_[3] ;
  wire \ic_2_reg_380_reg_n_0_[4] ;
  wire \ic_2_reg_380_reg_n_0_[5] ;
  wire \ic_2_reg_380_reg_n_0_[6] ;
  wire \ic_2_reg_380_reg_n_0_[7] ;
  wire \ic_2_reg_380_reg_n_0_[8] ;
  wire \ic_2_reg_380_reg_n_0_[9] ;
  wire \ic_3_reg_413_reg_n_0_[0] ;
  wire \ic_3_reg_413_reg_n_0_[10] ;
  wire \ic_3_reg_413_reg_n_0_[11] ;
  wire \ic_3_reg_413_reg_n_0_[12] ;
  wire \ic_3_reg_413_reg_n_0_[13] ;
  wire \ic_3_reg_413_reg_n_0_[14] ;
  wire \ic_3_reg_413_reg_n_0_[15] ;
  wire \ic_3_reg_413_reg_n_0_[16] ;
  wire \ic_3_reg_413_reg_n_0_[17] ;
  wire \ic_3_reg_413_reg_n_0_[18] ;
  wire \ic_3_reg_413_reg_n_0_[19] ;
  wire \ic_3_reg_413_reg_n_0_[1] ;
  wire \ic_3_reg_413_reg_n_0_[20] ;
  wire \ic_3_reg_413_reg_n_0_[21] ;
  wire \ic_3_reg_413_reg_n_0_[22] ;
  wire \ic_3_reg_413_reg_n_0_[23] ;
  wire \ic_3_reg_413_reg_n_0_[24] ;
  wire \ic_3_reg_413_reg_n_0_[25] ;
  wire \ic_3_reg_413_reg_n_0_[26] ;
  wire \ic_3_reg_413_reg_n_0_[27] ;
  wire \ic_3_reg_413_reg_n_0_[28] ;
  wire \ic_3_reg_413_reg_n_0_[29] ;
  wire \ic_3_reg_413_reg_n_0_[2] ;
  wire \ic_3_reg_413_reg_n_0_[30] ;
  wire \ic_3_reg_413_reg_n_0_[3] ;
  wire \ic_3_reg_413_reg_n_0_[4] ;
  wire \ic_3_reg_413_reg_n_0_[5] ;
  wire \ic_3_reg_413_reg_n_0_[6] ;
  wire \ic_3_reg_413_reg_n_0_[7] ;
  wire \ic_3_reg_413_reg_n_0_[8] ;
  wire \ic_3_reg_413_reg_n_0_[9] ;
  wire \ic_4_reg_446_reg_n_0_[0] ;
  wire \ic_4_reg_446_reg_n_0_[10] ;
  wire \ic_4_reg_446_reg_n_0_[11] ;
  wire \ic_4_reg_446_reg_n_0_[12] ;
  wire \ic_4_reg_446_reg_n_0_[13] ;
  wire \ic_4_reg_446_reg_n_0_[14] ;
  wire \ic_4_reg_446_reg_n_0_[15] ;
  wire \ic_4_reg_446_reg_n_0_[16] ;
  wire \ic_4_reg_446_reg_n_0_[17] ;
  wire \ic_4_reg_446_reg_n_0_[18] ;
  wire \ic_4_reg_446_reg_n_0_[19] ;
  wire \ic_4_reg_446_reg_n_0_[1] ;
  wire \ic_4_reg_446_reg_n_0_[20] ;
  wire \ic_4_reg_446_reg_n_0_[21] ;
  wire \ic_4_reg_446_reg_n_0_[22] ;
  wire \ic_4_reg_446_reg_n_0_[23] ;
  wire \ic_4_reg_446_reg_n_0_[24] ;
  wire \ic_4_reg_446_reg_n_0_[25] ;
  wire \ic_4_reg_446_reg_n_0_[26] ;
  wire \ic_4_reg_446_reg_n_0_[27] ;
  wire \ic_4_reg_446_reg_n_0_[28] ;
  wire \ic_4_reg_446_reg_n_0_[29] ;
  wire \ic_4_reg_446_reg_n_0_[2] ;
  wire \ic_4_reg_446_reg_n_0_[30] ;
  wire \ic_4_reg_446_reg_n_0_[3] ;
  wire \ic_4_reg_446_reg_n_0_[4] ;
  wire \ic_4_reg_446_reg_n_0_[5] ;
  wire \ic_4_reg_446_reg_n_0_[6] ;
  wire \ic_4_reg_446_reg_n_0_[7] ;
  wire \ic_4_reg_446_reg_n_0_[8] ;
  wire \ic_4_reg_446_reg_n_0_[9] ;
  wire \ic_5_reg_468_reg_n_0_[0] ;
  wire \ic_5_reg_468_reg_n_0_[10] ;
  wire \ic_5_reg_468_reg_n_0_[11] ;
  wire \ic_5_reg_468_reg_n_0_[12] ;
  wire \ic_5_reg_468_reg_n_0_[13] ;
  wire \ic_5_reg_468_reg_n_0_[14] ;
  wire \ic_5_reg_468_reg_n_0_[15] ;
  wire \ic_5_reg_468_reg_n_0_[16] ;
  wire \ic_5_reg_468_reg_n_0_[17] ;
  wire \ic_5_reg_468_reg_n_0_[18] ;
  wire \ic_5_reg_468_reg_n_0_[19] ;
  wire \ic_5_reg_468_reg_n_0_[1] ;
  wire \ic_5_reg_468_reg_n_0_[20] ;
  wire \ic_5_reg_468_reg_n_0_[21] ;
  wire \ic_5_reg_468_reg_n_0_[22] ;
  wire \ic_5_reg_468_reg_n_0_[23] ;
  wire \ic_5_reg_468_reg_n_0_[24] ;
  wire \ic_5_reg_468_reg_n_0_[25] ;
  wire \ic_5_reg_468_reg_n_0_[26] ;
  wire \ic_5_reg_468_reg_n_0_[27] ;
  wire \ic_5_reg_468_reg_n_0_[28] ;
  wire \ic_5_reg_468_reg_n_0_[29] ;
  wire \ic_5_reg_468_reg_n_0_[2] ;
  wire \ic_5_reg_468_reg_n_0_[30] ;
  wire \ic_5_reg_468_reg_n_0_[3] ;
  wire \ic_5_reg_468_reg_n_0_[4] ;
  wire \ic_5_reg_468_reg_n_0_[5] ;
  wire \ic_5_reg_468_reg_n_0_[6] ;
  wire \ic_5_reg_468_reg_n_0_[7] ;
  wire \ic_5_reg_468_reg_n_0_[8] ;
  wire \ic_5_reg_468_reg_n_0_[9] ;
  wire \ic_6_reg_501_reg_n_0_[0] ;
  wire \ic_6_reg_501_reg_n_0_[10] ;
  wire \ic_6_reg_501_reg_n_0_[11] ;
  wire \ic_6_reg_501_reg_n_0_[12] ;
  wire \ic_6_reg_501_reg_n_0_[13] ;
  wire \ic_6_reg_501_reg_n_0_[14] ;
  wire \ic_6_reg_501_reg_n_0_[15] ;
  wire \ic_6_reg_501_reg_n_0_[16] ;
  wire \ic_6_reg_501_reg_n_0_[17] ;
  wire \ic_6_reg_501_reg_n_0_[18] ;
  wire \ic_6_reg_501_reg_n_0_[19] ;
  wire \ic_6_reg_501_reg_n_0_[1] ;
  wire \ic_6_reg_501_reg_n_0_[20] ;
  wire \ic_6_reg_501_reg_n_0_[21] ;
  wire \ic_6_reg_501_reg_n_0_[22] ;
  wire \ic_6_reg_501_reg_n_0_[23] ;
  wire \ic_6_reg_501_reg_n_0_[24] ;
  wire \ic_6_reg_501_reg_n_0_[25] ;
  wire \ic_6_reg_501_reg_n_0_[26] ;
  wire \ic_6_reg_501_reg_n_0_[27] ;
  wire \ic_6_reg_501_reg_n_0_[28] ;
  wire \ic_6_reg_501_reg_n_0_[29] ;
  wire \ic_6_reg_501_reg_n_0_[2] ;
  wire \ic_6_reg_501_reg_n_0_[30] ;
  wire \ic_6_reg_501_reg_n_0_[3] ;
  wire \ic_6_reg_501_reg_n_0_[4] ;
  wire \ic_6_reg_501_reg_n_0_[5] ;
  wire \ic_6_reg_501_reg_n_0_[6] ;
  wire \ic_6_reg_501_reg_n_0_[7] ;
  wire \ic_6_reg_501_reg_n_0_[8] ;
  wire \ic_6_reg_501_reg_n_0_[9] ;
  wire \ic_7_reg_534_reg_n_0_[0] ;
  wire \ic_7_reg_534_reg_n_0_[10] ;
  wire \ic_7_reg_534_reg_n_0_[11] ;
  wire \ic_7_reg_534_reg_n_0_[12] ;
  wire \ic_7_reg_534_reg_n_0_[13] ;
  wire \ic_7_reg_534_reg_n_0_[14] ;
  wire \ic_7_reg_534_reg_n_0_[15] ;
  wire \ic_7_reg_534_reg_n_0_[16] ;
  wire \ic_7_reg_534_reg_n_0_[17] ;
  wire \ic_7_reg_534_reg_n_0_[18] ;
  wire \ic_7_reg_534_reg_n_0_[19] ;
  wire \ic_7_reg_534_reg_n_0_[1] ;
  wire \ic_7_reg_534_reg_n_0_[20] ;
  wire \ic_7_reg_534_reg_n_0_[21] ;
  wire \ic_7_reg_534_reg_n_0_[22] ;
  wire \ic_7_reg_534_reg_n_0_[23] ;
  wire \ic_7_reg_534_reg_n_0_[24] ;
  wire \ic_7_reg_534_reg_n_0_[25] ;
  wire \ic_7_reg_534_reg_n_0_[26] ;
  wire \ic_7_reg_534_reg_n_0_[27] ;
  wire \ic_7_reg_534_reg_n_0_[28] ;
  wire \ic_7_reg_534_reg_n_0_[29] ;
  wire \ic_7_reg_534_reg_n_0_[2] ;
  wire \ic_7_reg_534_reg_n_0_[30] ;
  wire \ic_7_reg_534_reg_n_0_[3] ;
  wire \ic_7_reg_534_reg_n_0_[4] ;
  wire \ic_7_reg_534_reg_n_0_[5] ;
  wire \ic_7_reg_534_reg_n_0_[6] ;
  wire \ic_7_reg_534_reg_n_0_[7] ;
  wire \ic_7_reg_534_reg_n_0_[8] ;
  wire \ic_7_reg_534_reg_n_0_[9] ;
  wire \ic_8_reg_567_reg_n_0_[0] ;
  wire \ic_8_reg_567_reg_n_0_[10] ;
  wire \ic_8_reg_567_reg_n_0_[11] ;
  wire \ic_8_reg_567_reg_n_0_[12] ;
  wire \ic_8_reg_567_reg_n_0_[13] ;
  wire \ic_8_reg_567_reg_n_0_[14] ;
  wire \ic_8_reg_567_reg_n_0_[15] ;
  wire \ic_8_reg_567_reg_n_0_[16] ;
  wire \ic_8_reg_567_reg_n_0_[17] ;
  wire \ic_8_reg_567_reg_n_0_[18] ;
  wire \ic_8_reg_567_reg_n_0_[19] ;
  wire \ic_8_reg_567_reg_n_0_[1] ;
  wire \ic_8_reg_567_reg_n_0_[20] ;
  wire \ic_8_reg_567_reg_n_0_[21] ;
  wire \ic_8_reg_567_reg_n_0_[22] ;
  wire \ic_8_reg_567_reg_n_0_[23] ;
  wire \ic_8_reg_567_reg_n_0_[24] ;
  wire \ic_8_reg_567_reg_n_0_[25] ;
  wire \ic_8_reg_567_reg_n_0_[26] ;
  wire \ic_8_reg_567_reg_n_0_[27] ;
  wire \ic_8_reg_567_reg_n_0_[28] ;
  wire \ic_8_reg_567_reg_n_0_[29] ;
  wire \ic_8_reg_567_reg_n_0_[2] ;
  wire \ic_8_reg_567_reg_n_0_[30] ;
  wire \ic_8_reg_567_reg_n_0_[3] ;
  wire \ic_8_reg_567_reg_n_0_[4] ;
  wire \ic_8_reg_567_reg_n_0_[5] ;
  wire \ic_8_reg_567_reg_n_0_[6] ;
  wire \ic_8_reg_567_reg_n_0_[7] ;
  wire \ic_8_reg_567_reg_n_0_[8] ;
  wire \ic_8_reg_567_reg_n_0_[9] ;
  wire \ic_reg_315[30]_i_1_n_0 ;
  wire \ic_reg_315_reg_n_0_[0] ;
  wire \ic_reg_315_reg_n_0_[10] ;
  wire \ic_reg_315_reg_n_0_[11] ;
  wire \ic_reg_315_reg_n_0_[12] ;
  wire \ic_reg_315_reg_n_0_[13] ;
  wire \ic_reg_315_reg_n_0_[14] ;
  wire \ic_reg_315_reg_n_0_[15] ;
  wire \ic_reg_315_reg_n_0_[16] ;
  wire \ic_reg_315_reg_n_0_[17] ;
  wire \ic_reg_315_reg_n_0_[18] ;
  wire \ic_reg_315_reg_n_0_[19] ;
  wire \ic_reg_315_reg_n_0_[1] ;
  wire \ic_reg_315_reg_n_0_[20] ;
  wire \ic_reg_315_reg_n_0_[21] ;
  wire \ic_reg_315_reg_n_0_[22] ;
  wire \ic_reg_315_reg_n_0_[23] ;
  wire \ic_reg_315_reg_n_0_[24] ;
  wire \ic_reg_315_reg_n_0_[25] ;
  wire \ic_reg_315_reg_n_0_[26] ;
  wire \ic_reg_315_reg_n_0_[27] ;
  wire \ic_reg_315_reg_n_0_[28] ;
  wire \ic_reg_315_reg_n_0_[29] ;
  wire \ic_reg_315_reg_n_0_[2] ;
  wire \ic_reg_315_reg_n_0_[30] ;
  wire \ic_reg_315_reg_n_0_[3] ;
  wire \ic_reg_315_reg_n_0_[4] ;
  wire \ic_reg_315_reg_n_0_[5] ;
  wire \ic_reg_315_reg_n_0_[6] ;
  wire \ic_reg_315_reg_n_0_[7] ;
  wire \ic_reg_315_reg_n_0_[8] ;
  wire \ic_reg_315_reg_n_0_[9] ;
  wire [0:0]icmp_fu_621_p2;
  wire [0:0]icmp_ln1002_1_reg_3116;
  wire \icmp_ln1002_1_reg_3116[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_2_reg_3154;
  wire \icmp_ln1002_2_reg_3154[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_3_reg_3192;
  wire \icmp_ln1002_3_reg_3192[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_4_reg_3220;
  wire \icmp_ln1002_4_reg_3220[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_5_fu_2087_p2;
  wire [0:0]icmp_ln1002_5_reg_3262;
  wire \icmp_ln1002_5_reg_3262[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_6_reg_3300;
  wire \icmp_ln1002_6_reg_3300[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_7_reg_3342;
  wire \icmp_ln1002_7_reg_3342[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_8_reg_3385;
  wire \icmp_ln1002_8_reg_3385[0]_i_1_n_0 ;
  wire [0:0]icmp_ln1002_reg_3064;
  wire \icmp_ln1002_reg_3064[0]_i_1_n_0 ;
  wire \icmp_ln1002_reg_3064[0]_i_3_n_0 ;
  wire \icmp_ln1002_reg_3064[0]_i_4_n_0 ;
  wire [0:0]icmp_ln1003_fu_973_p2;
  wire [0:0]icmp_ln1003_reg_2999;
  wire \icmp_ln1003_reg_2999[0]_i_2_n_0 ;
  wire \icmp_ln1003_reg_2999[0]_i_3_n_0 ;
  wire \icmp_ln1003_reg_2999[0]_i_4_n_0 ;
  wire \icmp_ln1003_reg_2999[0]_i_5_n_0 ;
  wire \icmp_ln1003_reg_2999[0]_i_6_n_0 ;
  wire \icmp_ln1003_reg_2999[0]_i_7_n_0 ;
  wire \icmp_ln1003_reg_2999[0]_i_8_n_0 ;
  wire [0:0]icmp_ln52_fu_752_p2;
  wire [0:0]icmp_ln56_reg_2923;
  wire icmp_ln56_reg_29230;
  wire [0:0]icmp_ln76_1_fu_1195_p2;
  wire [0:0]icmp_ln76_2_fu_1404_p2;
  wire [0:0]icmp_ln76_3_fu_1588_p2;
  wire [0:0]icmp_ln76_4_fu_1772_p2;
  wire [0:0]icmp_ln76_5_fu_1957_p2;
  wire [0:0]icmp_ln76_6_fu_2145_p2;
  wire [0:0]icmp_ln76_7_fu_2329_p2;
  wire [0:0]icmp_ln76_8_fu_2517_p2;
  wire [0:0]icmp_ln76_fu_1017_p2;
  wire [0:0]icmp_reg_2838;
  wire [31:0]in_channels;
  wire [31:0]in_channels_read_reg_2805;
  wire [95:0]indvar_flatten41_fu_164;
  wire [2:2]indvar_flatten_fu_156;
  wire \indvar_flatten_fu_156_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[28]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[32]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[32]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[32]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[36]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[36]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[36]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[40]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[40]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[40]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[44]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[44]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[44]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[48]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[48]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[48]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[52]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[52]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[52]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[56]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[56]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[56]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[60]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[60]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[60]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[60]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg[63]_i_3_n_2 ;
  wire \indvar_flatten_fu_156_reg[63]_i_3_n_3 ;
  wire \indvar_flatten_fu_156_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_156_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_156_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_156_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_156_reg_n_0_[0] ;
  wire \indvar_flatten_fu_156_reg_n_0_[10] ;
  wire \indvar_flatten_fu_156_reg_n_0_[11] ;
  wire \indvar_flatten_fu_156_reg_n_0_[12] ;
  wire \indvar_flatten_fu_156_reg_n_0_[13] ;
  wire \indvar_flatten_fu_156_reg_n_0_[14] ;
  wire \indvar_flatten_fu_156_reg_n_0_[15] ;
  wire \indvar_flatten_fu_156_reg_n_0_[16] ;
  wire \indvar_flatten_fu_156_reg_n_0_[17] ;
  wire \indvar_flatten_fu_156_reg_n_0_[18] ;
  wire \indvar_flatten_fu_156_reg_n_0_[19] ;
  wire \indvar_flatten_fu_156_reg_n_0_[1] ;
  wire \indvar_flatten_fu_156_reg_n_0_[20] ;
  wire \indvar_flatten_fu_156_reg_n_0_[21] ;
  wire \indvar_flatten_fu_156_reg_n_0_[22] ;
  wire \indvar_flatten_fu_156_reg_n_0_[23] ;
  wire \indvar_flatten_fu_156_reg_n_0_[24] ;
  wire \indvar_flatten_fu_156_reg_n_0_[25] ;
  wire \indvar_flatten_fu_156_reg_n_0_[26] ;
  wire \indvar_flatten_fu_156_reg_n_0_[27] ;
  wire \indvar_flatten_fu_156_reg_n_0_[28] ;
  wire \indvar_flatten_fu_156_reg_n_0_[29] ;
  wire \indvar_flatten_fu_156_reg_n_0_[2] ;
  wire \indvar_flatten_fu_156_reg_n_0_[30] ;
  wire \indvar_flatten_fu_156_reg_n_0_[31] ;
  wire \indvar_flatten_fu_156_reg_n_0_[32] ;
  wire \indvar_flatten_fu_156_reg_n_0_[33] ;
  wire \indvar_flatten_fu_156_reg_n_0_[34] ;
  wire \indvar_flatten_fu_156_reg_n_0_[35] ;
  wire \indvar_flatten_fu_156_reg_n_0_[36] ;
  wire \indvar_flatten_fu_156_reg_n_0_[37] ;
  wire \indvar_flatten_fu_156_reg_n_0_[38] ;
  wire \indvar_flatten_fu_156_reg_n_0_[39] ;
  wire \indvar_flatten_fu_156_reg_n_0_[3] ;
  wire \indvar_flatten_fu_156_reg_n_0_[40] ;
  wire \indvar_flatten_fu_156_reg_n_0_[41] ;
  wire \indvar_flatten_fu_156_reg_n_0_[42] ;
  wire \indvar_flatten_fu_156_reg_n_0_[43] ;
  wire \indvar_flatten_fu_156_reg_n_0_[44] ;
  wire \indvar_flatten_fu_156_reg_n_0_[45] ;
  wire \indvar_flatten_fu_156_reg_n_0_[46] ;
  wire \indvar_flatten_fu_156_reg_n_0_[47] ;
  wire \indvar_flatten_fu_156_reg_n_0_[48] ;
  wire \indvar_flatten_fu_156_reg_n_0_[49] ;
  wire \indvar_flatten_fu_156_reg_n_0_[4] ;
  wire \indvar_flatten_fu_156_reg_n_0_[50] ;
  wire \indvar_flatten_fu_156_reg_n_0_[51] ;
  wire \indvar_flatten_fu_156_reg_n_0_[52] ;
  wire \indvar_flatten_fu_156_reg_n_0_[53] ;
  wire \indvar_flatten_fu_156_reg_n_0_[54] ;
  wire \indvar_flatten_fu_156_reg_n_0_[55] ;
  wire \indvar_flatten_fu_156_reg_n_0_[56] ;
  wire \indvar_flatten_fu_156_reg_n_0_[57] ;
  wire \indvar_flatten_fu_156_reg_n_0_[58] ;
  wire \indvar_flatten_fu_156_reg_n_0_[59] ;
  wire \indvar_flatten_fu_156_reg_n_0_[5] ;
  wire \indvar_flatten_fu_156_reg_n_0_[60] ;
  wire \indvar_flatten_fu_156_reg_n_0_[61] ;
  wire \indvar_flatten_fu_156_reg_n_0_[62] ;
  wire \indvar_flatten_fu_156_reg_n_0_[63] ;
  wire \indvar_flatten_fu_156_reg_n_0_[6] ;
  wire \indvar_flatten_fu_156_reg_n_0_[7] ;
  wire \indvar_flatten_fu_156_reg_n_0_[8] ;
  wire \indvar_flatten_fu_156_reg_n_0_[9] ;
  wire [15:0]input_stream_TDATA;
  wire [15:0]input_stream_TDATA_int_regslice;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire input_stream_TVALID_int_regslice;
  wire [0:0]input_val_V_17_reg_336;
  wire \input_val_V_17_reg_336_reg_n_0_[0] ;
  wire \input_val_V_17_reg_336_reg_n_0_[1] ;
  wire \input_val_V_17_reg_336_reg_n_0_[2] ;
  wire \input_val_V_17_reg_336_reg_n_0_[3] ;
  wire \input_val_V_17_reg_336_reg_n_0_[4] ;
  wire \input_val_V_17_reg_336_reg_n_0_[5] ;
  wire \input_val_V_17_reg_336_reg_n_0_[6] ;
  wire \input_val_V_17_reg_336_reg_n_0_[7] ;
  wire [0:0]input_val_V_18_reg_435;
  wire \input_val_V_18_reg_435_reg_n_0_[0] ;
  wire \input_val_V_18_reg_435_reg_n_0_[1] ;
  wire \input_val_V_18_reg_435_reg_n_0_[2] ;
  wire \input_val_V_18_reg_435_reg_n_0_[3] ;
  wire \input_val_V_18_reg_435_reg_n_0_[4] ;
  wire \input_val_V_18_reg_435_reg_n_0_[5] ;
  wire \input_val_V_18_reg_435_reg_n_0_[6] ;
  wire \input_val_V_18_reg_435_reg_n_0_[7] ;
  wire [0:0]input_val_V_19_reg_523;
  wire \input_val_V_19_reg_523_reg_n_0_[0] ;
  wire \input_val_V_19_reg_523_reg_n_0_[1] ;
  wire \input_val_V_19_reg_523_reg_n_0_[2] ;
  wire \input_val_V_19_reg_523_reg_n_0_[3] ;
  wire \input_val_V_19_reg_523_reg_n_0_[4] ;
  wire \input_val_V_19_reg_523_reg_n_0_[5] ;
  wire \input_val_V_19_reg_523_reg_n_0_[6] ;
  wire \input_val_V_19_reg_523_reg_n_0_[7] ;
  wire [0:0]input_val_V_20_reg_556;
  wire \input_val_V_20_reg_556_reg_n_0_[0] ;
  wire \input_val_V_20_reg_556_reg_n_0_[1] ;
  wire \input_val_V_20_reg_556_reg_n_0_[2] ;
  wire \input_val_V_20_reg_556_reg_n_0_[3] ;
  wire \input_val_V_20_reg_556_reg_n_0_[4] ;
  wire \input_val_V_20_reg_556_reg_n_0_[5] ;
  wire \input_val_V_20_reg_556_reg_n_0_[6] ;
  wire \input_val_V_20_reg_556_reg_n_0_[7] ;
  wire [0:0]input_val_V_21_reg_589;
  wire \input_val_V_21_reg_589_reg_n_0_[0] ;
  wire \input_val_V_21_reg_589_reg_n_0_[1] ;
  wire \input_val_V_21_reg_589_reg_n_0_[2] ;
  wire \input_val_V_21_reg_589_reg_n_0_[3] ;
  wire \input_val_V_21_reg_589_reg_n_0_[4] ;
  wire \input_val_V_21_reg_589_reg_n_0_[5] ;
  wire \input_val_V_21_reg_589_reg_n_0_[6] ;
  wire \input_val_V_21_reg_589_reg_n_0_[7] ;
  wire [0:0]input_val_V_23_reg_490;
  wire \input_val_V_23_reg_490_reg_n_0_[0] ;
  wire \input_val_V_23_reg_490_reg_n_0_[1] ;
  wire \input_val_V_23_reg_490_reg_n_0_[2] ;
  wire \input_val_V_23_reg_490_reg_n_0_[3] ;
  wire \input_val_V_23_reg_490_reg_n_0_[4] ;
  wire \input_val_V_23_reg_490_reg_n_0_[5] ;
  wire \input_val_V_23_reg_490_reg_n_0_[6] ;
  wire \input_val_V_23_reg_490_reg_n_0_[7] ;
  wire [0:0]input_val_V_24_reg_369;
  wire \input_val_V_24_reg_369_reg_n_0_[0] ;
  wire \input_val_V_24_reg_369_reg_n_0_[1] ;
  wire \input_val_V_24_reg_369_reg_n_0_[2] ;
  wire \input_val_V_24_reg_369_reg_n_0_[3] ;
  wire \input_val_V_24_reg_369_reg_n_0_[4] ;
  wire \input_val_V_24_reg_369_reg_n_0_[5] ;
  wire \input_val_V_24_reg_369_reg_n_0_[6] ;
  wire \input_val_V_24_reg_369_reg_n_0_[7] ;
  wire [0:0]input_val_V_25_reg_402;
  wire \input_val_V_25_reg_402_reg_n_0_[0] ;
  wire \input_val_V_25_reg_402_reg_n_0_[1] ;
  wire \input_val_V_25_reg_402_reg_n_0_[2] ;
  wire \input_val_V_25_reg_402_reg_n_0_[3] ;
  wire \input_val_V_25_reg_402_reg_n_0_[4] ;
  wire \input_val_V_25_reg_402_reg_n_0_[5] ;
  wire \input_val_V_25_reg_402_reg_n_0_[6] ;
  wire \input_val_V_25_reg_402_reg_n_0_[7] ;
  wire interrupt;
  wire [30:0]iw_1_fu_148;
  wire [30:0]iw_reg_3092;
  wire \iw_reg_3092[0]_i_1_n_0 ;
  wire \iw_reg_3092_reg[12]_i_1_n_0 ;
  wire \iw_reg_3092_reg[12]_i_1_n_1 ;
  wire \iw_reg_3092_reg[12]_i_1_n_2 ;
  wire \iw_reg_3092_reg[12]_i_1_n_3 ;
  wire \iw_reg_3092_reg[12]_i_1_n_4 ;
  wire \iw_reg_3092_reg[12]_i_1_n_5 ;
  wire \iw_reg_3092_reg[12]_i_1_n_6 ;
  wire \iw_reg_3092_reg[12]_i_1_n_7 ;
  wire \iw_reg_3092_reg[16]_i_1_n_0 ;
  wire \iw_reg_3092_reg[16]_i_1_n_1 ;
  wire \iw_reg_3092_reg[16]_i_1_n_2 ;
  wire \iw_reg_3092_reg[16]_i_1_n_3 ;
  wire \iw_reg_3092_reg[16]_i_1_n_4 ;
  wire \iw_reg_3092_reg[16]_i_1_n_5 ;
  wire \iw_reg_3092_reg[16]_i_1_n_6 ;
  wire \iw_reg_3092_reg[16]_i_1_n_7 ;
  wire \iw_reg_3092_reg[20]_i_1_n_0 ;
  wire \iw_reg_3092_reg[20]_i_1_n_1 ;
  wire \iw_reg_3092_reg[20]_i_1_n_2 ;
  wire \iw_reg_3092_reg[20]_i_1_n_3 ;
  wire \iw_reg_3092_reg[20]_i_1_n_4 ;
  wire \iw_reg_3092_reg[20]_i_1_n_5 ;
  wire \iw_reg_3092_reg[20]_i_1_n_6 ;
  wire \iw_reg_3092_reg[20]_i_1_n_7 ;
  wire \iw_reg_3092_reg[24]_i_1_n_0 ;
  wire \iw_reg_3092_reg[24]_i_1_n_1 ;
  wire \iw_reg_3092_reg[24]_i_1_n_2 ;
  wire \iw_reg_3092_reg[24]_i_1_n_3 ;
  wire \iw_reg_3092_reg[24]_i_1_n_4 ;
  wire \iw_reg_3092_reg[24]_i_1_n_5 ;
  wire \iw_reg_3092_reg[24]_i_1_n_6 ;
  wire \iw_reg_3092_reg[24]_i_1_n_7 ;
  wire \iw_reg_3092_reg[28]_i_1_n_0 ;
  wire \iw_reg_3092_reg[28]_i_1_n_1 ;
  wire \iw_reg_3092_reg[28]_i_1_n_2 ;
  wire \iw_reg_3092_reg[28]_i_1_n_3 ;
  wire \iw_reg_3092_reg[28]_i_1_n_4 ;
  wire \iw_reg_3092_reg[28]_i_1_n_5 ;
  wire \iw_reg_3092_reg[28]_i_1_n_6 ;
  wire \iw_reg_3092_reg[28]_i_1_n_7 ;
  wire \iw_reg_3092_reg[30]_i_2_n_3 ;
  wire \iw_reg_3092_reg[30]_i_2_n_6 ;
  wire \iw_reg_3092_reg[30]_i_2_n_7 ;
  wire \iw_reg_3092_reg[4]_i_1_n_0 ;
  wire \iw_reg_3092_reg[4]_i_1_n_1 ;
  wire \iw_reg_3092_reg[4]_i_1_n_2 ;
  wire \iw_reg_3092_reg[4]_i_1_n_3 ;
  wire \iw_reg_3092_reg[4]_i_1_n_4 ;
  wire \iw_reg_3092_reg[4]_i_1_n_5 ;
  wire \iw_reg_3092_reg[4]_i_1_n_6 ;
  wire \iw_reg_3092_reg[4]_i_1_n_7 ;
  wire \iw_reg_3092_reg[8]_i_1_n_0 ;
  wire \iw_reg_3092_reg[8]_i_1_n_1 ;
  wire \iw_reg_3092_reg[8]_i_1_n_2 ;
  wire \iw_reg_3092_reg[8]_i_1_n_3 ;
  wire \iw_reg_3092_reg[8]_i_1_n_4 ;
  wire \iw_reg_3092_reg[8]_i_1_n_5 ;
  wire \iw_reg_3092_reg[8]_i_1_n_6 ;
  wire \iw_reg_3092_reg[8]_i_1_n_7 ;
  wire [15:0]lshr_ln93_1_reg_3087;
  wire lshr_ln93_1_reg_30870;
  wire \lshr_ln93_1_reg_3087[10]_i_10_n_0 ;
  wire \lshr_ln93_1_reg_3087[10]_i_3_n_0 ;
  wire \lshr_ln93_1_reg_3087[10]_i_4_n_0 ;
  wire \lshr_ln93_1_reg_3087[10]_i_5_n_0 ;
  wire \lshr_ln93_1_reg_3087[10]_i_6_n_0 ;
  wire \lshr_ln93_1_reg_3087[10]_i_7_n_0 ;
  wire \lshr_ln93_1_reg_3087[10]_i_8_n_0 ;
  wire \lshr_ln93_1_reg_3087[10]_i_9_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_10_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_11_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_12_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_13_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_14_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_15_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_4_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_5_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_6_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_7_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_8_n_0 ;
  wire \lshr_ln93_1_reg_3087[14]_i_9_n_0 ;
  wire \lshr_ln93_1_reg_3087[15]_i_3_n_0 ;
  wire \lshr_ln93_1_reg_3087[2]_i_2_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_10_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_3_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_4_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_5_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_6_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_7_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_8_n_0 ;
  wire \lshr_ln93_1_reg_3087[6]_i_9_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_1_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_1_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_1_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_1_n_3 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_2_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_2_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_2_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[10]_i_2_n_3 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_1_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_1_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_1_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_1_n_3 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_2_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_2_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_2_n_3 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_3_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_3_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_3_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[14]_i_3_n_3 ;
  wire \lshr_ln93_1_reg_3087_reg[2]_i_1_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[2]_i_1_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[2]_i_1_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[2]_i_1_n_3 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_1_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_1_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_1_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_1_n_3 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_2_n_0 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_2_n_1 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_2_n_2 ;
  wire \lshr_ln93_1_reg_3087_reg[6]_i_2_n_3 ;
  wire [15:0]lshr_ln93_2_reg_3139;
  wire lshr_ln93_2_reg_31390;
  wire \lshr_ln93_2_reg_3139[11]_i_10_n_0 ;
  wire \lshr_ln93_2_reg_3139[11]_i_3_n_0 ;
  wire \lshr_ln93_2_reg_3139[11]_i_4_n_0 ;
  wire \lshr_ln93_2_reg_3139[11]_i_5_n_0 ;
  wire \lshr_ln93_2_reg_3139[11]_i_6_n_0 ;
  wire \lshr_ln93_2_reg_3139[11]_i_7_n_0 ;
  wire \lshr_ln93_2_reg_3139[11]_i_8_n_0 ;
  wire \lshr_ln93_2_reg_3139[11]_i_9_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_10_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_11_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_4_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_5_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_6_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_7_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_8_n_0 ;
  wire \lshr_ln93_2_reg_3139[15]_i_9_n_0 ;
  wire \lshr_ln93_2_reg_3139[3]_i_3_n_0 ;
  wire \lshr_ln93_2_reg_3139[3]_i_4_n_0 ;
  wire \lshr_ln93_2_reg_3139[3]_i_5_n_0 ;
  wire \lshr_ln93_2_reg_3139[3]_i_6_n_0 ;
  wire \lshr_ln93_2_reg_3139[3]_i_7_n_0 ;
  wire \lshr_ln93_2_reg_3139[3]_i_8_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_10_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_3_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_4_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_5_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_6_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_7_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_8_n_0 ;
  wire \lshr_ln93_2_reg_3139[7]_i_9_n_0 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_1_n_0 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_1_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_1_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_1_n_3 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_2_n_0 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_2_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_2_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[11]_i_2_n_3 ;
  wire \lshr_ln93_2_reg_3139_reg[15]_i_2_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[15]_i_2_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[15]_i_2_n_3 ;
  wire \lshr_ln93_2_reg_3139_reg[15]_i_3_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[15]_i_3_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[15]_i_3_n_3 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_1_n_0 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_1_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_1_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_1_n_3 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_2_n_0 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_2_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_2_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[3]_i_2_n_3 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_1_n_0 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_1_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_1_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_1_n_3 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_2_n_0 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_2_n_1 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_2_n_2 ;
  wire \lshr_ln93_2_reg_3139_reg[7]_i_2_n_3 ;
  wire [15:0]lshr_ln93_3_reg_3210;
  wire \lshr_ln93_3_reg_3210[0]_i_2_n_0 ;
  wire \lshr_ln93_3_reg_3210[0]_i_3_n_0 ;
  wire \lshr_ln93_3_reg_3210[0]_i_4_n_0 ;
  wire \lshr_ln93_3_reg_3210[0]_i_5_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_10_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_3_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_4_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_5_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_6_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_7_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_8_n_0 ;
  wire \lshr_ln93_3_reg_3210[12]_i_9_n_0 ;
  wire \lshr_ln93_3_reg_3210[15]_i_3_n_0 ;
  wire \lshr_ln93_3_reg_3210[15]_i_4_n_0 ;
  wire \lshr_ln93_3_reg_3210[15]_i_5_n_0 ;
  wire \lshr_ln93_3_reg_3210[15]_i_6_n_0 ;
  wire \lshr_ln93_3_reg_3210[15]_i_7_n_0 ;
  wire \lshr_ln93_3_reg_3210[15]_i_8_n_0 ;
  wire \lshr_ln93_3_reg_3210[15]_i_9_n_0 ;
  wire \lshr_ln93_3_reg_3210[4]_i_2_n_0 ;
  wire \lshr_ln93_3_reg_3210[4]_i_3_n_0 ;
  wire \lshr_ln93_3_reg_3210[4]_i_4_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_10_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_3_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_4_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_5_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_6_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_7_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_8_n_0 ;
  wire \lshr_ln93_3_reg_3210[8]_i_9_n_0 ;
  wire \lshr_ln93_3_reg_3210_reg[0]_i_1_n_0 ;
  wire \lshr_ln93_3_reg_3210_reg[0]_i_1_n_1 ;
  wire \lshr_ln93_3_reg_3210_reg[0]_i_1_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[0]_i_1_n_3 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_1_n_0 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_1_n_1 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_1_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_1_n_3 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_2_n_0 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_2_n_1 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_2_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[12]_i_2_n_3 ;
  wire \lshr_ln93_3_reg_3210_reg[15]_i_1_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[15]_i_1_n_3 ;
  wire \lshr_ln93_3_reg_3210_reg[15]_i_2_n_1 ;
  wire \lshr_ln93_3_reg_3210_reg[15]_i_2_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[15]_i_2_n_3 ;
  wire \lshr_ln93_3_reg_3210_reg[4]_i_1_n_0 ;
  wire \lshr_ln93_3_reg_3210_reg[4]_i_1_n_1 ;
  wire \lshr_ln93_3_reg_3210_reg[4]_i_1_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[4]_i_1_n_3 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_1_n_0 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_1_n_1 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_1_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_1_n_3 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_2_n_0 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_2_n_1 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_2_n_2 ;
  wire \lshr_ln93_3_reg_3210_reg[8]_i_2_n_3 ;
  wire [15:0]lshr_ln93_4_reg_3177;
  wire lshr_ln93_4_reg_31770;
  wire \lshr_ln93_4_reg_3177[10]_i_10_n_0 ;
  wire \lshr_ln93_4_reg_3177[10]_i_3_n_0 ;
  wire \lshr_ln93_4_reg_3177[10]_i_4_n_0 ;
  wire \lshr_ln93_4_reg_3177[10]_i_5_n_0 ;
  wire \lshr_ln93_4_reg_3177[10]_i_6_n_0 ;
  wire \lshr_ln93_4_reg_3177[10]_i_7_n_0 ;
  wire \lshr_ln93_4_reg_3177[10]_i_8_n_0 ;
  wire \lshr_ln93_4_reg_3177[10]_i_9_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_10_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_11_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_12_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_13_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_14_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_15_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_4_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_5_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_6_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_7_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_8_n_0 ;
  wire \lshr_ln93_4_reg_3177[14]_i_9_n_0 ;
  wire \lshr_ln93_4_reg_3177[15]_i_3_n_0 ;
  wire \lshr_ln93_4_reg_3177[2]_i_2_n_0 ;
  wire \lshr_ln93_4_reg_3177[2]_i_3_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_10_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_3_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_4_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_5_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_6_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_7_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_8_n_0 ;
  wire \lshr_ln93_4_reg_3177[6]_i_9_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_1_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_1_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_1_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_1_n_3 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_2_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_2_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_2_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[10]_i_2_n_3 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_1_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_1_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_1_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_1_n_3 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_2_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_2_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_2_n_3 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_3_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_3_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_3_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[14]_i_3_n_3 ;
  wire \lshr_ln93_4_reg_3177_reg[2]_i_1_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[2]_i_1_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[2]_i_1_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[2]_i_1_n_3 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_1_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_1_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_1_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_1_n_3 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_2_n_0 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_2_n_1 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_2_n_2 ;
  wire \lshr_ln93_4_reg_3177_reg[6]_i_2_n_3 ;
  wire [15:0]lshr_ln93_5_reg_3243;
  wire lshr_ln93_5_reg_32430;
  wire \lshr_ln93_5_reg_3243[10]_i_10_n_0 ;
  wire \lshr_ln93_5_reg_3243[10]_i_3_n_0 ;
  wire \lshr_ln93_5_reg_3243[10]_i_4_n_0 ;
  wire \lshr_ln93_5_reg_3243[10]_i_5_n_0 ;
  wire \lshr_ln93_5_reg_3243[10]_i_6_n_0 ;
  wire \lshr_ln93_5_reg_3243[10]_i_7_n_0 ;
  wire \lshr_ln93_5_reg_3243[10]_i_8_n_0 ;
  wire \lshr_ln93_5_reg_3243[10]_i_9_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_10_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_11_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_12_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_13_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_14_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_15_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_4_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_5_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_6_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_7_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_8_n_0 ;
  wire \lshr_ln93_5_reg_3243[14]_i_9_n_0 ;
  wire \lshr_ln93_5_reg_3243[15]_i_3_n_0 ;
  wire \lshr_ln93_5_reg_3243[2]_i_2_n_0 ;
  wire \lshr_ln93_5_reg_3243[2]_i_3_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_10_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_3_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_4_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_5_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_6_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_7_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_8_n_0 ;
  wire \lshr_ln93_5_reg_3243[6]_i_9_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_1_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_1_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_1_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_1_n_3 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_2_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_2_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_2_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[10]_i_2_n_3 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_1_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_1_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_1_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_1_n_3 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_2_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_2_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_2_n_3 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_3_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_3_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_3_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[14]_i_3_n_3 ;
  wire \lshr_ln93_5_reg_3243_reg[2]_i_1_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[2]_i_1_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[2]_i_1_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[2]_i_1_n_3 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_1_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_1_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_1_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_1_n_3 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_2_n_0 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_2_n_1 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_2_n_2 ;
  wire \lshr_ln93_5_reg_3243_reg[6]_i_2_n_3 ;
  wire [15:0]lshr_ln93_6_reg_3285;
  wire lshr_ln93_6_reg_32850;
  wire \lshr_ln93_6_reg_3285[11]_i_10_n_0 ;
  wire \lshr_ln93_6_reg_3285[11]_i_3_n_0 ;
  wire \lshr_ln93_6_reg_3285[11]_i_4_n_0 ;
  wire \lshr_ln93_6_reg_3285[11]_i_5_n_0 ;
  wire \lshr_ln93_6_reg_3285[11]_i_6_n_0 ;
  wire \lshr_ln93_6_reg_3285[11]_i_7_n_0 ;
  wire \lshr_ln93_6_reg_3285[11]_i_8_n_0 ;
  wire \lshr_ln93_6_reg_3285[11]_i_9_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_10_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_11_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_4_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_5_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_6_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_7_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_8_n_0 ;
  wire \lshr_ln93_6_reg_3285[15]_i_9_n_0 ;
  wire \lshr_ln93_6_reg_3285[3]_i_3_n_0 ;
  wire \lshr_ln93_6_reg_3285[3]_i_4_n_0 ;
  wire \lshr_ln93_6_reg_3285[3]_i_5_n_0 ;
  wire \lshr_ln93_6_reg_3285[3]_i_6_n_0 ;
  wire \lshr_ln93_6_reg_3285[3]_i_7_n_0 ;
  wire \lshr_ln93_6_reg_3285[3]_i_8_n_0 ;
  wire \lshr_ln93_6_reg_3285[3]_i_9_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_10_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_3_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_4_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_5_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_6_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_7_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_8_n_0 ;
  wire \lshr_ln93_6_reg_3285[7]_i_9_n_0 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_1_n_0 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_1_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_1_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_1_n_3 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_2_n_0 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_2_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_2_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[11]_i_2_n_3 ;
  wire \lshr_ln93_6_reg_3285_reg[15]_i_2_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[15]_i_2_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[15]_i_2_n_3 ;
  wire \lshr_ln93_6_reg_3285_reg[15]_i_3_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[15]_i_3_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[15]_i_3_n_3 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_1_n_0 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_1_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_1_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_1_n_3 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_2_n_0 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_2_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_2_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[3]_i_2_n_3 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_1_n_0 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_1_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_1_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_1_n_3 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_2_n_0 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_2_n_1 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_2_n_2 ;
  wire \lshr_ln93_6_reg_3285_reg[7]_i_2_n_3 ;
  wire [15:0]lshr_ln93_7_reg_3323;
  wire lshr_ln93_7_reg_33230;
  wire \lshr_ln93_7_reg_3323[10]_i_10_n_0 ;
  wire \lshr_ln93_7_reg_3323[10]_i_3_n_0 ;
  wire \lshr_ln93_7_reg_3323[10]_i_4_n_0 ;
  wire \lshr_ln93_7_reg_3323[10]_i_5_n_0 ;
  wire \lshr_ln93_7_reg_3323[10]_i_6_n_0 ;
  wire \lshr_ln93_7_reg_3323[10]_i_7_n_0 ;
  wire \lshr_ln93_7_reg_3323[10]_i_8_n_0 ;
  wire \lshr_ln93_7_reg_3323[10]_i_9_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_10_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_11_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_12_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_13_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_14_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_15_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_4_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_5_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_6_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_7_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_8_n_0 ;
  wire \lshr_ln93_7_reg_3323[14]_i_9_n_0 ;
  wire \lshr_ln93_7_reg_3323[15]_i_3_n_0 ;
  wire \lshr_ln93_7_reg_3323[2]_i_2_n_0 ;
  wire \lshr_ln93_7_reg_3323[2]_i_3_n_0 ;
  wire \lshr_ln93_7_reg_3323[2]_i_4_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_10_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_3_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_4_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_5_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_6_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_7_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_8_n_0 ;
  wire \lshr_ln93_7_reg_3323[6]_i_9_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_1_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_1_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_1_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_1_n_3 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_2_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_2_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_2_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[10]_i_2_n_3 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_1_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_1_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_1_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_1_n_3 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_2_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_2_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_2_n_3 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_3_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_3_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_3_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[14]_i_3_n_3 ;
  wire \lshr_ln93_7_reg_3323_reg[2]_i_1_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[2]_i_1_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[2]_i_1_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[2]_i_1_n_3 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_1_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_1_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_1_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_1_n_3 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_2_n_0 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_2_n_1 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_2_n_2 ;
  wire \lshr_ln93_7_reg_3323_reg[6]_i_2_n_3 ;
  wire [15:0]lshr_ln93_8_reg_3365;
  wire lshr_ln93_8_reg_33650;
  wire \lshr_ln93_8_reg_3365[10]_i_2_n_0 ;
  wire \lshr_ln93_8_reg_3365[10]_i_3_n_0 ;
  wire \lshr_ln93_8_reg_3365[10]_i_4_n_0 ;
  wire \lshr_ln93_8_reg_3365[10]_i_5_n_0 ;
  wire \lshr_ln93_8_reg_3365[10]_i_6_n_0 ;
  wire \lshr_ln93_8_reg_3365[10]_i_7_n_0 ;
  wire \lshr_ln93_8_reg_3365[10]_i_8_n_0 ;
  wire \lshr_ln93_8_reg_3365[10]_i_9_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_11_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_12_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_13_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_14_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_2_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_3_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_4_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_5_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_6_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_7_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_8_n_0 ;
  wire \lshr_ln93_8_reg_3365[14]_i_9_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_10_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_11_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_12_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_13_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_3_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_6_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_7_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_8_n_0 ;
  wire \lshr_ln93_8_reg_3365[15]_i_9_n_0 ;
  wire \lshr_ln93_8_reg_3365[2]_i_2_n_0 ;
  wire \lshr_ln93_8_reg_3365[2]_i_3_n_0 ;
  wire \lshr_ln93_8_reg_3365[2]_i_4_n_0 ;
  wire \lshr_ln93_8_reg_3365[2]_i_5_n_0 ;
  wire \lshr_ln93_8_reg_3365[6]_i_2_n_0 ;
  wire \lshr_ln93_8_reg_3365[6]_i_3_n_0 ;
  wire \lshr_ln93_8_reg_3365[6]_i_4_n_0 ;
  wire \lshr_ln93_8_reg_3365[6]_i_5_n_0 ;
  wire \lshr_ln93_8_reg_3365[6]_i_6_n_0 ;
  wire \lshr_ln93_8_reg_3365[6]_i_7_n_0 ;
  wire \lshr_ln93_8_reg_3365[6]_i_8_n_0 ;
  wire \lshr_ln93_8_reg_3365_reg[10]_i_1_n_0 ;
  wire \lshr_ln93_8_reg_3365_reg[10]_i_1_n_1 ;
  wire \lshr_ln93_8_reg_3365_reg[10]_i_1_n_2 ;
  wire \lshr_ln93_8_reg_3365_reg[10]_i_1_n_3 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_10_n_0 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_10_n_1 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_10_n_2 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_10_n_3 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_1_n_0 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_1_n_1 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_1_n_2 ;
  wire \lshr_ln93_8_reg_3365_reg[14]_i_1_n_3 ;
  wire \lshr_ln93_8_reg_3365_reg[15]_i_4_n_0 ;
  wire \lshr_ln93_8_reg_3365_reg[15]_i_4_n_1 ;
  wire \lshr_ln93_8_reg_3365_reg[15]_i_4_n_2 ;
  wire \lshr_ln93_8_reg_3365_reg[15]_i_4_n_3 ;
  wire \lshr_ln93_8_reg_3365_reg[15]_i_5_n_1 ;
  wire \lshr_ln93_8_reg_3365_reg[15]_i_5_n_2 ;
  wire \lshr_ln93_8_reg_3365_reg[15]_i_5_n_3 ;
  wire \lshr_ln93_8_reg_3365_reg[2]_i_1_n_0 ;
  wire \lshr_ln93_8_reg_3365_reg[2]_i_1_n_1 ;
  wire \lshr_ln93_8_reg_3365_reg[2]_i_1_n_2 ;
  wire \lshr_ln93_8_reg_3365_reg[2]_i_1_n_3 ;
  wire \lshr_ln93_8_reg_3365_reg[6]_i_1_n_0 ;
  wire \lshr_ln93_8_reg_3365_reg[6]_i_1_n_1 ;
  wire \lshr_ln93_8_reg_3365_reg[6]_i_1_n_2 ;
  wire \lshr_ln93_8_reg_3365_reg[6]_i_1_n_3 ;
  wire [15:0]lshr_ln_reg_3049;
  wire lshr_ln_reg_30490;
  wire \lshr_ln_reg_3049[13]_i_10_n_0 ;
  wire \lshr_ln_reg_3049[13]_i_3_n_0 ;
  wire \lshr_ln_reg_3049[13]_i_4_n_0 ;
  wire \lshr_ln_reg_3049[13]_i_5_n_0 ;
  wire \lshr_ln_reg_3049[13]_i_6_n_0 ;
  wire \lshr_ln_reg_3049[13]_i_7_n_0 ;
  wire \lshr_ln_reg_3049[13]_i_8_n_0 ;
  wire \lshr_ln_reg_3049[13]_i_9_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_11_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_12_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_13_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_14_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_4_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_5_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_6_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_7_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_8_n_0 ;
  wire \lshr_ln_reg_3049[15]_i_9_n_0 ;
  wire \lshr_ln_reg_3049[1]_i_2_n_0 ;
  wire \lshr_ln_reg_3049[1]_i_3_n_0 ;
  wire \lshr_ln_reg_3049[1]_i_4_n_0 ;
  wire \lshr_ln_reg_3049[1]_i_5_n_0 ;
  wire \lshr_ln_reg_3049[5]_i_2_n_0 ;
  wire \lshr_ln_reg_3049[5]_i_3_n_0 ;
  wire \lshr_ln_reg_3049[5]_i_4_n_0 ;
  wire \lshr_ln_reg_3049[9]_i_2_n_0 ;
  wire \lshr_ln_reg_3049[9]_i_3_n_0 ;
  wire \lshr_ln_reg_3049[9]_i_4_n_0 ;
  wire \lshr_ln_reg_3049[9]_i_5_n_0 ;
  wire \lshr_ln_reg_3049_reg[13]_i_1_n_0 ;
  wire \lshr_ln_reg_3049_reg[13]_i_1_n_1 ;
  wire \lshr_ln_reg_3049_reg[13]_i_1_n_2 ;
  wire \lshr_ln_reg_3049_reg[13]_i_1_n_3 ;
  wire \lshr_ln_reg_3049_reg[13]_i_2_n_0 ;
  wire \lshr_ln_reg_3049_reg[13]_i_2_n_1 ;
  wire \lshr_ln_reg_3049_reg[13]_i_2_n_2 ;
  wire \lshr_ln_reg_3049_reg[13]_i_2_n_3 ;
  wire \lshr_ln_reg_3049_reg[15]_i_10_n_1 ;
  wire \lshr_ln_reg_3049_reg[15]_i_10_n_2 ;
  wire \lshr_ln_reg_3049_reg[15]_i_10_n_3 ;
  wire \lshr_ln_reg_3049_reg[15]_i_2_n_3 ;
  wire \lshr_ln_reg_3049_reg[15]_i_3_n_0 ;
  wire \lshr_ln_reg_3049_reg[15]_i_3_n_1 ;
  wire \lshr_ln_reg_3049_reg[15]_i_3_n_2 ;
  wire \lshr_ln_reg_3049_reg[15]_i_3_n_3 ;
  wire \lshr_ln_reg_3049_reg[1]_i_1_n_0 ;
  wire \lshr_ln_reg_3049_reg[1]_i_1_n_1 ;
  wire \lshr_ln_reg_3049_reg[1]_i_1_n_2 ;
  wire \lshr_ln_reg_3049_reg[1]_i_1_n_3 ;
  wire \lshr_ln_reg_3049_reg[5]_i_1_n_0 ;
  wire \lshr_ln_reg_3049_reg[5]_i_1_n_1 ;
  wire \lshr_ln_reg_3049_reg[5]_i_1_n_2 ;
  wire \lshr_ln_reg_3049_reg[5]_i_1_n_3 ;
  wire \lshr_ln_reg_3049_reg[9]_i_1_n_0 ;
  wire \lshr_ln_reg_3049_reg[9]_i_1_n_1 ;
  wire \lshr_ln_reg_3049_reg[9]_i_1_n_2 ;
  wire \lshr_ln_reg_3049_reg[9]_i_1_n_3 ;
  wire mul_32ns_32ns_64_2_1_U1_n_48;
  wire mul_32ns_32ns_64_2_1_U1_n_49;
  wire mul_32ns_32ns_64_2_1_U1_n_50;
  wire mul_32ns_32ns_64_2_1_U1_n_51;
  wire mul_32ns_32ns_64_2_1_U1_n_52;
  wire mul_32ns_32ns_64_2_1_U1_n_53;
  wire mul_32ns_32ns_64_2_1_U1_n_54;
  wire mul_32ns_32ns_64_2_1_U1_n_55;
  wire mul_32ns_32ns_64_2_1_U1_n_56;
  wire mul_32ns_32ns_64_2_1_U1_n_57;
  wire mul_32ns_32ns_64_2_1_U1_n_58;
  wire mul_32ns_32ns_64_2_1_U1_n_59;
  wire mul_32ns_32ns_64_2_1_U1_n_60;
  wire mul_32ns_32ns_64_2_1_U1_n_61;
  wire mul_32ns_32ns_64_2_1_U1_n_62;
  wire mul_32ns_32ns_64_2_1_U1_n_63;
  wire [95:0]mul_ln26_1_reg_2869;
  wire [63:0]mul_ln26_reg_2853;
  wire [15:0]mul_ln52_reg_3009;
  wire mul_mul_16s_16s_16_4_1_U3_n_0;
  wire mul_mul_16s_16s_16_4_1_U3_n_1;
  wire mul_mul_16s_16s_16_4_1_U3_n_10;
  wire mul_mul_16s_16s_16_4_1_U3_n_11;
  wire mul_mul_16s_16s_16_4_1_U3_n_12;
  wire mul_mul_16s_16s_16_4_1_U3_n_13;
  wire mul_mul_16s_16s_16_4_1_U3_n_14;
  wire mul_mul_16s_16s_16_4_1_U3_n_15;
  wire mul_mul_16s_16s_16_4_1_U3_n_16;
  wire mul_mul_16s_16s_16_4_1_U3_n_17;
  wire mul_mul_16s_16s_16_4_1_U3_n_18;
  wire mul_mul_16s_16s_16_4_1_U3_n_19;
  wire mul_mul_16s_16s_16_4_1_U3_n_2;
  wire mul_mul_16s_16s_16_4_1_U3_n_20;
  wire mul_mul_16s_16s_16_4_1_U3_n_21;
  wire mul_mul_16s_16s_16_4_1_U3_n_22;
  wire mul_mul_16s_16s_16_4_1_U3_n_23;
  wire mul_mul_16s_16s_16_4_1_U3_n_24;
  wire mul_mul_16s_16s_16_4_1_U3_n_25;
  wire mul_mul_16s_16s_16_4_1_U3_n_26;
  wire mul_mul_16s_16s_16_4_1_U3_n_27;
  wire mul_mul_16s_16s_16_4_1_U3_n_28;
  wire mul_mul_16s_16s_16_4_1_U3_n_29;
  wire mul_mul_16s_16s_16_4_1_U3_n_3;
  wire mul_mul_16s_16s_16_4_1_U3_n_30;
  wire mul_mul_16s_16s_16_4_1_U3_n_31;
  wire mul_mul_16s_16s_16_4_1_U3_n_4;
  wire mul_mul_16s_16s_16_4_1_U3_n_48;
  wire mul_mul_16s_16s_16_4_1_U3_n_49;
  wire mul_mul_16s_16s_16_4_1_U3_n_5;
  wire mul_mul_16s_16s_16_4_1_U3_n_6;
  wire mul_mul_16s_16s_16_4_1_U3_n_7;
  wire mul_mul_16s_16s_16_4_1_U3_n_8;
  wire mul_mul_16s_16s_16_4_1_U3_n_9;
  wire [30:0]oc_fu_160;
  wire [30:0]oh_fu_152;
  wire [31:0]out_channels;
  wire [15:8]\^output_stream_TDATA ;
  wire output_stream_TREADY;
  wire output_stream_TREADY_int_regslice;
  wire output_stream_TVALID;
  wire output_stream_TVALID_int_regslice;
  wire [15:3]p_0_in;
  wire p_12_out;
  wire p_14_out;
  wire p_16_out;
  wire p_18_out;
  wire p_1_out;
  wire p_24_in;
  wire p_28_in;
  wire p_32_in;
  wire p_39_in;
  wire p_45_in;
  wire p_4_out;
  wire p_50_in;
  wire p_6_out;
  wire p_75_in;
  wire p_8_out;
  wire [0:0]p_Result_10_fu_1906_p3;
  wire [0:0]p_Result_s_reg_2900;
  wire [7:0]p_Val2_s_reg_2890;
  wire \reg_603[15]_i_1_n_0 ;
  wire \reg_603[15]_i_2_n_0 ;
  wire \reg_603[15]_rep__0_i_1_n_0 ;
  wire \reg_603[15]_rep_i_1_n_0 ;
  wire \reg_603_reg[15]_rep__0_n_0 ;
  wire \reg_603_reg[15]_rep_n_0 ;
  wire regslice_both_input_stream_U_n_35;
  wire regslice_both_input_stream_U_n_45;
  wire regslice_both_input_stream_U_n_58;
  wire regslice_both_input_stream_U_n_59;
  wire regslice_both_input_stream_U_n_60;
  wire regslice_both_input_stream_U_n_61;
  wire regslice_both_input_stream_U_n_62;
  wire regslice_both_input_stream_U_n_63;
  wire regslice_both_input_stream_U_n_64;
  wire regslice_both_input_stream_U_n_65;
  wire regslice_both_input_stream_U_n_66;
  wire regslice_both_input_stream_U_n_67;
  wire regslice_both_input_stream_U_n_68;
  wire regslice_both_input_stream_U_n_69;
  wire regslice_both_input_stream_U_n_70;
  wire regslice_both_input_stream_U_n_71;
  wire regslice_both_input_stream_U_n_72;
  wire regslice_both_input_stream_U_n_73;
  wire regslice_both_input_stream_U_n_74;
  wire regslice_both_input_stream_U_n_75;
  wire regslice_both_input_stream_U_n_76;
  wire regslice_both_input_stream_U_n_77;
  wire regslice_both_input_stream_U_n_78;
  wire regslice_both_input_stream_U_n_79;
  wire regslice_both_input_stream_U_n_80;
  wire regslice_both_input_stream_U_n_81;
  wire regslice_both_input_stream_U_n_82;
  wire regslice_both_input_stream_U_n_83;
  wire regslice_both_input_stream_U_n_84;
  wire regslice_both_input_stream_U_n_85;
  wire regslice_both_input_stream_U_n_86;
  wire regslice_both_input_stream_U_n_87;
  wire regslice_both_input_stream_U_n_88;
  wire regslice_both_input_stream_U_n_89;
  wire regslice_both_output_stream_U_n_15;
  wire [7:7]ret_V_12_fu_1466_p4;
  wire [6:0]ret_V_12_fu_1466_p4__0;
  wire [0:0]ret_V_14_fu_1508_p3;
  wire [7:7]ret_V_17_fu_1650_p4;
  wire [6:0]ret_V_17_fu_1650_p4__0;
  wire [0:0]ret_V_19_fu_1692_p3;
  wire [7:7]ret_V_27_fu_2023_p4;
  wire [6:0]ret_V_27_fu_2023_p4__0;
  wire [0:0]ret_V_29_fu_2065_p3;
  wire [7:7]ret_V_2_fu_1073_p4;
  wire [6:0]ret_V_2_fu_1073_p4__0;
  wire [7:7]ret_V_32_fu_2207_p4;
  wire [6:0]ret_V_32_fu_2207_p4__0;
  wire [0:0]ret_V_34_fu_2249_p3;
  wire [7:7]ret_V_37_fu_2395_p4;
  wire [6:0]ret_V_37_fu_2395_p4__0;
  wire [0:0]ret_V_39_fu_2437_p3;
  wire [7:7]ret_V_42_fu_2646_p4;
  wire [6:0]ret_V_42_fu_2646_p4__0;
  wire [0:0]ret_V_44_fu_2688_p3;
  wire [7:0]ret_V_47_fu_990_p3;
  wire [7:0]ret_V_47_reg_3004;
  wire \ret_V_47_reg_3004[7]_i_2_n_0 ;
  wire [0:0]ret_V_4_fu_1115_p3;
  wire [7:7]ret_V_7_fu_1282_p4;
  wire [6:0]ret_V_7_fu_1282_p4__0;
  wire [0:0]ret_V_9_fu_1324_p3;
  wire [6:0]ret_V_reg_2895;
  wire [0:0]rev134_fu_737_p2;
  wire [0:0]rev134_reg_2910;
  wire \rev134_reg_2910[0]_i_10_n_0 ;
  wire \rev134_reg_2910[0]_i_11_n_0 ;
  wire \rev134_reg_2910[0]_i_13_n_0 ;
  wire \rev134_reg_2910[0]_i_14_n_0 ;
  wire \rev134_reg_2910[0]_i_15_n_0 ;
  wire \rev134_reg_2910[0]_i_16_n_0 ;
  wire \rev134_reg_2910[0]_i_17_n_0 ;
  wire \rev134_reg_2910[0]_i_18_n_0 ;
  wire \rev134_reg_2910[0]_i_19_n_0 ;
  wire \rev134_reg_2910[0]_i_20_n_0 ;
  wire \rev134_reg_2910[0]_i_25_n_0 ;
  wire \rev134_reg_2910[0]_i_26_n_0 ;
  wire \rev134_reg_2910[0]_i_27_n_0 ;
  wire \rev134_reg_2910[0]_i_28_n_0 ;
  wire \rev134_reg_2910[0]_i_29_n_0 ;
  wire \rev134_reg_2910[0]_i_30_n_0 ;
  wire \rev134_reg_2910[0]_i_31_n_0 ;
  wire \rev134_reg_2910[0]_i_32_n_0 ;
  wire \rev134_reg_2910[0]_i_35_n_0 ;
  wire \rev134_reg_2910[0]_i_36_n_0 ;
  wire \rev134_reg_2910[0]_i_37_n_0 ;
  wire \rev134_reg_2910[0]_i_38_n_0 ;
  wire \rev134_reg_2910[0]_i_39_n_0 ;
  wire \rev134_reg_2910[0]_i_40_n_0 ;
  wire \rev134_reg_2910[0]_i_41_n_0 ;
  wire \rev134_reg_2910[0]_i_42_n_0 ;
  wire \rev134_reg_2910[0]_i_4_n_0 ;
  wire \rev134_reg_2910[0]_i_5_n_0 ;
  wire \rev134_reg_2910[0]_i_6_n_0 ;
  wire \rev134_reg_2910[0]_i_7_n_0 ;
  wire \rev134_reg_2910[0]_i_8_n_0 ;
  wire \rev134_reg_2910[0]_i_9_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_12_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_12_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_12_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_12_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_21_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_21_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_21_n_7 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_4 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_5 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_22_n_7 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_4 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_5 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_23_n_7 ;
  wire \rev134_reg_2910_reg[0]_i_24_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_24_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_24_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_24_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_2_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_2_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_2_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_4 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_5 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_33_n_7 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_4 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_5 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_34_n_7 ;
  wire \rev134_reg_2910_reg[0]_i_3_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_3_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_3_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_3_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_4 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_5 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_43_n_7 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_4 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_5 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_44_n_7 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_0 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_1 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_2 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_3 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_4 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_5 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_6 ;
  wire \rev134_reg_2910_reg[0]_i_45_n_7 ;
  wire [0:0]rev138_fu_1267_p2;
  wire [0:0]rev138_reg_3097;
  wire \rev138_reg_3097[0]_i_10_n_0 ;
  wire \rev138_reg_3097[0]_i_11_n_0 ;
  wire \rev138_reg_3097[0]_i_13_n_0 ;
  wire \rev138_reg_3097[0]_i_14_n_0 ;
  wire \rev138_reg_3097[0]_i_15_n_0 ;
  wire \rev138_reg_3097[0]_i_16_n_0 ;
  wire \rev138_reg_3097[0]_i_17_n_0 ;
  wire \rev138_reg_3097[0]_i_18_n_0 ;
  wire \rev138_reg_3097[0]_i_19_n_0 ;
  wire \rev138_reg_3097[0]_i_20_n_0 ;
  wire \rev138_reg_3097[0]_i_22_n_0 ;
  wire \rev138_reg_3097[0]_i_23_n_0 ;
  wire \rev138_reg_3097[0]_i_24_n_0 ;
  wire \rev138_reg_3097[0]_i_25_n_0 ;
  wire \rev138_reg_3097[0]_i_26_n_0 ;
  wire \rev138_reg_3097[0]_i_27_n_0 ;
  wire \rev138_reg_3097[0]_i_28_n_0 ;
  wire \rev138_reg_3097[0]_i_29_n_0 ;
  wire \rev138_reg_3097[0]_i_30_n_0 ;
  wire \rev138_reg_3097[0]_i_31_n_0 ;
  wire \rev138_reg_3097[0]_i_32_n_0 ;
  wire \rev138_reg_3097[0]_i_33_n_0 ;
  wire \rev138_reg_3097[0]_i_34_n_0 ;
  wire \rev138_reg_3097[0]_i_35_n_0 ;
  wire \rev138_reg_3097[0]_i_36_n_0 ;
  wire \rev138_reg_3097[0]_i_37_n_0 ;
  wire \rev138_reg_3097[0]_i_4_n_0 ;
  wire \rev138_reg_3097[0]_i_5_n_0 ;
  wire \rev138_reg_3097[0]_i_6_n_0 ;
  wire \rev138_reg_3097[0]_i_7_n_0 ;
  wire \rev138_reg_3097[0]_i_8_n_0 ;
  wire \rev138_reg_3097[0]_i_9_n_0 ;
  wire \rev138_reg_3097_reg[0]_i_12_n_0 ;
  wire \rev138_reg_3097_reg[0]_i_12_n_1 ;
  wire \rev138_reg_3097_reg[0]_i_12_n_2 ;
  wire \rev138_reg_3097_reg[0]_i_12_n_3 ;
  wire \rev138_reg_3097_reg[0]_i_21_n_0 ;
  wire \rev138_reg_3097_reg[0]_i_21_n_1 ;
  wire \rev138_reg_3097_reg[0]_i_21_n_2 ;
  wire \rev138_reg_3097_reg[0]_i_21_n_3 ;
  wire \rev138_reg_3097_reg[0]_i_2_n_1 ;
  wire \rev138_reg_3097_reg[0]_i_2_n_2 ;
  wire \rev138_reg_3097_reg[0]_i_2_n_3 ;
  wire \rev138_reg_3097_reg[0]_i_3_n_0 ;
  wire \rev138_reg_3097_reg[0]_i_3_n_1 ;
  wire \rev138_reg_3097_reg[0]_i_3_n_2 ;
  wire \rev138_reg_3097_reg[0]_i_3_n_3 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [30:0]select_ln52_2_reg_2934;
  wire \select_ln52_2_reg_2934[16]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[17]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[18]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[19]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[20]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[21]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[22]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[23]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[24]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[25]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[26]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[27]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[28]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[29]_i_1_n_0 ;
  wire \select_ln52_2_reg_2934[30]_i_1_n_0 ;
  wire [0:0]select_ln52_6_reg_2949;
  wire \select_ln52_6_reg_2949[0]_i_1_n_0 ;
  wire [30:0]select_ln52_fu_817_p3;
  wire [6:0]select_ln56_1_fu_896_p3;
  wire [6:0]select_ln56_1_reg_2970;
  wire [0:0]select_ln56_2_fu_903_p3;
  wire [0:0]select_ln56_2_reg_2977;
  wire [0:0]select_ln56_3_fu_916_p3;
  wire [0:0]select_ln56_3_reg_2982;
  wire \select_ln56_3_reg_2982[0]_i_2_n_0 ;
  wire \select_ln56_3_reg_2982[0]_i_3_n_0 ;
  wire \select_ln56_3_reg_2982[0]_i_4_n_0 ;
  wire \select_ln56_3_reg_2982[0]_i_5_n_0 ;
  wire \select_ln56_3_reg_2982[0]_i_6_n_0 ;
  wire \select_ln56_3_reg_2982[0]_i_7_n_0 ;
  wire [0:0]select_ln56_4_fu_934_p3;
  wire [0:0]select_ln56_4_reg_2988;
  wire \select_ln56_4_reg_2988[0]_i_10_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_11_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_13_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_14_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_15_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_16_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_17_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_18_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_19_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_20_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_24_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_25_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_26_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_27_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_28_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_29_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_30_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_31_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_41_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_42_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_43_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_44_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_45_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_46_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_47_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_48_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_4_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_5_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_6_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_76_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_77_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_7_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_8_n_0 ;
  wire \select_ln56_4_reg_2988[0]_i_9_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_12_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_12_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_12_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_12_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_21_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_21_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_21_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_21_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_21_n_7 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_4 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_22_n_7 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_23_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_23_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_23_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_23_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_2_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_2_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_2_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_4 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_32_n_7 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_4 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_33_n_7 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_3_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_3_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_3_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_3_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_4 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_49_n_7 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_4 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_50_n_7 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_4 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_59_n_7 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_0 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_1 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_2 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_3 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_4 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_5 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_6 ;
  wire \select_ln56_4_reg_2988_reg[0]_i_60_n_7 ;
  wire [30:0]select_ln56_5_fu_941_p3;
  wire [30:0]select_ln56_5_reg_2994;
  wire \select_ln56_5_reg_2994[12]_i_3_n_0 ;
  wire \select_ln56_5_reg_2994[12]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[12]_i_5_n_0 ;
  wire \select_ln56_5_reg_2994[12]_i_6_n_0 ;
  wire \select_ln56_5_reg_2994[16]_i_3_n_0 ;
  wire \select_ln56_5_reg_2994[16]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[16]_i_5_n_0 ;
  wire \select_ln56_5_reg_2994[16]_i_6_n_0 ;
  wire \select_ln56_5_reg_2994[20]_i_3_n_0 ;
  wire \select_ln56_5_reg_2994[20]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[20]_i_5_n_0 ;
  wire \select_ln56_5_reg_2994[20]_i_6_n_0 ;
  wire \select_ln56_5_reg_2994[24]_i_3_n_0 ;
  wire \select_ln56_5_reg_2994[24]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[24]_i_5_n_0 ;
  wire \select_ln56_5_reg_2994[24]_i_6_n_0 ;
  wire \select_ln56_5_reg_2994[28]_i_3_n_0 ;
  wire \select_ln56_5_reg_2994[28]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[28]_i_5_n_0 ;
  wire \select_ln56_5_reg_2994[28]_i_6_n_0 ;
  wire \select_ln56_5_reg_2994[30]_i_3_n_0 ;
  wire \select_ln56_5_reg_2994[30]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[4]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[4]_i_5_n_0 ;
  wire \select_ln56_5_reg_2994[4]_i_6_n_0 ;
  wire \select_ln56_5_reg_2994[4]_i_7_n_0 ;
  wire \select_ln56_5_reg_2994[8]_i_3_n_0 ;
  wire \select_ln56_5_reg_2994[8]_i_4_n_0 ;
  wire \select_ln56_5_reg_2994[8]_i_5_n_0 ;
  wire \select_ln56_5_reg_2994[8]_i_6_n_0 ;
  wire \select_ln56_5_reg_2994_reg[12]_i_2_n_0 ;
  wire \select_ln56_5_reg_2994_reg[12]_i_2_n_1 ;
  wire \select_ln56_5_reg_2994_reg[12]_i_2_n_2 ;
  wire \select_ln56_5_reg_2994_reg[12]_i_2_n_3 ;
  wire \select_ln56_5_reg_2994_reg[16]_i_2_n_0 ;
  wire \select_ln56_5_reg_2994_reg[16]_i_2_n_1 ;
  wire \select_ln56_5_reg_2994_reg[16]_i_2_n_2 ;
  wire \select_ln56_5_reg_2994_reg[16]_i_2_n_3 ;
  wire \select_ln56_5_reg_2994_reg[20]_i_2_n_0 ;
  wire \select_ln56_5_reg_2994_reg[20]_i_2_n_1 ;
  wire \select_ln56_5_reg_2994_reg[20]_i_2_n_2 ;
  wire \select_ln56_5_reg_2994_reg[20]_i_2_n_3 ;
  wire \select_ln56_5_reg_2994_reg[24]_i_2_n_0 ;
  wire \select_ln56_5_reg_2994_reg[24]_i_2_n_1 ;
  wire \select_ln56_5_reg_2994_reg[24]_i_2_n_2 ;
  wire \select_ln56_5_reg_2994_reg[24]_i_2_n_3 ;
  wire \select_ln56_5_reg_2994_reg[28]_i_2_n_0 ;
  wire \select_ln56_5_reg_2994_reg[28]_i_2_n_1 ;
  wire \select_ln56_5_reg_2994_reg[28]_i_2_n_2 ;
  wire \select_ln56_5_reg_2994_reg[28]_i_2_n_3 ;
  wire \select_ln56_5_reg_2994_reg[30]_i_2_n_3 ;
  wire \select_ln56_5_reg_2994_reg[4]_i_2_n_0 ;
  wire \select_ln56_5_reg_2994_reg[4]_i_2_n_1 ;
  wire \select_ln56_5_reg_2994_reg[4]_i_2_n_2 ;
  wire \select_ln56_5_reg_2994_reg[4]_i_2_n_3 ;
  wire \select_ln56_5_reg_2994_reg[8]_i_2_n_0 ;
  wire \select_ln56_5_reg_2994_reg[8]_i_2_n_1 ;
  wire \select_ln56_5_reg_2994_reg[8]_i_2_n_2 ;
  wire \select_ln56_5_reg_2994_reg[8]_i_2_n_3 ;
  wire [0:0]select_ln56_reg_2964;
  wire \select_ln56_reg_2964[30]_i_10_n_0 ;
  wire \select_ln56_reg_2964[30]_i_11_n_0 ;
  wire \select_ln56_reg_2964[30]_i_13_n_0 ;
  wire \select_ln56_reg_2964[30]_i_14_n_0 ;
  wire \select_ln56_reg_2964[30]_i_15_n_0 ;
  wire \select_ln56_reg_2964[30]_i_16_n_0 ;
  wire \select_ln56_reg_2964[30]_i_17_n_0 ;
  wire \select_ln56_reg_2964[30]_i_18_n_0 ;
  wire \select_ln56_reg_2964[30]_i_19_n_0 ;
  wire \select_ln56_reg_2964[30]_i_20_n_0 ;
  wire \select_ln56_reg_2964[30]_i_22_n_0 ;
  wire \select_ln56_reg_2964[30]_i_23_n_0 ;
  wire \select_ln56_reg_2964[30]_i_24_n_0 ;
  wire \select_ln56_reg_2964[30]_i_25_n_0 ;
  wire \select_ln56_reg_2964[30]_i_26_n_0 ;
  wire \select_ln56_reg_2964[30]_i_27_n_0 ;
  wire \select_ln56_reg_2964[30]_i_28_n_0 ;
  wire \select_ln56_reg_2964[30]_i_29_n_0 ;
  wire \select_ln56_reg_2964[30]_i_30_n_0 ;
  wire \select_ln56_reg_2964[30]_i_31_n_0 ;
  wire \select_ln56_reg_2964[30]_i_32_n_0 ;
  wire \select_ln56_reg_2964[30]_i_33_n_0 ;
  wire \select_ln56_reg_2964[30]_i_34_n_0 ;
  wire \select_ln56_reg_2964[30]_i_35_n_0 ;
  wire \select_ln56_reg_2964[30]_i_36_n_0 ;
  wire \select_ln56_reg_2964[30]_i_37_n_0 ;
  wire \select_ln56_reg_2964[30]_i_4_n_0 ;
  wire \select_ln56_reg_2964[30]_i_5_n_0 ;
  wire \select_ln56_reg_2964[30]_i_6_n_0 ;
  wire \select_ln56_reg_2964[30]_i_7_n_0 ;
  wire \select_ln56_reg_2964[30]_i_8_n_0 ;
  wire \select_ln56_reg_2964[30]_i_9_n_0 ;
  wire \select_ln56_reg_2964_reg[30]_i_12_n_0 ;
  wire \select_ln56_reg_2964_reg[30]_i_12_n_1 ;
  wire \select_ln56_reg_2964_reg[30]_i_12_n_2 ;
  wire \select_ln56_reg_2964_reg[30]_i_12_n_3 ;
  wire \select_ln56_reg_2964_reg[30]_i_21_n_0 ;
  wire \select_ln56_reg_2964_reg[30]_i_21_n_1 ;
  wire \select_ln56_reg_2964_reg[30]_i_21_n_2 ;
  wire \select_ln56_reg_2964_reg[30]_i_21_n_3 ;
  wire \select_ln56_reg_2964_reg[30]_i_2_n_1 ;
  wire \select_ln56_reg_2964_reg[30]_i_2_n_2 ;
  wire \select_ln56_reg_2964_reg[30]_i_2_n_3 ;
  wire \select_ln56_reg_2964_reg[30]_i_3_n_0 ;
  wire \select_ln56_reg_2964_reg[30]_i_3_n_1 ;
  wire \select_ln56_reg_2964_reg[30]_i_3_n_2 ;
  wire \select_ln56_reg_2964_reg[30]_i_3_n_3 ;
  wire \select_ln56_reg_2964_reg_n_0_[0] ;
  wire \select_ln56_reg_2964_reg_n_0_[10] ;
  wire \select_ln56_reg_2964_reg_n_0_[11] ;
  wire \select_ln56_reg_2964_reg_n_0_[12] ;
  wire \select_ln56_reg_2964_reg_n_0_[13] ;
  wire \select_ln56_reg_2964_reg_n_0_[14] ;
  wire \select_ln56_reg_2964_reg_n_0_[15] ;
  wire \select_ln56_reg_2964_reg_n_0_[16] ;
  wire \select_ln56_reg_2964_reg_n_0_[17] ;
  wire \select_ln56_reg_2964_reg_n_0_[18] ;
  wire \select_ln56_reg_2964_reg_n_0_[19] ;
  wire \select_ln56_reg_2964_reg_n_0_[1] ;
  wire \select_ln56_reg_2964_reg_n_0_[20] ;
  wire \select_ln56_reg_2964_reg_n_0_[21] ;
  wire \select_ln56_reg_2964_reg_n_0_[22] ;
  wire \select_ln56_reg_2964_reg_n_0_[23] ;
  wire \select_ln56_reg_2964_reg_n_0_[24] ;
  wire \select_ln56_reg_2964_reg_n_0_[25] ;
  wire \select_ln56_reg_2964_reg_n_0_[26] ;
  wire \select_ln56_reg_2964_reg_n_0_[27] ;
  wire \select_ln56_reg_2964_reg_n_0_[28] ;
  wire \select_ln56_reg_2964_reg_n_0_[29] ;
  wire \select_ln56_reg_2964_reg_n_0_[2] ;
  wire \select_ln56_reg_2964_reg_n_0_[30] ;
  wire \select_ln56_reg_2964_reg_n_0_[3] ;
  wire \select_ln56_reg_2964_reg_n_0_[4] ;
  wire \select_ln56_reg_2964_reg_n_0_[5] ;
  wire \select_ln56_reg_2964_reg_n_0_[6] ;
  wire \select_ln56_reg_2964_reg_n_0_[7] ;
  wire \select_ln56_reg_2964_reg_n_0_[8] ;
  wire \select_ln56_reg_2964_reg_n_0_[9] ;
  wire [0:0]slt135_fu_923_p2;
  wire [0:0]slt137_fu_1262_p2;
  wire [0:0]slt_fu_732_p2;
  wire [8:0]sub_ln840_1_reg_3111;
  wire \sub_ln840_1_reg_3111[1]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[2]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[3]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[4]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[4]_i_3_n_0 ;
  wire \sub_ln840_1_reg_3111[5]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[6]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[7]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[8]_i_1_n_0 ;
  wire \sub_ln840_1_reg_3111[8]_i_2_n_0 ;
  wire \sub_ln840_1_reg_3111[8]_i_3_n_0 ;
  wire [8:0]sub_ln840_2_reg_3149;
  wire \sub_ln840_2_reg_3149[1]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[2]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[3]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[4]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[4]_i_3_n_0 ;
  wire \sub_ln840_2_reg_3149[5]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[6]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[7]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[8]_i_1_n_0 ;
  wire \sub_ln840_2_reg_3149[8]_i_2_n_0 ;
  wire \sub_ln840_2_reg_3149[8]_i_3_n_0 ;
  wire [8:0]sub_ln840_4_reg_3187;
  wire \sub_ln840_4_reg_3187[1]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[2]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[3]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[4]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[4]_i_3_n_0 ;
  wire \sub_ln840_4_reg_3187[5]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[6]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[7]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[8]_i_1_n_0 ;
  wire \sub_ln840_4_reg_3187[8]_i_2_n_0 ;
  wire \sub_ln840_4_reg_3187[8]_i_3_n_0 ;
  wire [8:0]sub_ln840_5_reg_3257;
  wire \sub_ln840_5_reg_3257[1]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[2]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[3]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[4]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[4]_i_3_n_0 ;
  wire \sub_ln840_5_reg_3257[5]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[6]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[7]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[8]_i_1_n_0 ;
  wire \sub_ln840_5_reg_3257[8]_i_2_n_0 ;
  wire \sub_ln840_5_reg_3257[8]_i_3_n_0 ;
  wire [8:0]sub_ln840_6_reg_3295;
  wire \sub_ln840_6_reg_3295[1]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[2]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[3]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[4]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[4]_i_3_n_0 ;
  wire \sub_ln840_6_reg_3295[5]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[6]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[7]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[8]_i_1_n_0 ;
  wire \sub_ln840_6_reg_3295[8]_i_2_n_0 ;
  wire \sub_ln840_6_reg_3295[8]_i_3_n_0 ;
  wire [8:0]sub_ln840_7_reg_3337;
  wire \sub_ln840_7_reg_3337[1]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[2]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[3]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[4]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[4]_i_3_n_0 ;
  wire \sub_ln840_7_reg_3337[5]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[6]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[7]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[8]_i_1_n_0 ;
  wire \sub_ln840_7_reg_3337[8]_i_2_n_0 ;
  wire \sub_ln840_7_reg_3337[8]_i_3_n_0 ;
  wire [8:0]sub_ln840_8_reg_3380;
  wire \sub_ln840_8_reg_3380[1]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[2]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[3]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[4]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[4]_i_3_n_0 ;
  wire \sub_ln840_8_reg_3380[5]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[6]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[7]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[8]_i_1_n_0 ;
  wire \sub_ln840_8_reg_3380[8]_i_2_n_0 ;
  wire \sub_ln840_8_reg_3380[8]_i_3_n_0 ;
  wire [8:0]sub_ln840_reg_3059;
  wire \sub_ln840_reg_3059[1]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[2]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[3]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[4]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[4]_i_3_n_0 ;
  wire \sub_ln840_reg_3059[5]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[6]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[7]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[8]_i_1_n_0 ;
  wire \sub_ln840_reg_3059[8]_i_2_n_0 ;
  wire \sub_ln840_reg_3059[8]_i_3_n_0 ;
  wire \sum_V_11_reg_479[0]_i_10_n_0 ;
  wire \sum_V_11_reg_479[0]_i_11_n_0 ;
  wire \sum_V_11_reg_479[0]_i_1_n_0 ;
  wire \sum_V_11_reg_479[0]_i_3_n_0 ;
  wire \sum_V_11_reg_479[0]_i_4_n_0 ;
  wire \sum_V_11_reg_479[0]_i_5_n_0 ;
  wire \sum_V_11_reg_479[0]_i_6_n_0 ;
  wire \sum_V_11_reg_479[0]_i_7_n_0 ;
  wire \sum_V_11_reg_479[0]_i_8_n_0 ;
  wire \sum_V_11_reg_479[0]_i_9_n_0 ;
  wire \sum_V_11_reg_479[12]_i_2_n_0 ;
  wire \sum_V_11_reg_479[12]_i_3_n_0 ;
  wire \sum_V_11_reg_479[12]_i_4_n_0 ;
  wire \sum_V_11_reg_479[12]_i_5_n_0 ;
  wire \sum_V_11_reg_479[16]_i_2_n_0 ;
  wire \sum_V_11_reg_479[16]_i_3_n_0 ;
  wire \sum_V_11_reg_479[16]_i_4_n_0 ;
  wire \sum_V_11_reg_479[16]_i_5_n_0 ;
  wire \sum_V_11_reg_479[20]_i_2_n_0 ;
  wire \sum_V_11_reg_479[20]_i_3_n_0 ;
  wire \sum_V_11_reg_479[20]_i_4_n_0 ;
  wire \sum_V_11_reg_479[20]_i_5_n_0 ;
  wire \sum_V_11_reg_479[24]_i_2_n_0 ;
  wire \sum_V_11_reg_479[24]_i_3_n_0 ;
  wire \sum_V_11_reg_479[24]_i_4_n_0 ;
  wire \sum_V_11_reg_479[24]_i_5_n_0 ;
  wire \sum_V_11_reg_479[28]_i_2_n_0 ;
  wire \sum_V_11_reg_479[28]_i_3_n_0 ;
  wire \sum_V_11_reg_479[28]_i_4_n_0 ;
  wire \sum_V_11_reg_479[28]_i_5_n_0 ;
  wire \sum_V_11_reg_479[4]_i_2_n_0 ;
  wire \sum_V_11_reg_479[4]_i_3_n_0 ;
  wire \sum_V_11_reg_479[4]_i_4_n_0 ;
  wire \sum_V_11_reg_479[4]_i_5_n_0 ;
  wire \sum_V_11_reg_479[4]_i_6_n_0 ;
  wire \sum_V_11_reg_479[4]_i_7_n_0 ;
  wire \sum_V_11_reg_479[4]_i_8_n_0 ;
  wire \sum_V_11_reg_479[4]_i_9_n_0 ;
  wire \sum_V_11_reg_479[8]_i_2_n_0 ;
  wire \sum_V_11_reg_479[8]_i_3_n_0 ;
  wire \sum_V_11_reg_479[8]_i_4_n_0 ;
  wire \sum_V_11_reg_479[8]_i_5_n_0 ;
  wire \sum_V_11_reg_479[8]_i_6_n_0 ;
  wire [31:0]sum_V_11_reg_479_reg;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_0 ;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_1 ;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_2 ;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_3 ;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_4 ;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_5 ;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_6 ;
  wire \sum_V_11_reg_479_reg[0]_i_2_n_7 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_0 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_1 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_2 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_3 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_4 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_5 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_6 ;
  wire \sum_V_11_reg_479_reg[12]_i_1_n_7 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_0 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_1 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_2 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_3 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_4 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_5 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_6 ;
  wire \sum_V_11_reg_479_reg[16]_i_1_n_7 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_0 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_1 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_2 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_3 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_4 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_5 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_6 ;
  wire \sum_V_11_reg_479_reg[20]_i_1_n_7 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_0 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_1 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_2 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_3 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_4 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_5 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_6 ;
  wire \sum_V_11_reg_479_reg[24]_i_1_n_7 ;
  wire \sum_V_11_reg_479_reg[28]_i_1_n_1 ;
  wire \sum_V_11_reg_479_reg[28]_i_1_n_2 ;
  wire \sum_V_11_reg_479_reg[28]_i_1_n_3 ;
  wire \sum_V_11_reg_479_reg[28]_i_1_n_4 ;
  wire \sum_V_11_reg_479_reg[28]_i_1_n_5 ;
  wire \sum_V_11_reg_479_reg[28]_i_1_n_6 ;
  wire \sum_V_11_reg_479_reg[28]_i_1_n_7 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_0 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_1 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_2 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_3 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_4 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_5 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_6 ;
  wire \sum_V_11_reg_479_reg[4]_i_1_n_7 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_0 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_1 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_2 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_3 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_4 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_5 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_6 ;
  wire \sum_V_11_reg_479_reg[8]_i_1_n_7 ;
  wire [31:0]sum_V_12_reg_512;
  wire \sum_V_12_reg_512[11]_i_2_n_0 ;
  wire \sum_V_12_reg_512[11]_i_3_n_0 ;
  wire \sum_V_12_reg_512[11]_i_4_n_0 ;
  wire \sum_V_12_reg_512[11]_i_5_n_0 ;
  wire \sum_V_12_reg_512[11]_i_6_n_0 ;
  wire \sum_V_12_reg_512[11]_i_7_n_0 ;
  wire \sum_V_12_reg_512[11]_i_8_n_0 ;
  wire \sum_V_12_reg_512[11]_i_9_n_0 ;
  wire \sum_V_12_reg_512[15]_i_2_n_0 ;
  wire \sum_V_12_reg_512[15]_i_3_n_0 ;
  wire \sum_V_12_reg_512[15]_i_4_n_0 ;
  wire \sum_V_12_reg_512[15]_i_5_n_0 ;
  wire \sum_V_12_reg_512[15]_i_6_n_0 ;
  wire \sum_V_12_reg_512[15]_i_7_n_0 ;
  wire \sum_V_12_reg_512[15]_i_8_n_0 ;
  wire \sum_V_12_reg_512[15]_i_9_n_0 ;
  wire \sum_V_12_reg_512[19]_i_2_n_0 ;
  wire \sum_V_12_reg_512[19]_i_3_n_0 ;
  wire \sum_V_12_reg_512[19]_i_4_n_0 ;
  wire \sum_V_12_reg_512[19]_i_5_n_0 ;
  wire \sum_V_12_reg_512[19]_i_6_n_0 ;
  wire \sum_V_12_reg_512[19]_i_7_n_0 ;
  wire \sum_V_12_reg_512[19]_i_8_n_0 ;
  wire \sum_V_12_reg_512[19]_i_9_n_0 ;
  wire \sum_V_12_reg_512[23]_i_2_n_0 ;
  wire \sum_V_12_reg_512[23]_i_3_n_0 ;
  wire \sum_V_12_reg_512[23]_i_4_n_0 ;
  wire \sum_V_12_reg_512[23]_i_5_n_0 ;
  wire \sum_V_12_reg_512[23]_i_6_n_0 ;
  wire \sum_V_12_reg_512[23]_i_7_n_0 ;
  wire \sum_V_12_reg_512[23]_i_8_n_0 ;
  wire \sum_V_12_reg_512[23]_i_9_n_0 ;
  wire \sum_V_12_reg_512[27]_i_2_n_0 ;
  wire \sum_V_12_reg_512[27]_i_3_n_0 ;
  wire \sum_V_12_reg_512[27]_i_4_n_0 ;
  wire \sum_V_12_reg_512[27]_i_5_n_0 ;
  wire \sum_V_12_reg_512[27]_i_6_n_0 ;
  wire \sum_V_12_reg_512[27]_i_7_n_0 ;
  wire \sum_V_12_reg_512[27]_i_8_n_0 ;
  wire \sum_V_12_reg_512[27]_i_9_n_0 ;
  wire \sum_V_12_reg_512[31]_i_1_n_0 ;
  wire \sum_V_12_reg_512[31]_i_3_n_0 ;
  wire \sum_V_12_reg_512[31]_i_4_n_0 ;
  wire \sum_V_12_reg_512[31]_i_5_n_0 ;
  wire \sum_V_12_reg_512[31]_i_6_n_0 ;
  wire \sum_V_12_reg_512[31]_i_7_n_0 ;
  wire \sum_V_12_reg_512[31]_i_8_n_0 ;
  wire \sum_V_12_reg_512[31]_i_9_n_0 ;
  wire \sum_V_12_reg_512[3]_i_2_n_0 ;
  wire \sum_V_12_reg_512[3]_i_3_n_0 ;
  wire \sum_V_12_reg_512[3]_i_4_n_0 ;
  wire \sum_V_12_reg_512[3]_i_5_n_0 ;
  wire \sum_V_12_reg_512[3]_i_6_n_0 ;
  wire \sum_V_12_reg_512[3]_i_7_n_0 ;
  wire \sum_V_12_reg_512[3]_i_8_n_0 ;
  wire \sum_V_12_reg_512[3]_i_9_n_0 ;
  wire \sum_V_12_reg_512[7]_i_2_n_0 ;
  wire \sum_V_12_reg_512[7]_i_3_n_0 ;
  wire \sum_V_12_reg_512[7]_i_4_n_0 ;
  wire \sum_V_12_reg_512[7]_i_5_n_0 ;
  wire \sum_V_12_reg_512[7]_i_6_n_0 ;
  wire \sum_V_12_reg_512[7]_i_7_n_0 ;
  wire \sum_V_12_reg_512[7]_i_8_n_0 ;
  wire \sum_V_12_reg_512[7]_i_9_n_0 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_0 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_1 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_2 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_3 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_4 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_5 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_6 ;
  wire \sum_V_12_reg_512_reg[11]_i_1_n_7 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_0 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_1 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_2 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_3 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_4 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_5 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_6 ;
  wire \sum_V_12_reg_512_reg[15]_i_1_n_7 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_0 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_1 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_2 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_3 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_4 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_5 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_6 ;
  wire \sum_V_12_reg_512_reg[19]_i_1_n_7 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_0 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_1 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_2 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_3 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_4 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_5 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_6 ;
  wire \sum_V_12_reg_512_reg[23]_i_1_n_7 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_0 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_1 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_2 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_3 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_4 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_5 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_6 ;
  wire \sum_V_12_reg_512_reg[27]_i_1_n_7 ;
  wire \sum_V_12_reg_512_reg[31]_i_2_n_1 ;
  wire \sum_V_12_reg_512_reg[31]_i_2_n_2 ;
  wire \sum_V_12_reg_512_reg[31]_i_2_n_3 ;
  wire \sum_V_12_reg_512_reg[31]_i_2_n_4 ;
  wire \sum_V_12_reg_512_reg[31]_i_2_n_5 ;
  wire \sum_V_12_reg_512_reg[31]_i_2_n_6 ;
  wire \sum_V_12_reg_512_reg[31]_i_2_n_7 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_0 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_1 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_2 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_3 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_4 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_5 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_6 ;
  wire \sum_V_12_reg_512_reg[3]_i_1_n_7 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_0 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_1 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_2 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_3 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_4 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_5 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_6 ;
  wire \sum_V_12_reg_512_reg[7]_i_1_n_7 ;
  wire [31:0]sum_V_14_reg_545;
  wire \sum_V_14_reg_545[11]_i_2_n_0 ;
  wire \sum_V_14_reg_545[11]_i_3_n_0 ;
  wire \sum_V_14_reg_545[11]_i_4_n_0 ;
  wire \sum_V_14_reg_545[11]_i_5_n_0 ;
  wire \sum_V_14_reg_545[11]_i_6_n_0 ;
  wire \sum_V_14_reg_545[11]_i_7_n_0 ;
  wire \sum_V_14_reg_545[11]_i_8_n_0 ;
  wire \sum_V_14_reg_545[11]_i_9_n_0 ;
  wire \sum_V_14_reg_545[15]_i_2_n_0 ;
  wire \sum_V_14_reg_545[15]_i_3_n_0 ;
  wire \sum_V_14_reg_545[15]_i_4_n_0 ;
  wire \sum_V_14_reg_545[15]_i_5_n_0 ;
  wire \sum_V_14_reg_545[15]_i_6_n_0 ;
  wire \sum_V_14_reg_545[15]_i_7_n_0 ;
  wire \sum_V_14_reg_545[15]_i_8_n_0 ;
  wire \sum_V_14_reg_545[15]_i_9_n_0 ;
  wire \sum_V_14_reg_545[19]_i_2_n_0 ;
  wire \sum_V_14_reg_545[19]_i_3_n_0 ;
  wire \sum_V_14_reg_545[19]_i_4_n_0 ;
  wire \sum_V_14_reg_545[19]_i_5_n_0 ;
  wire \sum_V_14_reg_545[19]_i_6_n_0 ;
  wire \sum_V_14_reg_545[19]_i_7_n_0 ;
  wire \sum_V_14_reg_545[19]_i_8_n_0 ;
  wire \sum_V_14_reg_545[19]_i_9_n_0 ;
  wire \sum_V_14_reg_545[23]_i_2_n_0 ;
  wire \sum_V_14_reg_545[23]_i_3_n_0 ;
  wire \sum_V_14_reg_545[23]_i_4_n_0 ;
  wire \sum_V_14_reg_545[23]_i_5_n_0 ;
  wire \sum_V_14_reg_545[23]_i_6_n_0 ;
  wire \sum_V_14_reg_545[23]_i_7_n_0 ;
  wire \sum_V_14_reg_545[23]_i_8_n_0 ;
  wire \sum_V_14_reg_545[23]_i_9_n_0 ;
  wire \sum_V_14_reg_545[27]_i_2_n_0 ;
  wire \sum_V_14_reg_545[27]_i_3_n_0 ;
  wire \sum_V_14_reg_545[27]_i_4_n_0 ;
  wire \sum_V_14_reg_545[27]_i_5_n_0 ;
  wire \sum_V_14_reg_545[27]_i_6_n_0 ;
  wire \sum_V_14_reg_545[27]_i_7_n_0 ;
  wire \sum_V_14_reg_545[27]_i_8_n_0 ;
  wire \sum_V_14_reg_545[27]_i_9_n_0 ;
  wire \sum_V_14_reg_545[31]_i_1_n_0 ;
  wire \sum_V_14_reg_545[31]_i_3_n_0 ;
  wire \sum_V_14_reg_545[31]_i_4_n_0 ;
  wire \sum_V_14_reg_545[31]_i_5_n_0 ;
  wire \sum_V_14_reg_545[31]_i_6_n_0 ;
  wire \sum_V_14_reg_545[31]_i_7_n_0 ;
  wire \sum_V_14_reg_545[31]_i_8_n_0 ;
  wire \sum_V_14_reg_545[31]_i_9_n_0 ;
  wire \sum_V_14_reg_545[3]_i_2_n_0 ;
  wire \sum_V_14_reg_545[3]_i_3_n_0 ;
  wire \sum_V_14_reg_545[3]_i_4_n_0 ;
  wire \sum_V_14_reg_545[3]_i_5_n_0 ;
  wire \sum_V_14_reg_545[3]_i_6_n_0 ;
  wire \sum_V_14_reg_545[3]_i_7_n_0 ;
  wire \sum_V_14_reg_545[3]_i_8_n_0 ;
  wire \sum_V_14_reg_545[3]_i_9_n_0 ;
  wire \sum_V_14_reg_545[7]_i_2_n_0 ;
  wire \sum_V_14_reg_545[7]_i_3_n_0 ;
  wire \sum_V_14_reg_545[7]_i_4_n_0 ;
  wire \sum_V_14_reg_545[7]_i_5_n_0 ;
  wire \sum_V_14_reg_545[7]_i_6_n_0 ;
  wire \sum_V_14_reg_545[7]_i_7_n_0 ;
  wire \sum_V_14_reg_545[7]_i_8_n_0 ;
  wire \sum_V_14_reg_545[7]_i_9_n_0 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_0 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_1 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_2 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_3 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_4 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_5 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_6 ;
  wire \sum_V_14_reg_545_reg[11]_i_1_n_7 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_0 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_1 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_2 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_3 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_4 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_5 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_6 ;
  wire \sum_V_14_reg_545_reg[15]_i_1_n_7 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_0 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_1 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_2 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_3 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_4 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_5 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_6 ;
  wire \sum_V_14_reg_545_reg[19]_i_1_n_7 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_0 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_1 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_2 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_3 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_4 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_5 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_6 ;
  wire \sum_V_14_reg_545_reg[23]_i_1_n_7 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_0 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_1 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_2 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_3 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_4 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_5 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_6 ;
  wire \sum_V_14_reg_545_reg[27]_i_1_n_7 ;
  wire \sum_V_14_reg_545_reg[31]_i_2_n_1 ;
  wire \sum_V_14_reg_545_reg[31]_i_2_n_2 ;
  wire \sum_V_14_reg_545_reg[31]_i_2_n_3 ;
  wire \sum_V_14_reg_545_reg[31]_i_2_n_4 ;
  wire \sum_V_14_reg_545_reg[31]_i_2_n_5 ;
  wire \sum_V_14_reg_545_reg[31]_i_2_n_6 ;
  wire \sum_V_14_reg_545_reg[31]_i_2_n_7 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_0 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_1 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_2 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_3 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_4 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_5 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_6 ;
  wire \sum_V_14_reg_545_reg[3]_i_1_n_7 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_0 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_1 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_2 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_3 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_4 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_5 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_6 ;
  wire \sum_V_14_reg_545_reg[7]_i_1_n_7 ;
  wire \sum_V_16_reg_578[11]_i_2_n_0 ;
  wire \sum_V_16_reg_578[11]_i_3_n_0 ;
  wire \sum_V_16_reg_578[11]_i_4_n_0 ;
  wire \sum_V_16_reg_578[11]_i_5_n_0 ;
  wire \sum_V_16_reg_578[11]_i_6_n_0 ;
  wire \sum_V_16_reg_578[11]_i_7_n_0 ;
  wire \sum_V_16_reg_578[11]_i_8_n_0 ;
  wire \sum_V_16_reg_578[11]_i_9_n_0 ;
  wire \sum_V_16_reg_578[15]_i_2_n_0 ;
  wire \sum_V_16_reg_578[15]_i_3_n_0 ;
  wire \sum_V_16_reg_578[15]_i_4_n_0 ;
  wire \sum_V_16_reg_578[15]_i_5_n_0 ;
  wire \sum_V_16_reg_578[15]_i_6_n_0 ;
  wire \sum_V_16_reg_578[15]_i_7_n_0 ;
  wire \sum_V_16_reg_578[15]_i_8_n_0 ;
  wire \sum_V_16_reg_578[15]_i_9_n_0 ;
  wire \sum_V_16_reg_578[19]_i_2_n_0 ;
  wire \sum_V_16_reg_578[19]_i_3_n_0 ;
  wire \sum_V_16_reg_578[19]_i_4_n_0 ;
  wire \sum_V_16_reg_578[19]_i_5_n_0 ;
  wire \sum_V_16_reg_578[19]_i_6_n_0 ;
  wire \sum_V_16_reg_578[19]_i_7_n_0 ;
  wire \sum_V_16_reg_578[19]_i_8_n_0 ;
  wire \sum_V_16_reg_578[19]_i_9_n_0 ;
  wire \sum_V_16_reg_578[23]_i_2_n_0 ;
  wire \sum_V_16_reg_578[23]_i_3_n_0 ;
  wire \sum_V_16_reg_578[23]_i_4_n_0 ;
  wire \sum_V_16_reg_578[23]_i_5_n_0 ;
  wire \sum_V_16_reg_578[23]_i_6_n_0 ;
  wire \sum_V_16_reg_578[23]_i_7_n_0 ;
  wire \sum_V_16_reg_578[23]_i_8_n_0 ;
  wire \sum_V_16_reg_578[23]_i_9_n_0 ;
  wire \sum_V_16_reg_578[27]_i_2_n_0 ;
  wire \sum_V_16_reg_578[27]_i_3_n_0 ;
  wire \sum_V_16_reg_578[27]_i_4_n_0 ;
  wire \sum_V_16_reg_578[27]_i_5_n_0 ;
  wire \sum_V_16_reg_578[27]_i_6_n_0 ;
  wire \sum_V_16_reg_578[27]_i_7_n_0 ;
  wire \sum_V_16_reg_578[27]_i_8_n_0 ;
  wire \sum_V_16_reg_578[27]_i_9_n_0 ;
  wire \sum_V_16_reg_578[31]_i_3_n_0 ;
  wire \sum_V_16_reg_578[31]_i_4_n_0 ;
  wire \sum_V_16_reg_578[31]_i_5_n_0 ;
  wire \sum_V_16_reg_578[31]_i_6_n_0 ;
  wire \sum_V_16_reg_578[31]_i_7_n_0 ;
  wire \sum_V_16_reg_578[31]_i_8_n_0 ;
  wire \sum_V_16_reg_578[31]_i_9_n_0 ;
  wire \sum_V_16_reg_578[3]_i_2_n_0 ;
  wire \sum_V_16_reg_578[3]_i_3_n_0 ;
  wire \sum_V_16_reg_578[3]_i_4_n_0 ;
  wire \sum_V_16_reg_578[3]_i_5_n_0 ;
  wire \sum_V_16_reg_578[3]_i_6_n_0 ;
  wire \sum_V_16_reg_578[3]_i_7_n_0 ;
  wire \sum_V_16_reg_578[3]_i_8_n_0 ;
  wire \sum_V_16_reg_578[3]_i_9_n_0 ;
  wire \sum_V_16_reg_578[7]_i_2_n_0 ;
  wire \sum_V_16_reg_578[7]_i_3_n_0 ;
  wire \sum_V_16_reg_578[7]_i_4_n_0 ;
  wire \sum_V_16_reg_578[7]_i_5_n_0 ;
  wire \sum_V_16_reg_578[7]_i_6_n_0 ;
  wire \sum_V_16_reg_578[7]_i_7_n_0 ;
  wire \sum_V_16_reg_578[7]_i_8_n_0 ;
  wire \sum_V_16_reg_578[7]_i_9_n_0 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_0 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_1 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_2 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_3 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_4 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_5 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_6 ;
  wire \sum_V_16_reg_578_reg[11]_i_1_n_7 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_0 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_1 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_2 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_3 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_4 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_5 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_6 ;
  wire \sum_V_16_reg_578_reg[15]_i_1_n_7 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_0 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_1 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_2 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_3 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_4 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_5 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_6 ;
  wire \sum_V_16_reg_578_reg[19]_i_1_n_7 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_0 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_1 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_2 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_3 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_4 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_5 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_6 ;
  wire \sum_V_16_reg_578_reg[23]_i_1_n_7 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_0 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_1 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_2 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_3 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_4 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_5 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_6 ;
  wire \sum_V_16_reg_578_reg[27]_i_1_n_7 ;
  wire \sum_V_16_reg_578_reg[31]_i_2_n_1 ;
  wire \sum_V_16_reg_578_reg[31]_i_2_n_2 ;
  wire \sum_V_16_reg_578_reg[31]_i_2_n_3 ;
  wire \sum_V_16_reg_578_reg[31]_i_2_n_4 ;
  wire \sum_V_16_reg_578_reg[31]_i_2_n_5 ;
  wire \sum_V_16_reg_578_reg[31]_i_2_n_6 ;
  wire \sum_V_16_reg_578_reg[31]_i_2_n_7 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_0 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_1 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_2 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_3 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_4 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_5 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_6 ;
  wire \sum_V_16_reg_578_reg[3]_i_1_n_7 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_0 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_1 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_2 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_3 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_4 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_5 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_6 ;
  wire \sum_V_16_reg_578_reg[7]_i_1_n_7 ;
  wire \sum_V_16_reg_578_reg_n_0_[0] ;
  wire \sum_V_16_reg_578_reg_n_0_[16] ;
  wire \sum_V_16_reg_578_reg_n_0_[17] ;
  wire \sum_V_16_reg_578_reg_n_0_[18] ;
  wire \sum_V_16_reg_578_reg_n_0_[19] ;
  wire \sum_V_16_reg_578_reg_n_0_[1] ;
  wire \sum_V_16_reg_578_reg_n_0_[20] ;
  wire \sum_V_16_reg_578_reg_n_0_[21] ;
  wire \sum_V_16_reg_578_reg_n_0_[22] ;
  wire \sum_V_16_reg_578_reg_n_0_[23] ;
  wire \sum_V_16_reg_578_reg_n_0_[24] ;
  wire \sum_V_16_reg_578_reg_n_0_[25] ;
  wire \sum_V_16_reg_578_reg_n_0_[26] ;
  wire \sum_V_16_reg_578_reg_n_0_[27] ;
  wire \sum_V_16_reg_578_reg_n_0_[28] ;
  wire \sum_V_16_reg_578_reg_n_0_[29] ;
  wire \sum_V_16_reg_578_reg_n_0_[2] ;
  wire \sum_V_16_reg_578_reg_n_0_[30] ;
  wire \sum_V_16_reg_578_reg_n_0_[31] ;
  wire \sum_V_16_reg_578_reg_n_0_[3] ;
  wire \sum_V_16_reg_578_reg_n_0_[4] ;
  wire \sum_V_16_reg_578_reg_n_0_[5] ;
  wire \sum_V_16_reg_578_reg_n_0_[6] ;
  wire \sum_V_16_reg_578_reg_n_0_[7] ;
  wire \sum_V_1_reg_326[0]_i_10_n_0 ;
  wire \sum_V_1_reg_326[0]_i_1_n_0 ;
  wire \sum_V_1_reg_326[0]_i_3_n_0 ;
  wire \sum_V_1_reg_326[0]_i_4_n_0 ;
  wire \sum_V_1_reg_326[0]_i_5_n_0 ;
  wire \sum_V_1_reg_326[0]_i_6_n_0 ;
  wire \sum_V_1_reg_326[0]_i_7_n_0 ;
  wire \sum_V_1_reg_326[0]_i_8_n_0 ;
  wire \sum_V_1_reg_326[0]_i_9_n_0 ;
  wire \sum_V_1_reg_326[12]_i_2_n_0 ;
  wire \sum_V_1_reg_326[12]_i_3_n_0 ;
  wire \sum_V_1_reg_326[12]_i_4_n_0 ;
  wire \sum_V_1_reg_326[12]_i_5_n_0 ;
  wire \sum_V_1_reg_326[16]_i_2_n_0 ;
  wire \sum_V_1_reg_326[16]_i_3_n_0 ;
  wire \sum_V_1_reg_326[16]_i_4_n_0 ;
  wire \sum_V_1_reg_326[16]_i_5_n_0 ;
  wire \sum_V_1_reg_326[20]_i_2_n_0 ;
  wire \sum_V_1_reg_326[20]_i_3_n_0 ;
  wire \sum_V_1_reg_326[20]_i_4_n_0 ;
  wire \sum_V_1_reg_326[20]_i_5_n_0 ;
  wire \sum_V_1_reg_326[24]_i_2_n_0 ;
  wire \sum_V_1_reg_326[24]_i_3_n_0 ;
  wire \sum_V_1_reg_326[24]_i_4_n_0 ;
  wire \sum_V_1_reg_326[24]_i_5_n_0 ;
  wire \sum_V_1_reg_326[28]_i_2_n_0 ;
  wire \sum_V_1_reg_326[28]_i_3_n_0 ;
  wire \sum_V_1_reg_326[28]_i_4_n_0 ;
  wire \sum_V_1_reg_326[28]_i_5_n_0 ;
  wire \sum_V_1_reg_326[4]_i_2_n_0 ;
  wire \sum_V_1_reg_326[4]_i_3_n_0 ;
  wire \sum_V_1_reg_326[4]_i_4_n_0 ;
  wire \sum_V_1_reg_326[4]_i_5_n_0 ;
  wire \sum_V_1_reg_326[4]_i_6_n_0 ;
  wire \sum_V_1_reg_326[4]_i_7_n_0 ;
  wire \sum_V_1_reg_326[4]_i_8_n_0 ;
  wire \sum_V_1_reg_326[4]_i_9_n_0 ;
  wire \sum_V_1_reg_326[8]_i_2_n_0 ;
  wire \sum_V_1_reg_326[8]_i_3_n_0 ;
  wire \sum_V_1_reg_326[8]_i_4_n_0 ;
  wire \sum_V_1_reg_326[8]_i_5_n_0 ;
  wire \sum_V_1_reg_326[8]_i_6_n_0 ;
  wire [31:0]sum_V_1_reg_326_reg;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_0 ;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_1 ;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_2 ;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_3 ;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_4 ;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_5 ;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_6 ;
  wire \sum_V_1_reg_326_reg[0]_i_2_n_7 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_0 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_1 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_2 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_3 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_4 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_5 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_6 ;
  wire \sum_V_1_reg_326_reg[12]_i_1_n_7 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_0 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_1 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_2 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_3 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_4 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_5 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_6 ;
  wire \sum_V_1_reg_326_reg[16]_i_1_n_7 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_0 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_1 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_2 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_3 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_4 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_5 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_6 ;
  wire \sum_V_1_reg_326_reg[20]_i_1_n_7 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_0 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_1 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_2 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_3 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_4 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_5 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_6 ;
  wire \sum_V_1_reg_326_reg[24]_i_1_n_7 ;
  wire \sum_V_1_reg_326_reg[28]_i_1_n_1 ;
  wire \sum_V_1_reg_326_reg[28]_i_1_n_2 ;
  wire \sum_V_1_reg_326_reg[28]_i_1_n_3 ;
  wire \sum_V_1_reg_326_reg[28]_i_1_n_4 ;
  wire \sum_V_1_reg_326_reg[28]_i_1_n_5 ;
  wire \sum_V_1_reg_326_reg[28]_i_1_n_6 ;
  wire \sum_V_1_reg_326_reg[28]_i_1_n_7 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_0 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_1 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_2 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_3 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_4 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_5 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_6 ;
  wire \sum_V_1_reg_326_reg[4]_i_1_n_7 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_0 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_1 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_2 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_3 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_4 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_5 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_6 ;
  wire \sum_V_1_reg_326_reg[8]_i_1_n_7 ;
  wire [31:0]sum_V_2_reg_358;
  wire \sum_V_2_reg_358[11]_i_2_n_0 ;
  wire \sum_V_2_reg_358[11]_i_3_n_0 ;
  wire \sum_V_2_reg_358[11]_i_4_n_0 ;
  wire \sum_V_2_reg_358[11]_i_5_n_0 ;
  wire \sum_V_2_reg_358[11]_i_6_n_0 ;
  wire \sum_V_2_reg_358[11]_i_7_n_0 ;
  wire \sum_V_2_reg_358[11]_i_8_n_0 ;
  wire \sum_V_2_reg_358[11]_i_9_n_0 ;
  wire \sum_V_2_reg_358[15]_i_2_n_0 ;
  wire \sum_V_2_reg_358[15]_i_3_n_0 ;
  wire \sum_V_2_reg_358[15]_i_4_n_0 ;
  wire \sum_V_2_reg_358[15]_i_5_n_0 ;
  wire \sum_V_2_reg_358[15]_i_6_n_0 ;
  wire \sum_V_2_reg_358[15]_i_7_n_0 ;
  wire \sum_V_2_reg_358[15]_i_8_n_0 ;
  wire \sum_V_2_reg_358[15]_i_9_n_0 ;
  wire \sum_V_2_reg_358[19]_i_2_n_0 ;
  wire \sum_V_2_reg_358[19]_i_3_n_0 ;
  wire \sum_V_2_reg_358[19]_i_4_n_0 ;
  wire \sum_V_2_reg_358[19]_i_5_n_0 ;
  wire \sum_V_2_reg_358[19]_i_6_n_0 ;
  wire \sum_V_2_reg_358[19]_i_7_n_0 ;
  wire \sum_V_2_reg_358[19]_i_8_n_0 ;
  wire \sum_V_2_reg_358[19]_i_9_n_0 ;
  wire \sum_V_2_reg_358[23]_i_2_n_0 ;
  wire \sum_V_2_reg_358[23]_i_3_n_0 ;
  wire \sum_V_2_reg_358[23]_i_4_n_0 ;
  wire \sum_V_2_reg_358[23]_i_5_n_0 ;
  wire \sum_V_2_reg_358[23]_i_6_n_0 ;
  wire \sum_V_2_reg_358[23]_i_7_n_0 ;
  wire \sum_V_2_reg_358[23]_i_8_n_0 ;
  wire \sum_V_2_reg_358[23]_i_9_n_0 ;
  wire \sum_V_2_reg_358[27]_i_2_n_0 ;
  wire \sum_V_2_reg_358[27]_i_3_n_0 ;
  wire \sum_V_2_reg_358[27]_i_4_n_0 ;
  wire \sum_V_2_reg_358[27]_i_5_n_0 ;
  wire \sum_V_2_reg_358[27]_i_6_n_0 ;
  wire \sum_V_2_reg_358[27]_i_7_n_0 ;
  wire \sum_V_2_reg_358[27]_i_8_n_0 ;
  wire \sum_V_2_reg_358[27]_i_9_n_0 ;
  wire \sum_V_2_reg_358[31]_i_1_n_0 ;
  wire \sum_V_2_reg_358[31]_i_3_n_0 ;
  wire \sum_V_2_reg_358[31]_i_4_n_0 ;
  wire \sum_V_2_reg_358[31]_i_5_n_0 ;
  wire \sum_V_2_reg_358[31]_i_6_n_0 ;
  wire \sum_V_2_reg_358[31]_i_7_n_0 ;
  wire \sum_V_2_reg_358[31]_i_8_n_0 ;
  wire \sum_V_2_reg_358[31]_i_9_n_0 ;
  wire \sum_V_2_reg_358[3]_i_2_n_0 ;
  wire \sum_V_2_reg_358[3]_i_3_n_0 ;
  wire \sum_V_2_reg_358[3]_i_4_n_0 ;
  wire \sum_V_2_reg_358[3]_i_5_n_0 ;
  wire \sum_V_2_reg_358[3]_i_6_n_0 ;
  wire \sum_V_2_reg_358[3]_i_7_n_0 ;
  wire \sum_V_2_reg_358[3]_i_8_n_0 ;
  wire \sum_V_2_reg_358[3]_i_9_n_0 ;
  wire \sum_V_2_reg_358[7]_i_2_n_0 ;
  wire \sum_V_2_reg_358[7]_i_3_n_0 ;
  wire \sum_V_2_reg_358[7]_i_4_n_0 ;
  wire \sum_V_2_reg_358[7]_i_5_n_0 ;
  wire \sum_V_2_reg_358[7]_i_6_n_0 ;
  wire \sum_V_2_reg_358[7]_i_7_n_0 ;
  wire \sum_V_2_reg_358[7]_i_8_n_0 ;
  wire \sum_V_2_reg_358[7]_i_9_n_0 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_0 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_1 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_2 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_3 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_4 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_5 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_6 ;
  wire \sum_V_2_reg_358_reg[11]_i_1_n_7 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_0 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_1 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_2 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_3 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_4 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_5 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_6 ;
  wire \sum_V_2_reg_358_reg[15]_i_1_n_7 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_0 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_1 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_2 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_3 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_4 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_5 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_6 ;
  wire \sum_V_2_reg_358_reg[19]_i_1_n_7 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_0 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_1 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_2 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_3 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_4 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_5 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_6 ;
  wire \sum_V_2_reg_358_reg[23]_i_1_n_7 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_0 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_1 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_2 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_3 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_4 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_5 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_6 ;
  wire \sum_V_2_reg_358_reg[27]_i_1_n_7 ;
  wire \sum_V_2_reg_358_reg[31]_i_2_n_1 ;
  wire \sum_V_2_reg_358_reg[31]_i_2_n_2 ;
  wire \sum_V_2_reg_358_reg[31]_i_2_n_3 ;
  wire \sum_V_2_reg_358_reg[31]_i_2_n_4 ;
  wire \sum_V_2_reg_358_reg[31]_i_2_n_5 ;
  wire \sum_V_2_reg_358_reg[31]_i_2_n_6 ;
  wire \sum_V_2_reg_358_reg[31]_i_2_n_7 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_0 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_1 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_2 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_3 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_4 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_5 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_6 ;
  wire \sum_V_2_reg_358_reg[3]_i_1_n_7 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_0 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_1 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_2 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_3 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_4 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_5 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_6 ;
  wire \sum_V_2_reg_358_reg[7]_i_1_n_7 ;
  wire [31:0]sum_V_3_reg_391;
  wire \sum_V_3_reg_391[11]_i_2_n_0 ;
  wire \sum_V_3_reg_391[11]_i_3_n_0 ;
  wire \sum_V_3_reg_391[11]_i_4_n_0 ;
  wire \sum_V_3_reg_391[11]_i_5_n_0 ;
  wire \sum_V_3_reg_391[11]_i_6_n_0 ;
  wire \sum_V_3_reg_391[11]_i_7_n_0 ;
  wire \sum_V_3_reg_391[11]_i_8_n_0 ;
  wire \sum_V_3_reg_391[11]_i_9_n_0 ;
  wire \sum_V_3_reg_391[15]_i_2_n_0 ;
  wire \sum_V_3_reg_391[15]_i_3_n_0 ;
  wire \sum_V_3_reg_391[15]_i_4_n_0 ;
  wire \sum_V_3_reg_391[15]_i_5_n_0 ;
  wire \sum_V_3_reg_391[15]_i_6_n_0 ;
  wire \sum_V_3_reg_391[15]_i_7_n_0 ;
  wire \sum_V_3_reg_391[15]_i_8_n_0 ;
  wire \sum_V_3_reg_391[15]_i_9_n_0 ;
  wire \sum_V_3_reg_391[19]_i_2_n_0 ;
  wire \sum_V_3_reg_391[19]_i_3_n_0 ;
  wire \sum_V_3_reg_391[19]_i_4_n_0 ;
  wire \sum_V_3_reg_391[19]_i_5_n_0 ;
  wire \sum_V_3_reg_391[19]_i_6_n_0 ;
  wire \sum_V_3_reg_391[19]_i_7_n_0 ;
  wire \sum_V_3_reg_391[19]_i_8_n_0 ;
  wire \sum_V_3_reg_391[19]_i_9_n_0 ;
  wire \sum_V_3_reg_391[23]_i_2_n_0 ;
  wire \sum_V_3_reg_391[23]_i_3_n_0 ;
  wire \sum_V_3_reg_391[23]_i_4_n_0 ;
  wire \sum_V_3_reg_391[23]_i_5_n_0 ;
  wire \sum_V_3_reg_391[23]_i_6_n_0 ;
  wire \sum_V_3_reg_391[23]_i_7_n_0 ;
  wire \sum_V_3_reg_391[23]_i_8_n_0 ;
  wire \sum_V_3_reg_391[23]_i_9_n_0 ;
  wire \sum_V_3_reg_391[27]_i_2_n_0 ;
  wire \sum_V_3_reg_391[27]_i_3_n_0 ;
  wire \sum_V_3_reg_391[27]_i_4_n_0 ;
  wire \sum_V_3_reg_391[27]_i_5_n_0 ;
  wire \sum_V_3_reg_391[27]_i_6_n_0 ;
  wire \sum_V_3_reg_391[27]_i_7_n_0 ;
  wire \sum_V_3_reg_391[27]_i_8_n_0 ;
  wire \sum_V_3_reg_391[27]_i_9_n_0 ;
  wire \sum_V_3_reg_391[31]_i_1_n_0 ;
  wire \sum_V_3_reg_391[31]_i_3_n_0 ;
  wire \sum_V_3_reg_391[31]_i_4_n_0 ;
  wire \sum_V_3_reg_391[31]_i_5_n_0 ;
  wire \sum_V_3_reg_391[31]_i_6_n_0 ;
  wire \sum_V_3_reg_391[31]_i_7_n_0 ;
  wire \sum_V_3_reg_391[31]_i_8_n_0 ;
  wire \sum_V_3_reg_391[31]_i_9_n_0 ;
  wire \sum_V_3_reg_391[3]_i_2_n_0 ;
  wire \sum_V_3_reg_391[3]_i_3_n_0 ;
  wire \sum_V_3_reg_391[3]_i_4_n_0 ;
  wire \sum_V_3_reg_391[3]_i_5_n_0 ;
  wire \sum_V_3_reg_391[3]_i_6_n_0 ;
  wire \sum_V_3_reg_391[3]_i_7_n_0 ;
  wire \sum_V_3_reg_391[3]_i_8_n_0 ;
  wire \sum_V_3_reg_391[3]_i_9_n_0 ;
  wire \sum_V_3_reg_391[7]_i_2_n_0 ;
  wire \sum_V_3_reg_391[7]_i_3_n_0 ;
  wire \sum_V_3_reg_391[7]_i_4_n_0 ;
  wire \sum_V_3_reg_391[7]_i_5_n_0 ;
  wire \sum_V_3_reg_391[7]_i_6_n_0 ;
  wire \sum_V_3_reg_391[7]_i_7_n_0 ;
  wire \sum_V_3_reg_391[7]_i_8_n_0 ;
  wire \sum_V_3_reg_391[7]_i_9_n_0 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_0 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_1 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_2 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_3 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_4 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_5 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_6 ;
  wire \sum_V_3_reg_391_reg[11]_i_1_n_7 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_0 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_1 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_2 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_3 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_4 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_5 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_6 ;
  wire \sum_V_3_reg_391_reg[15]_i_1_n_7 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_0 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_1 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_2 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_3 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_4 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_5 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_6 ;
  wire \sum_V_3_reg_391_reg[19]_i_1_n_7 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_0 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_1 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_2 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_3 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_4 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_5 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_6 ;
  wire \sum_V_3_reg_391_reg[23]_i_1_n_7 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_0 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_1 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_2 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_3 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_4 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_5 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_6 ;
  wire \sum_V_3_reg_391_reg[27]_i_1_n_7 ;
  wire \sum_V_3_reg_391_reg[31]_i_2_n_1 ;
  wire \sum_V_3_reg_391_reg[31]_i_2_n_2 ;
  wire \sum_V_3_reg_391_reg[31]_i_2_n_3 ;
  wire \sum_V_3_reg_391_reg[31]_i_2_n_4 ;
  wire \sum_V_3_reg_391_reg[31]_i_2_n_5 ;
  wire \sum_V_3_reg_391_reg[31]_i_2_n_6 ;
  wire \sum_V_3_reg_391_reg[31]_i_2_n_7 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_0 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_1 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_2 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_3 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_4 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_5 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_6 ;
  wire \sum_V_3_reg_391_reg[3]_i_1_n_7 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_0 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_1 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_2 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_3 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_4 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_5 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_6 ;
  wire \sum_V_3_reg_391_reg[7]_i_1_n_7 ;
  wire [31:0]sum_V_5_reg_424;
  wire \sum_V_5_reg_424[11]_i_2_n_0 ;
  wire \sum_V_5_reg_424[11]_i_3_n_0 ;
  wire \sum_V_5_reg_424[11]_i_4_n_0 ;
  wire \sum_V_5_reg_424[11]_i_5_n_0 ;
  wire \sum_V_5_reg_424[11]_i_6_n_0 ;
  wire \sum_V_5_reg_424[11]_i_7_n_0 ;
  wire \sum_V_5_reg_424[11]_i_8_n_0 ;
  wire \sum_V_5_reg_424[11]_i_9_n_0 ;
  wire \sum_V_5_reg_424[15]_i_2_n_0 ;
  wire \sum_V_5_reg_424[15]_i_3_n_0 ;
  wire \sum_V_5_reg_424[15]_i_4_n_0 ;
  wire \sum_V_5_reg_424[15]_i_5_n_0 ;
  wire \sum_V_5_reg_424[15]_i_6_n_0 ;
  wire \sum_V_5_reg_424[15]_i_7_n_0 ;
  wire \sum_V_5_reg_424[15]_i_8_n_0 ;
  wire \sum_V_5_reg_424[15]_i_9_n_0 ;
  wire \sum_V_5_reg_424[19]_i_2_n_0 ;
  wire \sum_V_5_reg_424[19]_i_3_n_0 ;
  wire \sum_V_5_reg_424[19]_i_4_n_0 ;
  wire \sum_V_5_reg_424[19]_i_5_n_0 ;
  wire \sum_V_5_reg_424[19]_i_6_n_0 ;
  wire \sum_V_5_reg_424[19]_i_7_n_0 ;
  wire \sum_V_5_reg_424[19]_i_8_n_0 ;
  wire \sum_V_5_reg_424[19]_i_9_n_0 ;
  wire \sum_V_5_reg_424[23]_i_2_n_0 ;
  wire \sum_V_5_reg_424[23]_i_3_n_0 ;
  wire \sum_V_5_reg_424[23]_i_4_n_0 ;
  wire \sum_V_5_reg_424[23]_i_5_n_0 ;
  wire \sum_V_5_reg_424[23]_i_6_n_0 ;
  wire \sum_V_5_reg_424[23]_i_7_n_0 ;
  wire \sum_V_5_reg_424[23]_i_8_n_0 ;
  wire \sum_V_5_reg_424[23]_i_9_n_0 ;
  wire \sum_V_5_reg_424[27]_i_2_n_0 ;
  wire \sum_V_5_reg_424[27]_i_3_n_0 ;
  wire \sum_V_5_reg_424[27]_i_4_n_0 ;
  wire \sum_V_5_reg_424[27]_i_5_n_0 ;
  wire \sum_V_5_reg_424[27]_i_6_n_0 ;
  wire \sum_V_5_reg_424[27]_i_7_n_0 ;
  wire \sum_V_5_reg_424[27]_i_8_n_0 ;
  wire \sum_V_5_reg_424[27]_i_9_n_0 ;
  wire \sum_V_5_reg_424[31]_i_1_n_0 ;
  wire \sum_V_5_reg_424[31]_i_3_n_0 ;
  wire \sum_V_5_reg_424[31]_i_4_n_0 ;
  wire \sum_V_5_reg_424[31]_i_5_n_0 ;
  wire \sum_V_5_reg_424[31]_i_6_n_0 ;
  wire \sum_V_5_reg_424[31]_i_7_n_0 ;
  wire \sum_V_5_reg_424[31]_i_8_n_0 ;
  wire \sum_V_5_reg_424[31]_i_9_n_0 ;
  wire \sum_V_5_reg_424[3]_i_2_n_0 ;
  wire \sum_V_5_reg_424[3]_i_3_n_0 ;
  wire \sum_V_5_reg_424[3]_i_4_n_0 ;
  wire \sum_V_5_reg_424[3]_i_5_n_0 ;
  wire \sum_V_5_reg_424[3]_i_6_n_0 ;
  wire \sum_V_5_reg_424[3]_i_7_n_0 ;
  wire \sum_V_5_reg_424[3]_i_8_n_0 ;
  wire \sum_V_5_reg_424[3]_i_9_n_0 ;
  wire \sum_V_5_reg_424[7]_i_2_n_0 ;
  wire \sum_V_5_reg_424[7]_i_3_n_0 ;
  wire \sum_V_5_reg_424[7]_i_4_n_0 ;
  wire \sum_V_5_reg_424[7]_i_5_n_0 ;
  wire \sum_V_5_reg_424[7]_i_6_n_0 ;
  wire \sum_V_5_reg_424[7]_i_7_n_0 ;
  wire \sum_V_5_reg_424[7]_i_8_n_0 ;
  wire \sum_V_5_reg_424[7]_i_9_n_0 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_0 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_1 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_2 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_3 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_4 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_5 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_6 ;
  wire \sum_V_5_reg_424_reg[11]_i_1_n_7 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_0 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_1 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_2 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_3 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_4 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_5 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_6 ;
  wire \sum_V_5_reg_424_reg[15]_i_1_n_7 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_0 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_1 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_2 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_3 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_4 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_5 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_6 ;
  wire \sum_V_5_reg_424_reg[19]_i_1_n_7 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_0 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_1 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_2 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_3 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_4 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_5 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_6 ;
  wire \sum_V_5_reg_424_reg[23]_i_1_n_7 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_0 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_1 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_2 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_3 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_4 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_5 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_6 ;
  wire \sum_V_5_reg_424_reg[27]_i_1_n_7 ;
  wire \sum_V_5_reg_424_reg[31]_i_2_n_1 ;
  wire \sum_V_5_reg_424_reg[31]_i_2_n_2 ;
  wire \sum_V_5_reg_424_reg[31]_i_2_n_3 ;
  wire \sum_V_5_reg_424_reg[31]_i_2_n_4 ;
  wire \sum_V_5_reg_424_reg[31]_i_2_n_5 ;
  wire \sum_V_5_reg_424_reg[31]_i_2_n_6 ;
  wire \sum_V_5_reg_424_reg[31]_i_2_n_7 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_0 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_1 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_2 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_3 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_4 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_5 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_6 ;
  wire \sum_V_5_reg_424_reg[3]_i_1_n_7 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_0 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_1 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_2 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_3 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_4 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_5 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_6 ;
  wire \sum_V_5_reg_424_reg[7]_i_1_n_7 ;
  wire [31:0]sum_V_7_reg_457;
  wire [7:0]tmp_s_fu_2581_p4;
  wire [15:0]trunc_ln93_1_fu_1211_p1;
  wire [15:0]trunc_ln93_2_fu_1420_p1;
  wire [15:0]trunc_ln93_3_fu_1604_p1;
  wire [0:0]trunc_ln93_4_fu_1788_p1;
  wire [15:1]trunc_ln93_4_fu_1788_p1__0;
  wire [15:0]trunc_ln93_5_fu_1973_p1;
  wire [15:0]trunc_ln93_6_fu_2161_p1;
  wire [15:0]trunc_ln93_7_fu_2345_p1;
  wire [2:0]trunc_ln93_8_fu_2533_p1;
  wire [15:3]trunc_ln93_8_fu_2533_p1__0;
  wire [1:0]trunc_ln93_fu_1033_p1;
  wire [15:2]trunc_ln93_fu_1033_p1__0;
  wire [16:1]\^weights_Addr_A ;
  wire \weights_Addr_A[10]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[10]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[10]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[11]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[11]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[11]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[12]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[12]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[12]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[13]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[13]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[13]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[14]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[14]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[14]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[15]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[15]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[15]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_4_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_5_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_6_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_7_n_0 ;
  wire \weights_Addr_A[16]_INST_0_i_8_n_0 ;
  wire \weights_Addr_A[1]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[1]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[1]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[2]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[2]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[2]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[3]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[3]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[3]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[4]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[4]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[4]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[5]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[5]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[5]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[6]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[6]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[6]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[7]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[7]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[7]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[8]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[8]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[8]_INST_0_i_3_n_0 ;
  wire \weights_Addr_A[9]_INST_0_i_1_n_0 ;
  wire \weights_Addr_A[9]_INST_0_i_2_n_0 ;
  wire \weights_Addr_A[9]_INST_0_i_3_n_0 ;
  wire [15:0]weights_Dout_A;
  wire weights_EN_A;
  wire [31:0]width;
  wire [31:0]width_read_reg_2818;
  wire [3:2]\NLW_add_ln52_reg_2918_reg[95]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln52_reg_2918_reg[95]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_1_reg_3077_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_1_reg_3077_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_2_reg_3129_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_2_reg_3129_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_3_reg_3167_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_3_reg_3167_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_4_reg_3205_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_4_reg_3205_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_5_reg_3233_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_5_reg_3233_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_6_reg_3275_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_6_reg_3275_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_7_reg_3313_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_7_reg_3313_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_8_reg_3355_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_8_reg_3355_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_reg_3039_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_reg_3039_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_bias_Addr_B[30]_INST_0_CO_UNCONNECTED ;
  wire [3:2]\NLW_bias_Addr_B[30]_INST_0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_156_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_fu_156_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_iw_reg_3092_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_iw_reg_3092_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_1_reg_3087_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lshr_ln93_1_reg_3087_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_lshr_ln93_1_reg_3087_reg[15]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_lshr_ln93_1_reg_3087_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_2_reg_3139_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_2_reg_3139_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_lshr_ln93_3_reg_3210_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_3_reg_3210_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_3_reg_3210_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_4_reg_3177_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lshr_ln93_4_reg_3177_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_lshr_ln93_4_reg_3177_reg[15]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_lshr_ln93_4_reg_3177_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_5_reg_3243_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lshr_ln93_5_reg_3243_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_lshr_ln93_5_reg_3243_reg[15]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_lshr_ln93_5_reg_3243_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_6_reg_3285_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_6_reg_3285_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_7_reg_3323_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lshr_ln93_7_reg_3323_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_lshr_ln93_7_reg_3323_reg[15]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_lshr_ln93_7_reg_3323_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_lshr_ln93_8_reg_3365_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_lshr_ln93_8_reg_3365_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln93_8_reg_3365_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_lshr_ln_reg_3049_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_lshr_ln_reg_3049_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_lshr_ln_reg_3049_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_rev134_reg_2910_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rev134_reg_2910_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rev134_reg_2910_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_rev134_reg_2910_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_rev134_reg_2910_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_rev134_reg_2910_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_rev134_reg_2910_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_rev134_reg_2910_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_rev138_reg_3097_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_rev138_reg_3097_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rev138_reg_3097_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_rev138_reg_3097_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_rev138_reg_3097_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_rev138_reg_3097_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_4_reg_2988_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_4_reg_2988_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln56_4_reg_2988_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln56_4_reg_2988_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_4_reg_2988_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_4_reg_2988_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_select_ln56_5_reg_2994_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_select_ln56_5_reg_2994_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_reg_2964_reg[30]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_reg_2964_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_reg_2964_reg[30]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln56_reg_2964_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_11_reg_479_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_12_reg_512_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_14_reg_545_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_16_reg_578_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_1_reg_326_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_2_reg_358_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_3_reg_391_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_5_reg_424_reg[31]_i_2_CO_UNCONNECTED ;

  assign bias_Addr_A[31:1] = \^bias_Addr_A [31:1];
  assign bias_Addr_A[0] = \<const0> ;
  assign bias_Addr_B[31:1] = \^bias_Addr_B [31:1];
  assign bias_Addr_B[0] = \<const0> ;
  assign bias_Clk_A = ap_clk;
  assign bias_Clk_B = ap_clk;
  assign bias_Din_A[15] = \<const0> ;
  assign bias_Din_A[14] = \<const0> ;
  assign bias_Din_A[13] = \<const0> ;
  assign bias_Din_A[12] = \<const0> ;
  assign bias_Din_A[11] = \<const0> ;
  assign bias_Din_A[10] = \<const0> ;
  assign bias_Din_A[9] = \<const0> ;
  assign bias_Din_A[8] = \<const0> ;
  assign bias_Din_A[7] = \<const0> ;
  assign bias_Din_A[6] = \<const0> ;
  assign bias_Din_A[5] = \<const0> ;
  assign bias_Din_A[4] = \<const0> ;
  assign bias_Din_A[3] = \<const0> ;
  assign bias_Din_A[2] = \<const0> ;
  assign bias_Din_A[1] = \<const0> ;
  assign bias_Din_A[0] = \<const0> ;
  assign bias_Din_B[15] = \<const0> ;
  assign bias_Din_B[14] = \<const0> ;
  assign bias_Din_B[13] = \<const0> ;
  assign bias_Din_B[12] = \<const0> ;
  assign bias_Din_B[11] = \<const0> ;
  assign bias_Din_B[10] = \<const0> ;
  assign bias_Din_B[9] = \<const0> ;
  assign bias_Din_B[8] = \<const0> ;
  assign bias_Din_B[7] = \<const0> ;
  assign bias_Din_B[6] = \<const0> ;
  assign bias_Din_B[5] = \<const0> ;
  assign bias_Din_B[4] = \<const0> ;
  assign bias_Din_B[3] = \<const0> ;
  assign bias_Din_B[2] = \<const0> ;
  assign bias_Din_B[1] = \<const0> ;
  assign bias_Din_B[0] = \<const0> ;
  assign bias_Rst_A = bias_Rst_B;
  assign bias_WEN_A[1] = \<const0> ;
  assign bias_WEN_A[0] = \<const0> ;
  assign bias_WEN_B[1] = \<const0> ;
  assign bias_WEN_B[0] = \<const0> ;
  assign output_stream_TDATA[15:8] = \^output_stream_TDATA [15:8];
  assign output_stream_TDATA[7] = \<const0> ;
  assign output_stream_TDATA[6] = \<const0> ;
  assign output_stream_TDATA[5] = \<const0> ;
  assign output_stream_TDATA[4] = \<const0> ;
  assign output_stream_TDATA[3] = \<const0> ;
  assign output_stream_TDATA[2] = \<const0> ;
  assign output_stream_TDATA[1] = \<const0> ;
  assign output_stream_TDATA[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign weights_Addr_A[31] = \<const0> ;
  assign weights_Addr_A[30] = \<const0> ;
  assign weights_Addr_A[29] = \<const0> ;
  assign weights_Addr_A[28] = \<const0> ;
  assign weights_Addr_A[27] = \<const0> ;
  assign weights_Addr_A[26] = \<const0> ;
  assign weights_Addr_A[25] = \<const0> ;
  assign weights_Addr_A[24] = \<const0> ;
  assign weights_Addr_A[23] = \<const0> ;
  assign weights_Addr_A[22] = \<const0> ;
  assign weights_Addr_A[21] = \<const0> ;
  assign weights_Addr_A[20] = \<const0> ;
  assign weights_Addr_A[19] = \<const0> ;
  assign weights_Addr_A[18] = \<const0> ;
  assign weights_Addr_A[17] = \<const0> ;
  assign weights_Addr_A[16:1] = \^weights_Addr_A [16:1];
  assign weights_Addr_A[0] = \<const0> ;
  assign weights_Clk_A = ap_clk;
  assign weights_Din_A[15] = \<const0> ;
  assign weights_Din_A[14] = \<const0> ;
  assign weights_Din_A[13] = \<const0> ;
  assign weights_Din_A[12] = \<const0> ;
  assign weights_Din_A[11] = \<const0> ;
  assign weights_Din_A[10] = \<const0> ;
  assign weights_Din_A[9] = \<const0> ;
  assign weights_Din_A[8] = \<const0> ;
  assign weights_Din_A[7] = \<const0> ;
  assign weights_Din_A[6] = \<const0> ;
  assign weights_Din_A[5] = \<const0> ;
  assign weights_Din_A[4] = \<const0> ;
  assign weights_Din_A[3] = \<const0> ;
  assign weights_Din_A[2] = \<const0> ;
  assign weights_Din_A[1] = \<const0> ;
  assign weights_Din_A[0] = \<const0> ;
  assign weights_Rst_A = bias_Rst_B;
  assign weights_WEN_A[1] = \<const0> ;
  assign weights_WEN_A[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln52_reg_2918[0]_i_1 
       (.I0(indvar_flatten41_fu_164[0]),
        .O(add_ln52_fu_757_p2[0]));
  FDRE \add_ln52_reg_2918_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[0]),
        .Q(add_ln52_reg_2918[0]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[10]),
        .Q(add_ln52_reg_2918[10]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[11]),
        .Q(add_ln52_reg_2918[11]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[12]),
        .Q(add_ln52_reg_2918[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[12]_i_1 
       (.CI(\add_ln52_reg_2918_reg[8]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[12]_i_1_n_0 ,\add_ln52_reg_2918_reg[12]_i_1_n_1 ,\add_ln52_reg_2918_reg[12]_i_1_n_2 ,\add_ln52_reg_2918_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[12:9]),
        .S(indvar_flatten41_fu_164[12:9]));
  FDRE \add_ln52_reg_2918_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[13]),
        .Q(add_ln52_reg_2918[13]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[14]),
        .Q(add_ln52_reg_2918[14]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[15]),
        .Q(add_ln52_reg_2918[15]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[16]),
        .Q(add_ln52_reg_2918[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[16]_i_1 
       (.CI(\add_ln52_reg_2918_reg[12]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[16]_i_1_n_0 ,\add_ln52_reg_2918_reg[16]_i_1_n_1 ,\add_ln52_reg_2918_reg[16]_i_1_n_2 ,\add_ln52_reg_2918_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[16:13]),
        .S(indvar_flatten41_fu_164[16:13]));
  FDRE \add_ln52_reg_2918_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[17]),
        .Q(add_ln52_reg_2918[17]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[18]),
        .Q(add_ln52_reg_2918[18]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[19]),
        .Q(add_ln52_reg_2918[19]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[1]),
        .Q(add_ln52_reg_2918[1]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[20]),
        .Q(add_ln52_reg_2918[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[20]_i_1 
       (.CI(\add_ln52_reg_2918_reg[16]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[20]_i_1_n_0 ,\add_ln52_reg_2918_reg[20]_i_1_n_1 ,\add_ln52_reg_2918_reg[20]_i_1_n_2 ,\add_ln52_reg_2918_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[20:17]),
        .S(indvar_flatten41_fu_164[20:17]));
  FDRE \add_ln52_reg_2918_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[21]),
        .Q(add_ln52_reg_2918[21]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[22]),
        .Q(add_ln52_reg_2918[22]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[23]),
        .Q(add_ln52_reg_2918[23]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[24]),
        .Q(add_ln52_reg_2918[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[24]_i_1 
       (.CI(\add_ln52_reg_2918_reg[20]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[24]_i_1_n_0 ,\add_ln52_reg_2918_reg[24]_i_1_n_1 ,\add_ln52_reg_2918_reg[24]_i_1_n_2 ,\add_ln52_reg_2918_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[24:21]),
        .S(indvar_flatten41_fu_164[24:21]));
  FDRE \add_ln52_reg_2918_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[25]),
        .Q(add_ln52_reg_2918[25]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[26]),
        .Q(add_ln52_reg_2918[26]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[27]),
        .Q(add_ln52_reg_2918[27]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[28]),
        .Q(add_ln52_reg_2918[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[28]_i_1 
       (.CI(\add_ln52_reg_2918_reg[24]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[28]_i_1_n_0 ,\add_ln52_reg_2918_reg[28]_i_1_n_1 ,\add_ln52_reg_2918_reg[28]_i_1_n_2 ,\add_ln52_reg_2918_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[28:25]),
        .S(indvar_flatten41_fu_164[28:25]));
  FDRE \add_ln52_reg_2918_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[29]),
        .Q(add_ln52_reg_2918[29]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[2]),
        .Q(add_ln52_reg_2918[2]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[30]),
        .Q(add_ln52_reg_2918[30]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[31]),
        .Q(add_ln52_reg_2918[31]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[32]),
        .Q(add_ln52_reg_2918[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[32]_i_1 
       (.CI(\add_ln52_reg_2918_reg[28]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[32]_i_1_n_0 ,\add_ln52_reg_2918_reg[32]_i_1_n_1 ,\add_ln52_reg_2918_reg[32]_i_1_n_2 ,\add_ln52_reg_2918_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[32:29]),
        .S(indvar_flatten41_fu_164[32:29]));
  FDRE \add_ln52_reg_2918_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[33]),
        .Q(add_ln52_reg_2918[33]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[34]),
        .Q(add_ln52_reg_2918[34]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[35]),
        .Q(add_ln52_reg_2918[35]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[36]),
        .Q(add_ln52_reg_2918[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[36]_i_1 
       (.CI(\add_ln52_reg_2918_reg[32]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[36]_i_1_n_0 ,\add_ln52_reg_2918_reg[36]_i_1_n_1 ,\add_ln52_reg_2918_reg[36]_i_1_n_2 ,\add_ln52_reg_2918_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[36:33]),
        .S(indvar_flatten41_fu_164[36:33]));
  FDRE \add_ln52_reg_2918_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[37]),
        .Q(add_ln52_reg_2918[37]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[38]),
        .Q(add_ln52_reg_2918[38]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[39]),
        .Q(add_ln52_reg_2918[39]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[3]),
        .Q(add_ln52_reg_2918[3]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[40]),
        .Q(add_ln52_reg_2918[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[40]_i_1 
       (.CI(\add_ln52_reg_2918_reg[36]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[40]_i_1_n_0 ,\add_ln52_reg_2918_reg[40]_i_1_n_1 ,\add_ln52_reg_2918_reg[40]_i_1_n_2 ,\add_ln52_reg_2918_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[40:37]),
        .S(indvar_flatten41_fu_164[40:37]));
  FDRE \add_ln52_reg_2918_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[41]),
        .Q(add_ln52_reg_2918[41]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[42]),
        .Q(add_ln52_reg_2918[42]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[43]),
        .Q(add_ln52_reg_2918[43]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[44]),
        .Q(add_ln52_reg_2918[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[44]_i_1 
       (.CI(\add_ln52_reg_2918_reg[40]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[44]_i_1_n_0 ,\add_ln52_reg_2918_reg[44]_i_1_n_1 ,\add_ln52_reg_2918_reg[44]_i_1_n_2 ,\add_ln52_reg_2918_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[44:41]),
        .S(indvar_flatten41_fu_164[44:41]));
  FDRE \add_ln52_reg_2918_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[45]),
        .Q(add_ln52_reg_2918[45]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[46]),
        .Q(add_ln52_reg_2918[46]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[47]),
        .Q(add_ln52_reg_2918[47]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[48]),
        .Q(add_ln52_reg_2918[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[48]_i_1 
       (.CI(\add_ln52_reg_2918_reg[44]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[48]_i_1_n_0 ,\add_ln52_reg_2918_reg[48]_i_1_n_1 ,\add_ln52_reg_2918_reg[48]_i_1_n_2 ,\add_ln52_reg_2918_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[48:45]),
        .S(indvar_flatten41_fu_164[48:45]));
  FDRE \add_ln52_reg_2918_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[49]),
        .Q(add_ln52_reg_2918[49]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[4]),
        .Q(add_ln52_reg_2918[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln52_reg_2918_reg[4]_i_1_n_0 ,\add_ln52_reg_2918_reg[4]_i_1_n_1 ,\add_ln52_reg_2918_reg[4]_i_1_n_2 ,\add_ln52_reg_2918_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten41_fu_164[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[4:1]),
        .S(indvar_flatten41_fu_164[4:1]));
  FDRE \add_ln52_reg_2918_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[50]),
        .Q(add_ln52_reg_2918[50]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[51]),
        .Q(add_ln52_reg_2918[51]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[52]),
        .Q(add_ln52_reg_2918[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[52]_i_1 
       (.CI(\add_ln52_reg_2918_reg[48]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[52]_i_1_n_0 ,\add_ln52_reg_2918_reg[52]_i_1_n_1 ,\add_ln52_reg_2918_reg[52]_i_1_n_2 ,\add_ln52_reg_2918_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[52:49]),
        .S(indvar_flatten41_fu_164[52:49]));
  FDRE \add_ln52_reg_2918_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[53]),
        .Q(add_ln52_reg_2918[53]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[54]),
        .Q(add_ln52_reg_2918[54]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[55]),
        .Q(add_ln52_reg_2918[55]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[56]),
        .Q(add_ln52_reg_2918[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[56]_i_1 
       (.CI(\add_ln52_reg_2918_reg[52]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[56]_i_1_n_0 ,\add_ln52_reg_2918_reg[56]_i_1_n_1 ,\add_ln52_reg_2918_reg[56]_i_1_n_2 ,\add_ln52_reg_2918_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[56:53]),
        .S(indvar_flatten41_fu_164[56:53]));
  FDRE \add_ln52_reg_2918_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[57]),
        .Q(add_ln52_reg_2918[57]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[58]),
        .Q(add_ln52_reg_2918[58]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[59]),
        .Q(add_ln52_reg_2918[59]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[5]),
        .Q(add_ln52_reg_2918[5]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[60]),
        .Q(add_ln52_reg_2918[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[60]_i_1 
       (.CI(\add_ln52_reg_2918_reg[56]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[60]_i_1_n_0 ,\add_ln52_reg_2918_reg[60]_i_1_n_1 ,\add_ln52_reg_2918_reg[60]_i_1_n_2 ,\add_ln52_reg_2918_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[60:57]),
        .S(indvar_flatten41_fu_164[60:57]));
  FDRE \add_ln52_reg_2918_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[61]),
        .Q(add_ln52_reg_2918[61]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[62]),
        .Q(add_ln52_reg_2918[62]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[63]),
        .Q(add_ln52_reg_2918[63]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[64]),
        .Q(add_ln52_reg_2918[64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[64]_i_1 
       (.CI(\add_ln52_reg_2918_reg[60]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[64]_i_1_n_0 ,\add_ln52_reg_2918_reg[64]_i_1_n_1 ,\add_ln52_reg_2918_reg[64]_i_1_n_2 ,\add_ln52_reg_2918_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[64:61]),
        .S(indvar_flatten41_fu_164[64:61]));
  FDRE \add_ln52_reg_2918_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[65]),
        .Q(add_ln52_reg_2918[65]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[66] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[66]),
        .Q(add_ln52_reg_2918[66]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[67] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[67]),
        .Q(add_ln52_reg_2918[67]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[68] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[68]),
        .Q(add_ln52_reg_2918[68]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[68]_i_1 
       (.CI(\add_ln52_reg_2918_reg[64]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[68]_i_1_n_0 ,\add_ln52_reg_2918_reg[68]_i_1_n_1 ,\add_ln52_reg_2918_reg[68]_i_1_n_2 ,\add_ln52_reg_2918_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[68:65]),
        .S(indvar_flatten41_fu_164[68:65]));
  FDRE \add_ln52_reg_2918_reg[69] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[69]),
        .Q(add_ln52_reg_2918[69]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[6]),
        .Q(add_ln52_reg_2918[6]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[70] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[70]),
        .Q(add_ln52_reg_2918[70]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[71] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[71]),
        .Q(add_ln52_reg_2918[71]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[72] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[72]),
        .Q(add_ln52_reg_2918[72]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[72]_i_1 
       (.CI(\add_ln52_reg_2918_reg[68]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[72]_i_1_n_0 ,\add_ln52_reg_2918_reg[72]_i_1_n_1 ,\add_ln52_reg_2918_reg[72]_i_1_n_2 ,\add_ln52_reg_2918_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[72:69]),
        .S(indvar_flatten41_fu_164[72:69]));
  FDRE \add_ln52_reg_2918_reg[73] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[73]),
        .Q(add_ln52_reg_2918[73]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[74] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[74]),
        .Q(add_ln52_reg_2918[74]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[75] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[75]),
        .Q(add_ln52_reg_2918[75]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[76] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[76]),
        .Q(add_ln52_reg_2918[76]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[76]_i_1 
       (.CI(\add_ln52_reg_2918_reg[72]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[76]_i_1_n_0 ,\add_ln52_reg_2918_reg[76]_i_1_n_1 ,\add_ln52_reg_2918_reg[76]_i_1_n_2 ,\add_ln52_reg_2918_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[76:73]),
        .S(indvar_flatten41_fu_164[76:73]));
  FDRE \add_ln52_reg_2918_reg[77] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[77]),
        .Q(add_ln52_reg_2918[77]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[78] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[78]),
        .Q(add_ln52_reg_2918[78]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[79] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[79]),
        .Q(add_ln52_reg_2918[79]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[7]),
        .Q(add_ln52_reg_2918[7]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[80] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[80]),
        .Q(add_ln52_reg_2918[80]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[80]_i_1 
       (.CI(\add_ln52_reg_2918_reg[76]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[80]_i_1_n_0 ,\add_ln52_reg_2918_reg[80]_i_1_n_1 ,\add_ln52_reg_2918_reg[80]_i_1_n_2 ,\add_ln52_reg_2918_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[80:77]),
        .S(indvar_flatten41_fu_164[80:77]));
  FDRE \add_ln52_reg_2918_reg[81] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[81]),
        .Q(add_ln52_reg_2918[81]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[82] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[82]),
        .Q(add_ln52_reg_2918[82]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[83] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[83]),
        .Q(add_ln52_reg_2918[83]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[84] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[84]),
        .Q(add_ln52_reg_2918[84]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[84]_i_1 
       (.CI(\add_ln52_reg_2918_reg[80]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[84]_i_1_n_0 ,\add_ln52_reg_2918_reg[84]_i_1_n_1 ,\add_ln52_reg_2918_reg[84]_i_1_n_2 ,\add_ln52_reg_2918_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[84:81]),
        .S(indvar_flatten41_fu_164[84:81]));
  FDRE \add_ln52_reg_2918_reg[85] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[85]),
        .Q(add_ln52_reg_2918[85]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[86] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[86]),
        .Q(add_ln52_reg_2918[86]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[87] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[87]),
        .Q(add_ln52_reg_2918[87]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[88] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[88]),
        .Q(add_ln52_reg_2918[88]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[88]_i_1 
       (.CI(\add_ln52_reg_2918_reg[84]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[88]_i_1_n_0 ,\add_ln52_reg_2918_reg[88]_i_1_n_1 ,\add_ln52_reg_2918_reg[88]_i_1_n_2 ,\add_ln52_reg_2918_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[88:85]),
        .S(indvar_flatten41_fu_164[88:85]));
  FDRE \add_ln52_reg_2918_reg[89] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[89]),
        .Q(add_ln52_reg_2918[89]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[8]),
        .Q(add_ln52_reg_2918[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[8]_i_1 
       (.CI(\add_ln52_reg_2918_reg[4]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[8]_i_1_n_0 ,\add_ln52_reg_2918_reg[8]_i_1_n_1 ,\add_ln52_reg_2918_reg[8]_i_1_n_2 ,\add_ln52_reg_2918_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[8:5]),
        .S(indvar_flatten41_fu_164[8:5]));
  FDRE \add_ln52_reg_2918_reg[90] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[90]),
        .Q(add_ln52_reg_2918[90]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[91] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[91]),
        .Q(add_ln52_reg_2918[91]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[92] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[92]),
        .Q(add_ln52_reg_2918[92]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[92]_i_1 
       (.CI(\add_ln52_reg_2918_reg[88]_i_1_n_0 ),
        .CO({\add_ln52_reg_2918_reg[92]_i_1_n_0 ,\add_ln52_reg_2918_reg[92]_i_1_n_1 ,\add_ln52_reg_2918_reg[92]_i_1_n_2 ,\add_ln52_reg_2918_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln52_fu_757_p2[92:89]),
        .S(indvar_flatten41_fu_164[92:89]));
  FDRE \add_ln52_reg_2918_reg[93] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[93]),
        .Q(add_ln52_reg_2918[93]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[94] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[94]),
        .Q(add_ln52_reg_2918[94]),
        .R(1'b0));
  FDRE \add_ln52_reg_2918_reg[95] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[95]),
        .Q(add_ln52_reg_2918[95]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln52_reg_2918_reg[95]_i_1 
       (.CI(\add_ln52_reg_2918_reg[92]_i_1_n_0 ),
        .CO({\NLW_add_ln52_reg_2918_reg[95]_i_1_CO_UNCONNECTED [3:2],\add_ln52_reg_2918_reg[95]_i_1_n_2 ,\add_ln52_reg_2918_reg[95]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln52_reg_2918_reg[95]_i_1_O_UNCONNECTED [3],add_ln52_fu_757_p2[95:93]}),
        .S({1'b0,indvar_flatten41_fu_164[95:93]}));
  FDRE \add_ln52_reg_2918_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln52_fu_757_p2[9]),
        .Q(add_ln52_reg_2918[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_1_reg_3077[0]_i_1 
       (.I0(\ic_1_reg_347_reg_n_0_[0] ),
        .O(add_ln76_1_fu_1200_p2[0]));
  FDRE \add_ln76_1_reg_3077_reg[0] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[0]),
        .Q(add_ln76_1_reg_3077[0]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[10] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[10]),
        .Q(add_ln76_1_reg_3077[10]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[11] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[11]),
        .Q(add_ln76_1_reg_3077[11]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[12] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[12]),
        .Q(add_ln76_1_reg_3077[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[12]_i_1 
       (.CI(\add_ln76_1_reg_3077_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_1_reg_3077_reg[12]_i_1_n_0 ,\add_ln76_1_reg_3077_reg[12]_i_1_n_1 ,\add_ln76_1_reg_3077_reg[12]_i_1_n_2 ,\add_ln76_1_reg_3077_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_1200_p2[12:9]),
        .S({\ic_1_reg_347_reg_n_0_[12] ,\ic_1_reg_347_reg_n_0_[11] ,\ic_1_reg_347_reg_n_0_[10] ,\ic_1_reg_347_reg_n_0_[9] }));
  FDRE \add_ln76_1_reg_3077_reg[13] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[13]),
        .Q(add_ln76_1_reg_3077[13]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[14] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[14]),
        .Q(add_ln76_1_reg_3077[14]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[15] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[15]),
        .Q(add_ln76_1_reg_3077[15]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[16] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[16]),
        .Q(add_ln76_1_reg_3077[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[16]_i_1 
       (.CI(\add_ln76_1_reg_3077_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_1_reg_3077_reg[16]_i_1_n_0 ,\add_ln76_1_reg_3077_reg[16]_i_1_n_1 ,\add_ln76_1_reg_3077_reg[16]_i_1_n_2 ,\add_ln76_1_reg_3077_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_1200_p2[16:13]),
        .S({\ic_1_reg_347_reg_n_0_[16] ,\ic_1_reg_347_reg_n_0_[15] ,\ic_1_reg_347_reg_n_0_[14] ,\ic_1_reg_347_reg_n_0_[13] }));
  FDRE \add_ln76_1_reg_3077_reg[17] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[17]),
        .Q(add_ln76_1_reg_3077[17]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[18] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[18]),
        .Q(add_ln76_1_reg_3077[18]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[19] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[19]),
        .Q(add_ln76_1_reg_3077[19]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[1] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[1]),
        .Q(add_ln76_1_reg_3077[1]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[20] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[20]),
        .Q(add_ln76_1_reg_3077[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[20]_i_1 
       (.CI(\add_ln76_1_reg_3077_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_1_reg_3077_reg[20]_i_1_n_0 ,\add_ln76_1_reg_3077_reg[20]_i_1_n_1 ,\add_ln76_1_reg_3077_reg[20]_i_1_n_2 ,\add_ln76_1_reg_3077_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_1200_p2[20:17]),
        .S({\ic_1_reg_347_reg_n_0_[20] ,\ic_1_reg_347_reg_n_0_[19] ,\ic_1_reg_347_reg_n_0_[18] ,\ic_1_reg_347_reg_n_0_[17] }));
  FDRE \add_ln76_1_reg_3077_reg[21] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[21]),
        .Q(add_ln76_1_reg_3077[21]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[22] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[22]),
        .Q(add_ln76_1_reg_3077[22]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[23] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[23]),
        .Q(add_ln76_1_reg_3077[23]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[24] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[24]),
        .Q(add_ln76_1_reg_3077[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[24]_i_1 
       (.CI(\add_ln76_1_reg_3077_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_1_reg_3077_reg[24]_i_1_n_0 ,\add_ln76_1_reg_3077_reg[24]_i_1_n_1 ,\add_ln76_1_reg_3077_reg[24]_i_1_n_2 ,\add_ln76_1_reg_3077_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_1200_p2[24:21]),
        .S({\ic_1_reg_347_reg_n_0_[24] ,\ic_1_reg_347_reg_n_0_[23] ,\ic_1_reg_347_reg_n_0_[22] ,\ic_1_reg_347_reg_n_0_[21] }));
  FDRE \add_ln76_1_reg_3077_reg[25] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[25]),
        .Q(add_ln76_1_reg_3077[25]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[26] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[26]),
        .Q(add_ln76_1_reg_3077[26]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[27] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[27]),
        .Q(add_ln76_1_reg_3077[27]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[28] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[28]),
        .Q(add_ln76_1_reg_3077[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[28]_i_1 
       (.CI(\add_ln76_1_reg_3077_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_1_reg_3077_reg[28]_i_1_n_0 ,\add_ln76_1_reg_3077_reg[28]_i_1_n_1 ,\add_ln76_1_reg_3077_reg[28]_i_1_n_2 ,\add_ln76_1_reg_3077_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_1200_p2[28:25]),
        .S({\ic_1_reg_347_reg_n_0_[28] ,\ic_1_reg_347_reg_n_0_[27] ,\ic_1_reg_347_reg_n_0_[26] ,\ic_1_reg_347_reg_n_0_[25] }));
  FDRE \add_ln76_1_reg_3077_reg[29] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[29]),
        .Q(add_ln76_1_reg_3077[29]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[2] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[2]),
        .Q(add_ln76_1_reg_3077[2]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[30] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[30]),
        .Q(add_ln76_1_reg_3077[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[30]_i_2 
       (.CI(\add_ln76_1_reg_3077_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_1_reg_3077_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_1_reg_3077_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_1_reg_3077_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_1_fu_1200_p2[30:29]}),
        .S({1'b0,1'b0,\ic_1_reg_347_reg_n_0_[30] ,\ic_1_reg_347_reg_n_0_[29] }));
  FDRE \add_ln76_1_reg_3077_reg[3] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[3]),
        .Q(add_ln76_1_reg_3077[3]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[4] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[4]),
        .Q(add_ln76_1_reg_3077[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_1_reg_3077_reg[4]_i_1_n_0 ,\add_ln76_1_reg_3077_reg[4]_i_1_n_1 ,\add_ln76_1_reg_3077_reg[4]_i_1_n_2 ,\add_ln76_1_reg_3077_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_1_reg_347_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_1200_p2[4:1]),
        .S({\ic_1_reg_347_reg_n_0_[4] ,\ic_1_reg_347_reg_n_0_[3] ,\ic_1_reg_347_reg_n_0_[2] ,\ic_1_reg_347_reg_n_0_[1] }));
  FDRE \add_ln76_1_reg_3077_reg[5] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[5]),
        .Q(add_ln76_1_reg_3077[5]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[6] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[6]),
        .Q(add_ln76_1_reg_3077[6]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[7] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[7]),
        .Q(add_ln76_1_reg_3077[7]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_3077_reg[8] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[8]),
        .Q(add_ln76_1_reg_3077[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_1_reg_3077_reg[8]_i_1 
       (.CI(\add_ln76_1_reg_3077_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_1_reg_3077_reg[8]_i_1_n_0 ,\add_ln76_1_reg_3077_reg[8]_i_1_n_1 ,\add_ln76_1_reg_3077_reg[8]_i_1_n_2 ,\add_ln76_1_reg_3077_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_1_fu_1200_p2[8:5]),
        .S({\ic_1_reg_347_reg_n_0_[8] ,\ic_1_reg_347_reg_n_0_[7] ,\ic_1_reg_347_reg_n_0_[6] ,\ic_1_reg_347_reg_n_0_[5] }));
  FDRE \add_ln76_1_reg_3077_reg[9] 
       (.C(ap_clk),
        .CE(p_45_in),
        .D(add_ln76_1_fu_1200_p2[9]),
        .Q(add_ln76_1_reg_3077[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_2_reg_3129[0]_i_1 
       (.I0(\ic_2_reg_380_reg_n_0_[0] ),
        .O(add_ln76_2_fu_1409_p2[0]));
  FDRE \add_ln76_2_reg_3129_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[0]),
        .Q(add_ln76_2_reg_3129[0]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[10] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[10]),
        .Q(add_ln76_2_reg_3129[10]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[11] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[11]),
        .Q(add_ln76_2_reg_3129[11]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[12] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[12]),
        .Q(add_ln76_2_reg_3129[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[12]_i_1 
       (.CI(\add_ln76_2_reg_3129_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_3129_reg[12]_i_1_n_0 ,\add_ln76_2_reg_3129_reg[12]_i_1_n_1 ,\add_ln76_2_reg_3129_reg[12]_i_1_n_2 ,\add_ln76_2_reg_3129_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1409_p2[12:9]),
        .S({\ic_2_reg_380_reg_n_0_[12] ,\ic_2_reg_380_reg_n_0_[11] ,\ic_2_reg_380_reg_n_0_[10] ,\ic_2_reg_380_reg_n_0_[9] }));
  FDRE \add_ln76_2_reg_3129_reg[13] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[13]),
        .Q(add_ln76_2_reg_3129[13]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[14] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[14]),
        .Q(add_ln76_2_reg_3129[14]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[15] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[15]),
        .Q(add_ln76_2_reg_3129[15]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[16] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[16]),
        .Q(add_ln76_2_reg_3129[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[16]_i_1 
       (.CI(\add_ln76_2_reg_3129_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_3129_reg[16]_i_1_n_0 ,\add_ln76_2_reg_3129_reg[16]_i_1_n_1 ,\add_ln76_2_reg_3129_reg[16]_i_1_n_2 ,\add_ln76_2_reg_3129_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1409_p2[16:13]),
        .S({\ic_2_reg_380_reg_n_0_[16] ,\ic_2_reg_380_reg_n_0_[15] ,\ic_2_reg_380_reg_n_0_[14] ,\ic_2_reg_380_reg_n_0_[13] }));
  FDRE \add_ln76_2_reg_3129_reg[17] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[17]),
        .Q(add_ln76_2_reg_3129[17]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[18] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[18]),
        .Q(add_ln76_2_reg_3129[18]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[19] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[19]),
        .Q(add_ln76_2_reg_3129[19]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[1] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[1]),
        .Q(add_ln76_2_reg_3129[1]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[20] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[20]),
        .Q(add_ln76_2_reg_3129[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[20]_i_1 
       (.CI(\add_ln76_2_reg_3129_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_3129_reg[20]_i_1_n_0 ,\add_ln76_2_reg_3129_reg[20]_i_1_n_1 ,\add_ln76_2_reg_3129_reg[20]_i_1_n_2 ,\add_ln76_2_reg_3129_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1409_p2[20:17]),
        .S({\ic_2_reg_380_reg_n_0_[20] ,\ic_2_reg_380_reg_n_0_[19] ,\ic_2_reg_380_reg_n_0_[18] ,\ic_2_reg_380_reg_n_0_[17] }));
  FDRE \add_ln76_2_reg_3129_reg[21] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[21]),
        .Q(add_ln76_2_reg_3129[21]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[22] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[22]),
        .Q(add_ln76_2_reg_3129[22]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[23] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[23]),
        .Q(add_ln76_2_reg_3129[23]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[24] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[24]),
        .Q(add_ln76_2_reg_3129[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[24]_i_1 
       (.CI(\add_ln76_2_reg_3129_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_3129_reg[24]_i_1_n_0 ,\add_ln76_2_reg_3129_reg[24]_i_1_n_1 ,\add_ln76_2_reg_3129_reg[24]_i_1_n_2 ,\add_ln76_2_reg_3129_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1409_p2[24:21]),
        .S({\ic_2_reg_380_reg_n_0_[24] ,\ic_2_reg_380_reg_n_0_[23] ,\ic_2_reg_380_reg_n_0_[22] ,\ic_2_reg_380_reg_n_0_[21] }));
  FDRE \add_ln76_2_reg_3129_reg[25] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[25]),
        .Q(add_ln76_2_reg_3129[25]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[26] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[26]),
        .Q(add_ln76_2_reg_3129[26]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[27] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[27]),
        .Q(add_ln76_2_reg_3129[27]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[28] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[28]),
        .Q(add_ln76_2_reg_3129[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[28]_i_1 
       (.CI(\add_ln76_2_reg_3129_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_3129_reg[28]_i_1_n_0 ,\add_ln76_2_reg_3129_reg[28]_i_1_n_1 ,\add_ln76_2_reg_3129_reg[28]_i_1_n_2 ,\add_ln76_2_reg_3129_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1409_p2[28:25]),
        .S({\ic_2_reg_380_reg_n_0_[28] ,\ic_2_reg_380_reg_n_0_[27] ,\ic_2_reg_380_reg_n_0_[26] ,\ic_2_reg_380_reg_n_0_[25] }));
  FDRE \add_ln76_2_reg_3129_reg[29] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[29]),
        .Q(add_ln76_2_reg_3129[29]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[2] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[2]),
        .Q(add_ln76_2_reg_3129[2]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[30] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[30]),
        .Q(add_ln76_2_reg_3129[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[30]_i_2 
       (.CI(\add_ln76_2_reg_3129_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_2_reg_3129_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_2_reg_3129_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_2_reg_3129_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_2_fu_1409_p2[30:29]}),
        .S({1'b0,1'b0,\ic_2_reg_380_reg_n_0_[30] ,\ic_2_reg_380_reg_n_0_[29] }));
  FDRE \add_ln76_2_reg_3129_reg[3] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[3]),
        .Q(add_ln76_2_reg_3129[3]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[4] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[4]),
        .Q(add_ln76_2_reg_3129[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_2_reg_3129_reg[4]_i_1_n_0 ,\add_ln76_2_reg_3129_reg[4]_i_1_n_1 ,\add_ln76_2_reg_3129_reg[4]_i_1_n_2 ,\add_ln76_2_reg_3129_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_2_reg_380_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1409_p2[4:1]),
        .S({\ic_2_reg_380_reg_n_0_[4] ,\ic_2_reg_380_reg_n_0_[3] ,\ic_2_reg_380_reg_n_0_[2] ,\ic_2_reg_380_reg_n_0_[1] }));
  FDRE \add_ln76_2_reg_3129_reg[5] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[5]),
        .Q(add_ln76_2_reg_3129[5]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[6] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[6]),
        .Q(add_ln76_2_reg_3129[6]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[7] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[7]),
        .Q(add_ln76_2_reg_3129[7]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_3129_reg[8] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[8]),
        .Q(add_ln76_2_reg_3129[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_3129_reg[8]_i_1 
       (.CI(\add_ln76_2_reg_3129_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_3129_reg[8]_i_1_n_0 ,\add_ln76_2_reg_3129_reg[8]_i_1_n_1 ,\add_ln76_2_reg_3129_reg[8]_i_1_n_2 ,\add_ln76_2_reg_3129_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1409_p2[8:5]),
        .S({\ic_2_reg_380_reg_n_0_[8] ,\ic_2_reg_380_reg_n_0_[7] ,\ic_2_reg_380_reg_n_0_[6] ,\ic_2_reg_380_reg_n_0_[5] }));
  FDRE \add_ln76_2_reg_3129_reg[9] 
       (.C(ap_clk),
        .CE(add_ln76_2_reg_31290),
        .D(add_ln76_2_fu_1409_p2[9]),
        .Q(add_ln76_2_reg_3129[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_3_reg_3167[0]_i_1 
       (.I0(\ic_3_reg_413_reg_n_0_[0] ),
        .O(add_ln76_3_fu_1593_p2[0]));
  FDRE \add_ln76_3_reg_3167_reg[0] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[0]),
        .Q(add_ln76_3_reg_3167[0]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[10] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[10]),
        .Q(add_ln76_3_reg_3167[10]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[11] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[11]),
        .Q(add_ln76_3_reg_3167[11]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[12] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[12]),
        .Q(add_ln76_3_reg_3167[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[12]_i_1 
       (.CI(\add_ln76_3_reg_3167_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_3_reg_3167_reg[12]_i_1_n_0 ,\add_ln76_3_reg_3167_reg[12]_i_1_n_1 ,\add_ln76_3_reg_3167_reg[12]_i_1_n_2 ,\add_ln76_3_reg_3167_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_3_fu_1593_p2[12:9]),
        .S({\ic_3_reg_413_reg_n_0_[12] ,\ic_3_reg_413_reg_n_0_[11] ,\ic_3_reg_413_reg_n_0_[10] ,\ic_3_reg_413_reg_n_0_[9] }));
  FDRE \add_ln76_3_reg_3167_reg[13] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[13]),
        .Q(add_ln76_3_reg_3167[13]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[14] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[14]),
        .Q(add_ln76_3_reg_3167[14]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[15] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[15]),
        .Q(add_ln76_3_reg_3167[15]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[16] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[16]),
        .Q(add_ln76_3_reg_3167[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[16]_i_1 
       (.CI(\add_ln76_3_reg_3167_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_3_reg_3167_reg[16]_i_1_n_0 ,\add_ln76_3_reg_3167_reg[16]_i_1_n_1 ,\add_ln76_3_reg_3167_reg[16]_i_1_n_2 ,\add_ln76_3_reg_3167_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_3_fu_1593_p2[16:13]),
        .S({\ic_3_reg_413_reg_n_0_[16] ,\ic_3_reg_413_reg_n_0_[15] ,\ic_3_reg_413_reg_n_0_[14] ,\ic_3_reg_413_reg_n_0_[13] }));
  FDRE \add_ln76_3_reg_3167_reg[17] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[17]),
        .Q(add_ln76_3_reg_3167[17]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[18] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[18]),
        .Q(add_ln76_3_reg_3167[18]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[19] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[19]),
        .Q(add_ln76_3_reg_3167[19]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[1] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[1]),
        .Q(add_ln76_3_reg_3167[1]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[20] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[20]),
        .Q(add_ln76_3_reg_3167[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[20]_i_1 
       (.CI(\add_ln76_3_reg_3167_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_3_reg_3167_reg[20]_i_1_n_0 ,\add_ln76_3_reg_3167_reg[20]_i_1_n_1 ,\add_ln76_3_reg_3167_reg[20]_i_1_n_2 ,\add_ln76_3_reg_3167_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_3_fu_1593_p2[20:17]),
        .S({\ic_3_reg_413_reg_n_0_[20] ,\ic_3_reg_413_reg_n_0_[19] ,\ic_3_reg_413_reg_n_0_[18] ,\ic_3_reg_413_reg_n_0_[17] }));
  FDRE \add_ln76_3_reg_3167_reg[21] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[21]),
        .Q(add_ln76_3_reg_3167[21]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[22] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[22]),
        .Q(add_ln76_3_reg_3167[22]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[23] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[23]),
        .Q(add_ln76_3_reg_3167[23]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[24] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[24]),
        .Q(add_ln76_3_reg_3167[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[24]_i_1 
       (.CI(\add_ln76_3_reg_3167_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_3_reg_3167_reg[24]_i_1_n_0 ,\add_ln76_3_reg_3167_reg[24]_i_1_n_1 ,\add_ln76_3_reg_3167_reg[24]_i_1_n_2 ,\add_ln76_3_reg_3167_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_3_fu_1593_p2[24:21]),
        .S({\ic_3_reg_413_reg_n_0_[24] ,\ic_3_reg_413_reg_n_0_[23] ,\ic_3_reg_413_reg_n_0_[22] ,\ic_3_reg_413_reg_n_0_[21] }));
  FDRE \add_ln76_3_reg_3167_reg[25] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[25]),
        .Q(add_ln76_3_reg_3167[25]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[26] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[26]),
        .Q(add_ln76_3_reg_3167[26]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[27] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[27]),
        .Q(add_ln76_3_reg_3167[27]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[28] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[28]),
        .Q(add_ln76_3_reg_3167[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[28]_i_1 
       (.CI(\add_ln76_3_reg_3167_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_3_reg_3167_reg[28]_i_1_n_0 ,\add_ln76_3_reg_3167_reg[28]_i_1_n_1 ,\add_ln76_3_reg_3167_reg[28]_i_1_n_2 ,\add_ln76_3_reg_3167_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_3_fu_1593_p2[28:25]),
        .S({\ic_3_reg_413_reg_n_0_[28] ,\ic_3_reg_413_reg_n_0_[27] ,\ic_3_reg_413_reg_n_0_[26] ,\ic_3_reg_413_reg_n_0_[25] }));
  FDRE \add_ln76_3_reg_3167_reg[29] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[29]),
        .Q(add_ln76_3_reg_3167[29]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[2] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[2]),
        .Q(add_ln76_3_reg_3167[2]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[30] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[30]),
        .Q(add_ln76_3_reg_3167[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[30]_i_2 
       (.CI(\add_ln76_3_reg_3167_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_3_reg_3167_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_3_reg_3167_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_3_reg_3167_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_3_fu_1593_p2[30:29]}),
        .S({1'b0,1'b0,\ic_3_reg_413_reg_n_0_[30] ,\ic_3_reg_413_reg_n_0_[29] }));
  FDRE \add_ln76_3_reg_3167_reg[3] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[3]),
        .Q(add_ln76_3_reg_3167[3]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[4] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[4]),
        .Q(add_ln76_3_reg_3167[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_3_reg_3167_reg[4]_i_1_n_0 ,\add_ln76_3_reg_3167_reg[4]_i_1_n_1 ,\add_ln76_3_reg_3167_reg[4]_i_1_n_2 ,\add_ln76_3_reg_3167_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_3_reg_413_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_3_fu_1593_p2[4:1]),
        .S({\ic_3_reg_413_reg_n_0_[4] ,\ic_3_reg_413_reg_n_0_[3] ,\ic_3_reg_413_reg_n_0_[2] ,\ic_3_reg_413_reg_n_0_[1] }));
  FDRE \add_ln76_3_reg_3167_reg[5] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[5]),
        .Q(add_ln76_3_reg_3167[5]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[6] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[6]),
        .Q(add_ln76_3_reg_3167[6]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[7] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[7]),
        .Q(add_ln76_3_reg_3167[7]),
        .R(1'b0));
  FDRE \add_ln76_3_reg_3167_reg[8] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[8]),
        .Q(add_ln76_3_reg_3167[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_3_reg_3167_reg[8]_i_1 
       (.CI(\add_ln76_3_reg_3167_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_3_reg_3167_reg[8]_i_1_n_0 ,\add_ln76_3_reg_3167_reg[8]_i_1_n_1 ,\add_ln76_3_reg_3167_reg[8]_i_1_n_2 ,\add_ln76_3_reg_3167_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_3_fu_1593_p2[8:5]),
        .S({\ic_3_reg_413_reg_n_0_[8] ,\ic_3_reg_413_reg_n_0_[7] ,\ic_3_reg_413_reg_n_0_[6] ,\ic_3_reg_413_reg_n_0_[5] }));
  FDRE \add_ln76_3_reg_3167_reg[9] 
       (.C(ap_clk),
        .CE(p_39_in),
        .D(add_ln76_3_fu_1593_p2[9]),
        .Q(add_ln76_3_reg_3167[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_4_reg_3205[0]_i_1 
       (.I0(\ic_4_reg_446_reg_n_0_[0] ),
        .O(add_ln76_4_fu_1777_p2[0]));
  FDRE \add_ln76_4_reg_3205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[0]),
        .Q(add_ln76_4_reg_3205[0]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[10]),
        .Q(add_ln76_4_reg_3205[10]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[11]),
        .Q(add_ln76_4_reg_3205[11]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[12]),
        .Q(add_ln76_4_reg_3205[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[12]_i_1 
       (.CI(\add_ln76_4_reg_3205_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_4_reg_3205_reg[12]_i_1_n_0 ,\add_ln76_4_reg_3205_reg[12]_i_1_n_1 ,\add_ln76_4_reg_3205_reg[12]_i_1_n_2 ,\add_ln76_4_reg_3205_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_4_fu_1777_p2[12:9]),
        .S({\ic_4_reg_446_reg_n_0_[12] ,\ic_4_reg_446_reg_n_0_[11] ,\ic_4_reg_446_reg_n_0_[10] ,\ic_4_reg_446_reg_n_0_[9] }));
  FDRE \add_ln76_4_reg_3205_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[13]),
        .Q(add_ln76_4_reg_3205[13]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[14]),
        .Q(add_ln76_4_reg_3205[14]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[15]),
        .Q(add_ln76_4_reg_3205[15]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[16]),
        .Q(add_ln76_4_reg_3205[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[16]_i_1 
       (.CI(\add_ln76_4_reg_3205_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_4_reg_3205_reg[16]_i_1_n_0 ,\add_ln76_4_reg_3205_reg[16]_i_1_n_1 ,\add_ln76_4_reg_3205_reg[16]_i_1_n_2 ,\add_ln76_4_reg_3205_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_4_fu_1777_p2[16:13]),
        .S({\ic_4_reg_446_reg_n_0_[16] ,\ic_4_reg_446_reg_n_0_[15] ,\ic_4_reg_446_reg_n_0_[14] ,\ic_4_reg_446_reg_n_0_[13] }));
  FDRE \add_ln76_4_reg_3205_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[17]),
        .Q(add_ln76_4_reg_3205[17]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[18]),
        .Q(add_ln76_4_reg_3205[18]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[19]),
        .Q(add_ln76_4_reg_3205[19]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[1]),
        .Q(add_ln76_4_reg_3205[1]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[20]),
        .Q(add_ln76_4_reg_3205[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[20]_i_1 
       (.CI(\add_ln76_4_reg_3205_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_4_reg_3205_reg[20]_i_1_n_0 ,\add_ln76_4_reg_3205_reg[20]_i_1_n_1 ,\add_ln76_4_reg_3205_reg[20]_i_1_n_2 ,\add_ln76_4_reg_3205_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_4_fu_1777_p2[20:17]),
        .S({\ic_4_reg_446_reg_n_0_[20] ,\ic_4_reg_446_reg_n_0_[19] ,\ic_4_reg_446_reg_n_0_[18] ,\ic_4_reg_446_reg_n_0_[17] }));
  FDRE \add_ln76_4_reg_3205_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[21]),
        .Q(add_ln76_4_reg_3205[21]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[22]),
        .Q(add_ln76_4_reg_3205[22]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[23]),
        .Q(add_ln76_4_reg_3205[23]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[24]),
        .Q(add_ln76_4_reg_3205[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[24]_i_1 
       (.CI(\add_ln76_4_reg_3205_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_4_reg_3205_reg[24]_i_1_n_0 ,\add_ln76_4_reg_3205_reg[24]_i_1_n_1 ,\add_ln76_4_reg_3205_reg[24]_i_1_n_2 ,\add_ln76_4_reg_3205_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_4_fu_1777_p2[24:21]),
        .S({\ic_4_reg_446_reg_n_0_[24] ,\ic_4_reg_446_reg_n_0_[23] ,\ic_4_reg_446_reg_n_0_[22] ,\ic_4_reg_446_reg_n_0_[21] }));
  FDRE \add_ln76_4_reg_3205_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[25]),
        .Q(add_ln76_4_reg_3205[25]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[26]),
        .Q(add_ln76_4_reg_3205[26]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[27]),
        .Q(add_ln76_4_reg_3205[27]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[28]),
        .Q(add_ln76_4_reg_3205[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[28]_i_1 
       (.CI(\add_ln76_4_reg_3205_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_4_reg_3205_reg[28]_i_1_n_0 ,\add_ln76_4_reg_3205_reg[28]_i_1_n_1 ,\add_ln76_4_reg_3205_reg[28]_i_1_n_2 ,\add_ln76_4_reg_3205_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_4_fu_1777_p2[28:25]),
        .S({\ic_4_reg_446_reg_n_0_[28] ,\ic_4_reg_446_reg_n_0_[27] ,\ic_4_reg_446_reg_n_0_[26] ,\ic_4_reg_446_reg_n_0_[25] }));
  FDRE \add_ln76_4_reg_3205_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[29]),
        .Q(add_ln76_4_reg_3205[29]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[2]),
        .Q(add_ln76_4_reg_3205[2]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[30]),
        .Q(add_ln76_4_reg_3205[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[30]_i_1 
       (.CI(\add_ln76_4_reg_3205_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_4_reg_3205_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln76_4_reg_3205_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_4_reg_3205_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln76_4_fu_1777_p2[30:29]}),
        .S({1'b0,1'b0,\ic_4_reg_446_reg_n_0_[30] ,\ic_4_reg_446_reg_n_0_[29] }));
  FDRE \add_ln76_4_reg_3205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[3]),
        .Q(add_ln76_4_reg_3205[3]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[4]),
        .Q(add_ln76_4_reg_3205[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_4_reg_3205_reg[4]_i_1_n_0 ,\add_ln76_4_reg_3205_reg[4]_i_1_n_1 ,\add_ln76_4_reg_3205_reg[4]_i_1_n_2 ,\add_ln76_4_reg_3205_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_4_reg_446_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_4_fu_1777_p2[4:1]),
        .S({\ic_4_reg_446_reg_n_0_[4] ,\ic_4_reg_446_reg_n_0_[3] ,\ic_4_reg_446_reg_n_0_[2] ,\ic_4_reg_446_reg_n_0_[1] }));
  FDRE \add_ln76_4_reg_3205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[5]),
        .Q(add_ln76_4_reg_3205[5]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[6]),
        .Q(add_ln76_4_reg_3205[6]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[7]),
        .Q(add_ln76_4_reg_3205[7]),
        .R(1'b0));
  FDRE \add_ln76_4_reg_3205_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[8]),
        .Q(add_ln76_4_reg_3205[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_4_reg_3205_reg[8]_i_1 
       (.CI(\add_ln76_4_reg_3205_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_4_reg_3205_reg[8]_i_1_n_0 ,\add_ln76_4_reg_3205_reg[8]_i_1_n_1 ,\add_ln76_4_reg_3205_reg[8]_i_1_n_2 ,\add_ln76_4_reg_3205_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_4_fu_1777_p2[8:5]),
        .S({\ic_4_reg_446_reg_n_0_[8] ,\ic_4_reg_446_reg_n_0_[7] ,\ic_4_reg_446_reg_n_0_[6] ,\ic_4_reg_446_reg_n_0_[5] }));
  FDRE \add_ln76_4_reg_3205_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln76_4_fu_1777_p2[9]),
        .Q(add_ln76_4_reg_3205[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_5_reg_3233[0]_i_1 
       (.I0(\ic_5_reg_468_reg_n_0_[0] ),
        .O(add_ln76_5_fu_1962_p2[0]));
  FDRE \add_ln76_5_reg_3233_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[0]),
        .Q(add_ln76_5_reg_3233[0]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[10] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[10]),
        .Q(add_ln76_5_reg_3233[10]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[11] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[11]),
        .Q(add_ln76_5_reg_3233[11]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[12] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[12]),
        .Q(add_ln76_5_reg_3233[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[12]_i_1 
       (.CI(\add_ln76_5_reg_3233_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_5_reg_3233_reg[12]_i_1_n_0 ,\add_ln76_5_reg_3233_reg[12]_i_1_n_1 ,\add_ln76_5_reg_3233_reg[12]_i_1_n_2 ,\add_ln76_5_reg_3233_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_5_fu_1962_p2[12:9]),
        .S({\ic_5_reg_468_reg_n_0_[12] ,\ic_5_reg_468_reg_n_0_[11] ,\ic_5_reg_468_reg_n_0_[10] ,\ic_5_reg_468_reg_n_0_[9] }));
  FDRE \add_ln76_5_reg_3233_reg[13] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[13]),
        .Q(add_ln76_5_reg_3233[13]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[14] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[14]),
        .Q(add_ln76_5_reg_3233[14]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[15] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[15]),
        .Q(add_ln76_5_reg_3233[15]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[16] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[16]),
        .Q(add_ln76_5_reg_3233[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[16]_i_1 
       (.CI(\add_ln76_5_reg_3233_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_5_reg_3233_reg[16]_i_1_n_0 ,\add_ln76_5_reg_3233_reg[16]_i_1_n_1 ,\add_ln76_5_reg_3233_reg[16]_i_1_n_2 ,\add_ln76_5_reg_3233_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_5_fu_1962_p2[16:13]),
        .S({\ic_5_reg_468_reg_n_0_[16] ,\ic_5_reg_468_reg_n_0_[15] ,\ic_5_reg_468_reg_n_0_[14] ,\ic_5_reg_468_reg_n_0_[13] }));
  FDRE \add_ln76_5_reg_3233_reg[17] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[17]),
        .Q(add_ln76_5_reg_3233[17]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[18] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[18]),
        .Q(add_ln76_5_reg_3233[18]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[19] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[19]),
        .Q(add_ln76_5_reg_3233[19]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[1]),
        .Q(add_ln76_5_reg_3233[1]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[20] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[20]),
        .Q(add_ln76_5_reg_3233[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[20]_i_1 
       (.CI(\add_ln76_5_reg_3233_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_5_reg_3233_reg[20]_i_1_n_0 ,\add_ln76_5_reg_3233_reg[20]_i_1_n_1 ,\add_ln76_5_reg_3233_reg[20]_i_1_n_2 ,\add_ln76_5_reg_3233_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_5_fu_1962_p2[20:17]),
        .S({\ic_5_reg_468_reg_n_0_[20] ,\ic_5_reg_468_reg_n_0_[19] ,\ic_5_reg_468_reg_n_0_[18] ,\ic_5_reg_468_reg_n_0_[17] }));
  FDRE \add_ln76_5_reg_3233_reg[21] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[21]),
        .Q(add_ln76_5_reg_3233[21]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[22] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[22]),
        .Q(add_ln76_5_reg_3233[22]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[23] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[23]),
        .Q(add_ln76_5_reg_3233[23]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[24] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[24]),
        .Q(add_ln76_5_reg_3233[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[24]_i_1 
       (.CI(\add_ln76_5_reg_3233_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_5_reg_3233_reg[24]_i_1_n_0 ,\add_ln76_5_reg_3233_reg[24]_i_1_n_1 ,\add_ln76_5_reg_3233_reg[24]_i_1_n_2 ,\add_ln76_5_reg_3233_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_5_fu_1962_p2[24:21]),
        .S({\ic_5_reg_468_reg_n_0_[24] ,\ic_5_reg_468_reg_n_0_[23] ,\ic_5_reg_468_reg_n_0_[22] ,\ic_5_reg_468_reg_n_0_[21] }));
  FDRE \add_ln76_5_reg_3233_reg[25] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[25]),
        .Q(add_ln76_5_reg_3233[25]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[26] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[26]),
        .Q(add_ln76_5_reg_3233[26]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[27] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[27]),
        .Q(add_ln76_5_reg_3233[27]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[28] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[28]),
        .Q(add_ln76_5_reg_3233[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[28]_i_1 
       (.CI(\add_ln76_5_reg_3233_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_5_reg_3233_reg[28]_i_1_n_0 ,\add_ln76_5_reg_3233_reg[28]_i_1_n_1 ,\add_ln76_5_reg_3233_reg[28]_i_1_n_2 ,\add_ln76_5_reg_3233_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_5_fu_1962_p2[28:25]),
        .S({\ic_5_reg_468_reg_n_0_[28] ,\ic_5_reg_468_reg_n_0_[27] ,\ic_5_reg_468_reg_n_0_[26] ,\ic_5_reg_468_reg_n_0_[25] }));
  FDRE \add_ln76_5_reg_3233_reg[29] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[29]),
        .Q(add_ln76_5_reg_3233[29]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[2]),
        .Q(add_ln76_5_reg_3233[2]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[30] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[30]),
        .Q(add_ln76_5_reg_3233[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[30]_i_2 
       (.CI(\add_ln76_5_reg_3233_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_5_reg_3233_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_5_reg_3233_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_5_reg_3233_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_5_fu_1962_p2[30:29]}),
        .S({1'b0,1'b0,\ic_5_reg_468_reg_n_0_[30] ,\ic_5_reg_468_reg_n_0_[29] }));
  FDRE \add_ln76_5_reg_3233_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[3]),
        .Q(add_ln76_5_reg_3233[3]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[4]),
        .Q(add_ln76_5_reg_3233[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_5_reg_3233_reg[4]_i_1_n_0 ,\add_ln76_5_reg_3233_reg[4]_i_1_n_1 ,\add_ln76_5_reg_3233_reg[4]_i_1_n_2 ,\add_ln76_5_reg_3233_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_5_reg_468_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_5_fu_1962_p2[4:1]),
        .S({\ic_5_reg_468_reg_n_0_[4] ,\ic_5_reg_468_reg_n_0_[3] ,\ic_5_reg_468_reg_n_0_[2] ,\ic_5_reg_468_reg_n_0_[1] }));
  FDRE \add_ln76_5_reg_3233_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[5]),
        .Q(add_ln76_5_reg_3233[5]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[6]),
        .Q(add_ln76_5_reg_3233[6]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[7]),
        .Q(add_ln76_5_reg_3233[7]),
        .R(1'b0));
  FDRE \add_ln76_5_reg_3233_reg[8] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[8]),
        .Q(add_ln76_5_reg_3233[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_5_reg_3233_reg[8]_i_1 
       (.CI(\add_ln76_5_reg_3233_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_5_reg_3233_reg[8]_i_1_n_0 ,\add_ln76_5_reg_3233_reg[8]_i_1_n_1 ,\add_ln76_5_reg_3233_reg[8]_i_1_n_2 ,\add_ln76_5_reg_3233_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_5_fu_1962_p2[8:5]),
        .S({\ic_5_reg_468_reg_n_0_[8] ,\ic_5_reg_468_reg_n_0_[7] ,\ic_5_reg_468_reg_n_0_[6] ,\ic_5_reg_468_reg_n_0_[5] }));
  FDRE \add_ln76_5_reg_3233_reg[9] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(add_ln76_5_fu_1962_p2[9]),
        .Q(add_ln76_5_reg_3233[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_6_reg_3275[0]_i_1 
       (.I0(\ic_6_reg_501_reg_n_0_[0] ),
        .O(add_ln76_6_fu_2150_p2[0]));
  FDRE \add_ln76_6_reg_3275_reg[0] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[0]),
        .Q(add_ln76_6_reg_3275[0]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[10] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[10]),
        .Q(add_ln76_6_reg_3275[10]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[11] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[11]),
        .Q(add_ln76_6_reg_3275[11]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[12] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[12]),
        .Q(add_ln76_6_reg_3275[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[12]_i_1 
       (.CI(\add_ln76_6_reg_3275_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_6_reg_3275_reg[12]_i_1_n_0 ,\add_ln76_6_reg_3275_reg[12]_i_1_n_1 ,\add_ln76_6_reg_3275_reg[12]_i_1_n_2 ,\add_ln76_6_reg_3275_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_6_fu_2150_p2[12:9]),
        .S({\ic_6_reg_501_reg_n_0_[12] ,\ic_6_reg_501_reg_n_0_[11] ,\ic_6_reg_501_reg_n_0_[10] ,\ic_6_reg_501_reg_n_0_[9] }));
  FDRE \add_ln76_6_reg_3275_reg[13] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[13]),
        .Q(add_ln76_6_reg_3275[13]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[14] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[14]),
        .Q(add_ln76_6_reg_3275[14]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[15] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[15]),
        .Q(add_ln76_6_reg_3275[15]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[16] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[16]),
        .Q(add_ln76_6_reg_3275[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[16]_i_1 
       (.CI(\add_ln76_6_reg_3275_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_6_reg_3275_reg[16]_i_1_n_0 ,\add_ln76_6_reg_3275_reg[16]_i_1_n_1 ,\add_ln76_6_reg_3275_reg[16]_i_1_n_2 ,\add_ln76_6_reg_3275_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_6_fu_2150_p2[16:13]),
        .S({\ic_6_reg_501_reg_n_0_[16] ,\ic_6_reg_501_reg_n_0_[15] ,\ic_6_reg_501_reg_n_0_[14] ,\ic_6_reg_501_reg_n_0_[13] }));
  FDRE \add_ln76_6_reg_3275_reg[17] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[17]),
        .Q(add_ln76_6_reg_3275[17]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[18] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[18]),
        .Q(add_ln76_6_reg_3275[18]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[19] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[19]),
        .Q(add_ln76_6_reg_3275[19]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[1] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[1]),
        .Q(add_ln76_6_reg_3275[1]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[20] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[20]),
        .Q(add_ln76_6_reg_3275[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[20]_i_1 
       (.CI(\add_ln76_6_reg_3275_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_6_reg_3275_reg[20]_i_1_n_0 ,\add_ln76_6_reg_3275_reg[20]_i_1_n_1 ,\add_ln76_6_reg_3275_reg[20]_i_1_n_2 ,\add_ln76_6_reg_3275_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_6_fu_2150_p2[20:17]),
        .S({\ic_6_reg_501_reg_n_0_[20] ,\ic_6_reg_501_reg_n_0_[19] ,\ic_6_reg_501_reg_n_0_[18] ,\ic_6_reg_501_reg_n_0_[17] }));
  FDRE \add_ln76_6_reg_3275_reg[21] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[21]),
        .Q(add_ln76_6_reg_3275[21]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[22] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[22]),
        .Q(add_ln76_6_reg_3275[22]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[23] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[23]),
        .Q(add_ln76_6_reg_3275[23]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[24] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[24]),
        .Q(add_ln76_6_reg_3275[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[24]_i_1 
       (.CI(\add_ln76_6_reg_3275_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_6_reg_3275_reg[24]_i_1_n_0 ,\add_ln76_6_reg_3275_reg[24]_i_1_n_1 ,\add_ln76_6_reg_3275_reg[24]_i_1_n_2 ,\add_ln76_6_reg_3275_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_6_fu_2150_p2[24:21]),
        .S({\ic_6_reg_501_reg_n_0_[24] ,\ic_6_reg_501_reg_n_0_[23] ,\ic_6_reg_501_reg_n_0_[22] ,\ic_6_reg_501_reg_n_0_[21] }));
  FDRE \add_ln76_6_reg_3275_reg[25] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[25]),
        .Q(add_ln76_6_reg_3275[25]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[26] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[26]),
        .Q(add_ln76_6_reg_3275[26]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[27] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[27]),
        .Q(add_ln76_6_reg_3275[27]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[28] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[28]),
        .Q(add_ln76_6_reg_3275[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[28]_i_1 
       (.CI(\add_ln76_6_reg_3275_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_6_reg_3275_reg[28]_i_1_n_0 ,\add_ln76_6_reg_3275_reg[28]_i_1_n_1 ,\add_ln76_6_reg_3275_reg[28]_i_1_n_2 ,\add_ln76_6_reg_3275_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_6_fu_2150_p2[28:25]),
        .S({\ic_6_reg_501_reg_n_0_[28] ,\ic_6_reg_501_reg_n_0_[27] ,\ic_6_reg_501_reg_n_0_[26] ,\ic_6_reg_501_reg_n_0_[25] }));
  FDRE \add_ln76_6_reg_3275_reg[29] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[29]),
        .Q(add_ln76_6_reg_3275[29]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[2] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[2]),
        .Q(add_ln76_6_reg_3275[2]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[30] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[30]),
        .Q(add_ln76_6_reg_3275[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[30]_i_2 
       (.CI(\add_ln76_6_reg_3275_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_6_reg_3275_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_6_reg_3275_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_6_reg_3275_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_6_fu_2150_p2[30:29]}),
        .S({1'b0,1'b0,\ic_6_reg_501_reg_n_0_[30] ,\ic_6_reg_501_reg_n_0_[29] }));
  FDRE \add_ln76_6_reg_3275_reg[3] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[3]),
        .Q(add_ln76_6_reg_3275[3]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[4] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[4]),
        .Q(add_ln76_6_reg_3275[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_6_reg_3275_reg[4]_i_1_n_0 ,\add_ln76_6_reg_3275_reg[4]_i_1_n_1 ,\add_ln76_6_reg_3275_reg[4]_i_1_n_2 ,\add_ln76_6_reg_3275_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_6_reg_501_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_6_fu_2150_p2[4:1]),
        .S({\ic_6_reg_501_reg_n_0_[4] ,\ic_6_reg_501_reg_n_0_[3] ,\ic_6_reg_501_reg_n_0_[2] ,\ic_6_reg_501_reg_n_0_[1] }));
  FDRE \add_ln76_6_reg_3275_reg[5] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[5]),
        .Q(add_ln76_6_reg_3275[5]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[6] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[6]),
        .Q(add_ln76_6_reg_3275[6]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[7] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[7]),
        .Q(add_ln76_6_reg_3275[7]),
        .R(1'b0));
  FDRE \add_ln76_6_reg_3275_reg[8] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[8]),
        .Q(add_ln76_6_reg_3275[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_6_reg_3275_reg[8]_i_1 
       (.CI(\add_ln76_6_reg_3275_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_6_reg_3275_reg[8]_i_1_n_0 ,\add_ln76_6_reg_3275_reg[8]_i_1_n_1 ,\add_ln76_6_reg_3275_reg[8]_i_1_n_2 ,\add_ln76_6_reg_3275_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_6_fu_2150_p2[8:5]),
        .S({\ic_6_reg_501_reg_n_0_[8] ,\ic_6_reg_501_reg_n_0_[7] ,\ic_6_reg_501_reg_n_0_[6] ,\ic_6_reg_501_reg_n_0_[5] }));
  FDRE \add_ln76_6_reg_3275_reg[9] 
       (.C(ap_clk),
        .CE(p_28_in),
        .D(add_ln76_6_fu_2150_p2[9]),
        .Q(add_ln76_6_reg_3275[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_7_reg_3313[0]_i_1 
       (.I0(\ic_7_reg_534_reg_n_0_[0] ),
        .O(add_ln76_7_fu_2334_p2[0]));
  FDRE \add_ln76_7_reg_3313_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[0]),
        .Q(add_ln76_7_reg_3313[0]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[10] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[10]),
        .Q(add_ln76_7_reg_3313[10]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[11] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[11]),
        .Q(add_ln76_7_reg_3313[11]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[12] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[12]),
        .Q(add_ln76_7_reg_3313[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[12]_i_1 
       (.CI(\add_ln76_7_reg_3313_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_7_reg_3313_reg[12]_i_1_n_0 ,\add_ln76_7_reg_3313_reg[12]_i_1_n_1 ,\add_ln76_7_reg_3313_reg[12]_i_1_n_2 ,\add_ln76_7_reg_3313_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_7_fu_2334_p2[12:9]),
        .S({\ic_7_reg_534_reg_n_0_[12] ,\ic_7_reg_534_reg_n_0_[11] ,\ic_7_reg_534_reg_n_0_[10] ,\ic_7_reg_534_reg_n_0_[9] }));
  FDRE \add_ln76_7_reg_3313_reg[13] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[13]),
        .Q(add_ln76_7_reg_3313[13]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[14] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[14]),
        .Q(add_ln76_7_reg_3313[14]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[15] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[15]),
        .Q(add_ln76_7_reg_3313[15]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[16] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[16]),
        .Q(add_ln76_7_reg_3313[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[16]_i_1 
       (.CI(\add_ln76_7_reg_3313_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_7_reg_3313_reg[16]_i_1_n_0 ,\add_ln76_7_reg_3313_reg[16]_i_1_n_1 ,\add_ln76_7_reg_3313_reg[16]_i_1_n_2 ,\add_ln76_7_reg_3313_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_7_fu_2334_p2[16:13]),
        .S({\ic_7_reg_534_reg_n_0_[16] ,\ic_7_reg_534_reg_n_0_[15] ,\ic_7_reg_534_reg_n_0_[14] ,\ic_7_reg_534_reg_n_0_[13] }));
  FDRE \add_ln76_7_reg_3313_reg[17] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[17]),
        .Q(add_ln76_7_reg_3313[17]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[18] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[18]),
        .Q(add_ln76_7_reg_3313[18]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[19] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[19]),
        .Q(add_ln76_7_reg_3313[19]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[1]),
        .Q(add_ln76_7_reg_3313[1]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[20] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[20]),
        .Q(add_ln76_7_reg_3313[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[20]_i_1 
       (.CI(\add_ln76_7_reg_3313_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_7_reg_3313_reg[20]_i_1_n_0 ,\add_ln76_7_reg_3313_reg[20]_i_1_n_1 ,\add_ln76_7_reg_3313_reg[20]_i_1_n_2 ,\add_ln76_7_reg_3313_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_7_fu_2334_p2[20:17]),
        .S({\ic_7_reg_534_reg_n_0_[20] ,\ic_7_reg_534_reg_n_0_[19] ,\ic_7_reg_534_reg_n_0_[18] ,\ic_7_reg_534_reg_n_0_[17] }));
  FDRE \add_ln76_7_reg_3313_reg[21] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[21]),
        .Q(add_ln76_7_reg_3313[21]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[22] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[22]),
        .Q(add_ln76_7_reg_3313[22]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[23] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[23]),
        .Q(add_ln76_7_reg_3313[23]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[24] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[24]),
        .Q(add_ln76_7_reg_3313[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[24]_i_1 
       (.CI(\add_ln76_7_reg_3313_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_7_reg_3313_reg[24]_i_1_n_0 ,\add_ln76_7_reg_3313_reg[24]_i_1_n_1 ,\add_ln76_7_reg_3313_reg[24]_i_1_n_2 ,\add_ln76_7_reg_3313_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_7_fu_2334_p2[24:21]),
        .S({\ic_7_reg_534_reg_n_0_[24] ,\ic_7_reg_534_reg_n_0_[23] ,\ic_7_reg_534_reg_n_0_[22] ,\ic_7_reg_534_reg_n_0_[21] }));
  FDRE \add_ln76_7_reg_3313_reg[25] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[25]),
        .Q(add_ln76_7_reg_3313[25]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[26] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[26]),
        .Q(add_ln76_7_reg_3313[26]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[27] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[27]),
        .Q(add_ln76_7_reg_3313[27]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[28] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[28]),
        .Q(add_ln76_7_reg_3313[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[28]_i_1 
       (.CI(\add_ln76_7_reg_3313_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_7_reg_3313_reg[28]_i_1_n_0 ,\add_ln76_7_reg_3313_reg[28]_i_1_n_1 ,\add_ln76_7_reg_3313_reg[28]_i_1_n_2 ,\add_ln76_7_reg_3313_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_7_fu_2334_p2[28:25]),
        .S({\ic_7_reg_534_reg_n_0_[28] ,\ic_7_reg_534_reg_n_0_[27] ,\ic_7_reg_534_reg_n_0_[26] ,\ic_7_reg_534_reg_n_0_[25] }));
  FDRE \add_ln76_7_reg_3313_reg[29] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[29]),
        .Q(add_ln76_7_reg_3313[29]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[2]),
        .Q(add_ln76_7_reg_3313[2]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[30] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[30]),
        .Q(add_ln76_7_reg_3313[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[30]_i_2 
       (.CI(\add_ln76_7_reg_3313_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_7_reg_3313_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_7_reg_3313_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_7_reg_3313_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_7_fu_2334_p2[30:29]}),
        .S({1'b0,1'b0,\ic_7_reg_534_reg_n_0_[30] ,\ic_7_reg_534_reg_n_0_[29] }));
  FDRE \add_ln76_7_reg_3313_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[3]),
        .Q(add_ln76_7_reg_3313[3]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[4]),
        .Q(add_ln76_7_reg_3313[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_7_reg_3313_reg[4]_i_1_n_0 ,\add_ln76_7_reg_3313_reg[4]_i_1_n_1 ,\add_ln76_7_reg_3313_reg[4]_i_1_n_2 ,\add_ln76_7_reg_3313_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_7_reg_534_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_7_fu_2334_p2[4:1]),
        .S({\ic_7_reg_534_reg_n_0_[4] ,\ic_7_reg_534_reg_n_0_[3] ,\ic_7_reg_534_reg_n_0_[2] ,\ic_7_reg_534_reg_n_0_[1] }));
  FDRE \add_ln76_7_reg_3313_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[5]),
        .Q(add_ln76_7_reg_3313[5]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[6]),
        .Q(add_ln76_7_reg_3313[6]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[7]),
        .Q(add_ln76_7_reg_3313[7]),
        .R(1'b0));
  FDRE \add_ln76_7_reg_3313_reg[8] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[8]),
        .Q(add_ln76_7_reg_3313[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_7_reg_3313_reg[8]_i_1 
       (.CI(\add_ln76_7_reg_3313_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_7_reg_3313_reg[8]_i_1_n_0 ,\add_ln76_7_reg_3313_reg[8]_i_1_n_1 ,\add_ln76_7_reg_3313_reg[8]_i_1_n_2 ,\add_ln76_7_reg_3313_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_7_fu_2334_p2[8:5]),
        .S({\ic_7_reg_534_reg_n_0_[8] ,\ic_7_reg_534_reg_n_0_[7] ,\ic_7_reg_534_reg_n_0_[6] ,\ic_7_reg_534_reg_n_0_[5] }));
  FDRE \add_ln76_7_reg_3313_reg[9] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(add_ln76_7_fu_2334_p2[9]),
        .Q(add_ln76_7_reg_3313[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_8_reg_3355[0]_i_1 
       (.I0(\ic_8_reg_567_reg_n_0_[0] ),
        .O(add_ln76_8_fu_2522_p2[0]));
  FDRE \add_ln76_8_reg_3355_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[0]),
        .Q(add_ln76_8_reg_3355[0]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[10] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[10]),
        .Q(add_ln76_8_reg_3355[10]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[11] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[11]),
        .Q(add_ln76_8_reg_3355[11]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[12] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[12]),
        .Q(add_ln76_8_reg_3355[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[12]_i_1 
       (.CI(\add_ln76_8_reg_3355_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_8_reg_3355_reg[12]_i_1_n_0 ,\add_ln76_8_reg_3355_reg[12]_i_1_n_1 ,\add_ln76_8_reg_3355_reg[12]_i_1_n_2 ,\add_ln76_8_reg_3355_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_8_fu_2522_p2[12:9]),
        .S({\ic_8_reg_567_reg_n_0_[12] ,\ic_8_reg_567_reg_n_0_[11] ,\ic_8_reg_567_reg_n_0_[10] ,\ic_8_reg_567_reg_n_0_[9] }));
  FDRE \add_ln76_8_reg_3355_reg[13] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[13]),
        .Q(add_ln76_8_reg_3355[13]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[14] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[14]),
        .Q(add_ln76_8_reg_3355[14]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[15] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[15]),
        .Q(add_ln76_8_reg_3355[15]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[16] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[16]),
        .Q(add_ln76_8_reg_3355[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[16]_i_1 
       (.CI(\add_ln76_8_reg_3355_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_8_reg_3355_reg[16]_i_1_n_0 ,\add_ln76_8_reg_3355_reg[16]_i_1_n_1 ,\add_ln76_8_reg_3355_reg[16]_i_1_n_2 ,\add_ln76_8_reg_3355_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_8_fu_2522_p2[16:13]),
        .S({\ic_8_reg_567_reg_n_0_[16] ,\ic_8_reg_567_reg_n_0_[15] ,\ic_8_reg_567_reg_n_0_[14] ,\ic_8_reg_567_reg_n_0_[13] }));
  FDRE \add_ln76_8_reg_3355_reg[17] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[17]),
        .Q(add_ln76_8_reg_3355[17]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[18] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[18]),
        .Q(add_ln76_8_reg_3355[18]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[19] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[19]),
        .Q(add_ln76_8_reg_3355[19]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[1] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[1]),
        .Q(add_ln76_8_reg_3355[1]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[20] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[20]),
        .Q(add_ln76_8_reg_3355[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[20]_i_1 
       (.CI(\add_ln76_8_reg_3355_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_8_reg_3355_reg[20]_i_1_n_0 ,\add_ln76_8_reg_3355_reg[20]_i_1_n_1 ,\add_ln76_8_reg_3355_reg[20]_i_1_n_2 ,\add_ln76_8_reg_3355_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_8_fu_2522_p2[20:17]),
        .S({\ic_8_reg_567_reg_n_0_[20] ,\ic_8_reg_567_reg_n_0_[19] ,\ic_8_reg_567_reg_n_0_[18] ,\ic_8_reg_567_reg_n_0_[17] }));
  FDRE \add_ln76_8_reg_3355_reg[21] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[21]),
        .Q(add_ln76_8_reg_3355[21]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[22] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[22]),
        .Q(add_ln76_8_reg_3355[22]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[23] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[23]),
        .Q(add_ln76_8_reg_3355[23]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[24] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[24]),
        .Q(add_ln76_8_reg_3355[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[24]_i_1 
       (.CI(\add_ln76_8_reg_3355_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_8_reg_3355_reg[24]_i_1_n_0 ,\add_ln76_8_reg_3355_reg[24]_i_1_n_1 ,\add_ln76_8_reg_3355_reg[24]_i_1_n_2 ,\add_ln76_8_reg_3355_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_8_fu_2522_p2[24:21]),
        .S({\ic_8_reg_567_reg_n_0_[24] ,\ic_8_reg_567_reg_n_0_[23] ,\ic_8_reg_567_reg_n_0_[22] ,\ic_8_reg_567_reg_n_0_[21] }));
  FDRE \add_ln76_8_reg_3355_reg[25] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[25]),
        .Q(add_ln76_8_reg_3355[25]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[26] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[26]),
        .Q(add_ln76_8_reg_3355[26]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[27] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[27]),
        .Q(add_ln76_8_reg_3355[27]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[28] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[28]),
        .Q(add_ln76_8_reg_3355[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[28]_i_1 
       (.CI(\add_ln76_8_reg_3355_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_8_reg_3355_reg[28]_i_1_n_0 ,\add_ln76_8_reg_3355_reg[28]_i_1_n_1 ,\add_ln76_8_reg_3355_reg[28]_i_1_n_2 ,\add_ln76_8_reg_3355_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_8_fu_2522_p2[28:25]),
        .S({\ic_8_reg_567_reg_n_0_[28] ,\ic_8_reg_567_reg_n_0_[27] ,\ic_8_reg_567_reg_n_0_[26] ,\ic_8_reg_567_reg_n_0_[25] }));
  FDRE \add_ln76_8_reg_3355_reg[29] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[29]),
        .Q(add_ln76_8_reg_3355[29]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[2] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[2]),
        .Q(add_ln76_8_reg_3355[2]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[30] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[30]),
        .Q(add_ln76_8_reg_3355[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[30]_i_2 
       (.CI(\add_ln76_8_reg_3355_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_8_reg_3355_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_8_reg_3355_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_8_reg_3355_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_8_fu_2522_p2[30:29]}),
        .S({1'b0,1'b0,\ic_8_reg_567_reg_n_0_[30] ,\ic_8_reg_567_reg_n_0_[29] }));
  FDRE \add_ln76_8_reg_3355_reg[3] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[3]),
        .Q(add_ln76_8_reg_3355[3]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[4] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[4]),
        .Q(add_ln76_8_reg_3355[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_8_reg_3355_reg[4]_i_1_n_0 ,\add_ln76_8_reg_3355_reg[4]_i_1_n_1 ,\add_ln76_8_reg_3355_reg[4]_i_1_n_2 ,\add_ln76_8_reg_3355_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_8_reg_567_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_8_fu_2522_p2[4:1]),
        .S({\ic_8_reg_567_reg_n_0_[4] ,\ic_8_reg_567_reg_n_0_[3] ,\ic_8_reg_567_reg_n_0_[2] ,\ic_8_reg_567_reg_n_0_[1] }));
  FDRE \add_ln76_8_reg_3355_reg[5] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[5]),
        .Q(add_ln76_8_reg_3355[5]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[6] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[6]),
        .Q(add_ln76_8_reg_3355[6]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[7] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[7]),
        .Q(add_ln76_8_reg_3355[7]),
        .R(1'b0));
  FDRE \add_ln76_8_reg_3355_reg[8] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[8]),
        .Q(add_ln76_8_reg_3355[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_8_reg_3355_reg[8]_i_1 
       (.CI(\add_ln76_8_reg_3355_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_8_reg_3355_reg[8]_i_1_n_0 ,\add_ln76_8_reg_3355_reg[8]_i_1_n_1 ,\add_ln76_8_reg_3355_reg[8]_i_1_n_2 ,\add_ln76_8_reg_3355_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_8_fu_2522_p2[8:5]),
        .S({\ic_8_reg_567_reg_n_0_[8] ,\ic_8_reg_567_reg_n_0_[7] ,\ic_8_reg_567_reg_n_0_[6] ,\ic_8_reg_567_reg_n_0_[5] }));
  FDRE \add_ln76_8_reg_3355_reg[9] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(add_ln76_8_fu_2522_p2[9]),
        .Q(add_ln76_8_reg_3355[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_reg_3039[0]_i_1 
       (.I0(\ic_reg_315_reg_n_0_[0] ),
        .O(add_ln76_fu_1022_p2[0]));
  FDRE \add_ln76_reg_3039_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[0]),
        .Q(add_ln76_reg_3039[0]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[10] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[10]),
        .Q(add_ln76_reg_3039[10]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[11] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[11]),
        .Q(add_ln76_reg_3039[11]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[12] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[12]),
        .Q(add_ln76_reg_3039[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[12]_i_1 
       (.CI(\add_ln76_reg_3039_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_reg_3039_reg[12]_i_1_n_0 ,\add_ln76_reg_3039_reg[12]_i_1_n_1 ,\add_ln76_reg_3039_reg[12]_i_1_n_2 ,\add_ln76_reg_3039_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_fu_1022_p2[12:9]),
        .S({\ic_reg_315_reg_n_0_[12] ,\ic_reg_315_reg_n_0_[11] ,\ic_reg_315_reg_n_0_[10] ,\ic_reg_315_reg_n_0_[9] }));
  FDRE \add_ln76_reg_3039_reg[13] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[13]),
        .Q(add_ln76_reg_3039[13]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[14] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[14]),
        .Q(add_ln76_reg_3039[14]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[15] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[15]),
        .Q(add_ln76_reg_3039[15]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[16] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[16]),
        .Q(add_ln76_reg_3039[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[16]_i_1 
       (.CI(\add_ln76_reg_3039_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_reg_3039_reg[16]_i_1_n_0 ,\add_ln76_reg_3039_reg[16]_i_1_n_1 ,\add_ln76_reg_3039_reg[16]_i_1_n_2 ,\add_ln76_reg_3039_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_fu_1022_p2[16:13]),
        .S({\ic_reg_315_reg_n_0_[16] ,\ic_reg_315_reg_n_0_[15] ,\ic_reg_315_reg_n_0_[14] ,\ic_reg_315_reg_n_0_[13] }));
  FDRE \add_ln76_reg_3039_reg[17] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[17]),
        .Q(add_ln76_reg_3039[17]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[18] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[18]),
        .Q(add_ln76_reg_3039[18]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[19] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[19]),
        .Q(add_ln76_reg_3039[19]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[1] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[1]),
        .Q(add_ln76_reg_3039[1]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[20] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[20]),
        .Q(add_ln76_reg_3039[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[20]_i_1 
       (.CI(\add_ln76_reg_3039_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_reg_3039_reg[20]_i_1_n_0 ,\add_ln76_reg_3039_reg[20]_i_1_n_1 ,\add_ln76_reg_3039_reg[20]_i_1_n_2 ,\add_ln76_reg_3039_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_fu_1022_p2[20:17]),
        .S({\ic_reg_315_reg_n_0_[20] ,\ic_reg_315_reg_n_0_[19] ,\ic_reg_315_reg_n_0_[18] ,\ic_reg_315_reg_n_0_[17] }));
  FDRE \add_ln76_reg_3039_reg[21] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[21]),
        .Q(add_ln76_reg_3039[21]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[22] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[22]),
        .Q(add_ln76_reg_3039[22]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[23] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[23]),
        .Q(add_ln76_reg_3039[23]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[24] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[24]),
        .Q(add_ln76_reg_3039[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[24]_i_1 
       (.CI(\add_ln76_reg_3039_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_reg_3039_reg[24]_i_1_n_0 ,\add_ln76_reg_3039_reg[24]_i_1_n_1 ,\add_ln76_reg_3039_reg[24]_i_1_n_2 ,\add_ln76_reg_3039_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_fu_1022_p2[24:21]),
        .S({\ic_reg_315_reg_n_0_[24] ,\ic_reg_315_reg_n_0_[23] ,\ic_reg_315_reg_n_0_[22] ,\ic_reg_315_reg_n_0_[21] }));
  FDRE \add_ln76_reg_3039_reg[25] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[25]),
        .Q(add_ln76_reg_3039[25]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[26] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[26]),
        .Q(add_ln76_reg_3039[26]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[27] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[27]),
        .Q(add_ln76_reg_3039[27]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[28] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[28]),
        .Q(add_ln76_reg_3039[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[28]_i_1 
       (.CI(\add_ln76_reg_3039_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_reg_3039_reg[28]_i_1_n_0 ,\add_ln76_reg_3039_reg[28]_i_1_n_1 ,\add_ln76_reg_3039_reg[28]_i_1_n_2 ,\add_ln76_reg_3039_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_fu_1022_p2[28:25]),
        .S({\ic_reg_315_reg_n_0_[28] ,\ic_reg_315_reg_n_0_[27] ,\ic_reg_315_reg_n_0_[26] ,\ic_reg_315_reg_n_0_[25] }));
  FDRE \add_ln76_reg_3039_reg[29] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[29]),
        .Q(add_ln76_reg_3039[29]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[2] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[2]),
        .Q(add_ln76_reg_3039[2]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[30] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[30]),
        .Q(add_ln76_reg_3039[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[30]_i_2 
       (.CI(\add_ln76_reg_3039_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln76_reg_3039_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln76_reg_3039_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_reg_3039_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln76_fu_1022_p2[30:29]}),
        .S({1'b0,1'b0,\ic_reg_315_reg_n_0_[30] ,\ic_reg_315_reg_n_0_[29] }));
  FDRE \add_ln76_reg_3039_reg[3] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[3]),
        .Q(add_ln76_reg_3039[3]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[4] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[4]),
        .Q(add_ln76_reg_3039[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_reg_3039_reg[4]_i_1_n_0 ,\add_ln76_reg_3039_reg[4]_i_1_n_1 ,\add_ln76_reg_3039_reg[4]_i_1_n_2 ,\add_ln76_reg_3039_reg[4]_i_1_n_3 }),
        .CYINIT(\ic_reg_315_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_fu_1022_p2[4:1]),
        .S({\ic_reg_315_reg_n_0_[4] ,\ic_reg_315_reg_n_0_[3] ,\ic_reg_315_reg_n_0_[2] ,\ic_reg_315_reg_n_0_[1] }));
  FDRE \add_ln76_reg_3039_reg[5] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[5]),
        .Q(add_ln76_reg_3039[5]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[6] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[6]),
        .Q(add_ln76_reg_3039[6]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[7] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[7]),
        .Q(add_ln76_reg_3039[7]),
        .R(1'b0));
  FDRE \add_ln76_reg_3039_reg[8] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[8]),
        .Q(add_ln76_reg_3039[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_reg_3039_reg[8]_i_1 
       (.CI(\add_ln76_reg_3039_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_reg_3039_reg[8]_i_1_n_0 ,\add_ln76_reg_3039_reg[8]_i_1_n_1 ,\add_ln76_reg_3039_reg[8]_i_1_n_2 ,\add_ln76_reg_3039_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_fu_1022_p2[8:5]),
        .S({\ic_reg_315_reg_n_0_[8] ,\ic_reg_315_reg_n_0_[7] ,\ic_reg_315_reg_n_0_[6] ,\ic_reg_315_reg_n_0_[5] }));
  FDRE \add_ln76_reg_3039_reg[9] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(add_ln76_fu_1022_p2[9]),
        .Q(add_ln76_reg_3039[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(icmp_ln76_4_fu_1772_p2),
        .I1(ap_CS_fsm_state30),
        .O(ap_NS_fsm[30]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(bias_Rst_B));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(bias_Rst_B));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[10]_INST_0 
       (.I0(oc_fu_160[9]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [10]),
        .O(\^bias_Addr_A [10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[11]_INST_0 
       (.I0(oc_fu_160[10]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [11]),
        .O(\^bias_Addr_A [11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[12]_INST_0 
       (.I0(oc_fu_160[11]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [12]),
        .O(\^bias_Addr_A [12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[13]_INST_0 
       (.I0(oc_fu_160[12]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [13]),
        .O(\^bias_Addr_A [13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[14]_INST_0 
       (.I0(oc_fu_160[13]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [14]),
        .O(\^bias_Addr_A [14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[15]_INST_0 
       (.I0(oc_fu_160[14]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [15]),
        .O(\^bias_Addr_A [15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[16]_INST_0 
       (.I0(oc_fu_160[15]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [16]),
        .O(\^bias_Addr_A [16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[17]_INST_0 
       (.I0(oc_fu_160[16]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [17]),
        .O(\^bias_Addr_A [17]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[18]_INST_0 
       (.I0(oc_fu_160[17]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [18]),
        .O(\^bias_Addr_A [18]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[19]_INST_0 
       (.I0(oc_fu_160[18]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [19]),
        .O(\^bias_Addr_A [19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bias_Addr_A[1]_INST_0 
       (.I0(ap_CS_fsm_state10),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[0]),
        .O(\^bias_Addr_A [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[20]_INST_0 
       (.I0(oc_fu_160[19]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [20]),
        .O(\^bias_Addr_A [20]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[21]_INST_0 
       (.I0(oc_fu_160[20]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [21]),
        .O(\^bias_Addr_A [21]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[22]_INST_0 
       (.I0(oc_fu_160[21]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [22]),
        .O(\^bias_Addr_A [22]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[23]_INST_0 
       (.I0(oc_fu_160[22]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [23]),
        .O(\^bias_Addr_A [23]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[24]_INST_0 
       (.I0(oc_fu_160[23]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [24]),
        .O(\^bias_Addr_A [24]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[25]_INST_0 
       (.I0(oc_fu_160[24]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [25]),
        .O(\^bias_Addr_A [25]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[26]_INST_0 
       (.I0(oc_fu_160[25]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [26]),
        .O(\^bias_Addr_A [26]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[27]_INST_0 
       (.I0(oc_fu_160[26]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [27]),
        .O(\^bias_Addr_A [27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[28]_INST_0 
       (.I0(oc_fu_160[27]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [28]),
        .O(\^bias_Addr_A [28]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[29]_INST_0 
       (.I0(oc_fu_160[28]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [29]),
        .O(\^bias_Addr_A [29]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[2]_INST_0 
       (.I0(oc_fu_160[1]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [2]),
        .O(\^bias_Addr_A [2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[30]_INST_0 
       (.I0(oc_fu_160[29]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [30]),
        .O(\^bias_Addr_A [30]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[31]_INST_0 
       (.I0(oc_fu_160[30]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [31]),
        .O(\^bias_Addr_A [31]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[3]_INST_0 
       (.I0(oc_fu_160[2]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [3]),
        .O(\^bias_Addr_A [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[4]_INST_0 
       (.I0(oc_fu_160[3]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [4]),
        .O(\^bias_Addr_A [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[5]_INST_0 
       (.I0(oc_fu_160[4]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [5]),
        .O(\^bias_Addr_A [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[6]_INST_0 
       (.I0(oc_fu_160[5]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [6]),
        .O(\^bias_Addr_A [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[7]_INST_0 
       (.I0(oc_fu_160[6]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [7]),
        .O(\^bias_Addr_A [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[8]_INST_0 
       (.I0(oc_fu_160[7]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [8]),
        .O(\^bias_Addr_A [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bias_Addr_A[9]_INST_0 
       (.I0(oc_fu_160[8]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(ap_CS_fsm_state10),
        .I3(\^bias_Addr_B [9]),
        .O(\^bias_Addr_A [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[18]_INST_0 
       (.CI(mul_mul_16s_16s_16_4_1_U3_n_49),
        .CO({\bias_Addr_B[18]_INST_0_n_0 ,\bias_Addr_B[18]_INST_0_n_1 ,\bias_Addr_B[18]_INST_0_n_2 ,\bias_Addr_B[18]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\^bias_Addr_B [21:18]),
        .S(oc_fu_160[20:17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bias_Addr_B[1]_INST_0 
       (.I0(oc_fu_160[0]),
        .O(\^bias_Addr_B [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[22]_INST_0 
       (.CI(\bias_Addr_B[18]_INST_0_n_0 ),
        .CO({\bias_Addr_B[22]_INST_0_n_0 ,\bias_Addr_B[22]_INST_0_n_1 ,\bias_Addr_B[22]_INST_0_n_2 ,\bias_Addr_B[22]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\^bias_Addr_B [25:22]),
        .S(oc_fu_160[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[26]_INST_0 
       (.CI(\bias_Addr_B[22]_INST_0_n_0 ),
        .CO({\bias_Addr_B[26]_INST_0_n_0 ,\bias_Addr_B[26]_INST_0_n_1 ,\bias_Addr_B[26]_INST_0_n_2 ,\bias_Addr_B[26]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\^bias_Addr_B [29:26]),
        .S(oc_fu_160[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[30]_INST_0 
       (.CI(\bias_Addr_B[26]_INST_0_n_0 ),
        .CO({\NLW_bias_Addr_B[30]_INST_0_CO_UNCONNECTED [3:1],\bias_Addr_B[30]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bias_Addr_B[30]_INST_0_O_UNCONNECTED [3:2],\^bias_Addr_B [31:30]}),
        .S({1'b0,1'b0,oc_fu_160[30:29]}));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge126_reg_3032[0]_i_1 
       (.I0(cmp26_not_fu_999_p2),
        .I1(select_ln56_3_reg_2982),
        .O(brmerge126_fu_1004_p2));
  FDRE \brmerge126_reg_3032_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(brmerge126_fu_1004_p2),
        .Q(brmerge126_reg_3032),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge136_reg_3102[0]_i_1 
       (.I0(rev138_fu_1267_p2),
        .I1(select_ln56_3_reg_2982),
        .O(brmerge136_fu_1273_p2));
  FDRE \brmerge136_reg_3102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(brmerge136_fu_1273_p2),
        .Q(brmerge136_reg_3102),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \brmerge145_reg_3248[0]_i_1 
       (.I0(select_ln56_4_reg_2988),
        .I1(cmp26_not_reg_3027),
        .I2(ap_CS_fsm_state34),
        .I3(icmp_ln76_5_fu_1957_p2),
        .I4(brmerge145_reg_3248),
        .O(\brmerge145_reg_3248[0]_i_1_n_0 ));
  FDRE \brmerge145_reg_3248_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge145_reg_3248[0]_i_1_n_0 ),
        .Q(brmerge145_reg_3248),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \brmerge155_reg_3328[0]_i_1 
       (.I0(select_ln56_4_reg_2988),
        .I1(rev138_reg_3097),
        .I2(ap_CS_fsm_state42),
        .I3(icmp_ln76_7_fu_2329_p2),
        .I4(brmerge155_reg_3328),
        .O(\brmerge155_reg_3328[0]_i_1_n_0 ));
  FDRE \brmerge155_reg_3328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge155_reg_3328[0]_i_1_n_0 ),
        .Q(brmerge155_reg_3328),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cmp23_not_reg_2905[0]_i_1 
       (.I0(\cmp23_not_reg_2905[0]_i_2_n_0 ),
        .I1(\cmp23_not_reg_2905[0]_i_3_n_0 ),
        .I2(ap_CS_fsm_state10),
        .I3(\cmp23_not_reg_2905_reg_n_0_[0] ),
        .O(\cmp23_not_reg_2905[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cmp23_not_reg_2905[0]_i_2 
       (.I0(oh_fu_152[28]),
        .I1(oh_fu_152[29]),
        .I2(oh_fu_152[26]),
        .I3(oh_fu_152[27]),
        .I4(oh_fu_152[30]),
        .I5(ap_CS_fsm_state10),
        .O(\cmp23_not_reg_2905[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \cmp23_not_reg_2905[0]_i_3 
       (.I0(\cmp23_not_reg_2905[0]_i_4_n_0 ),
        .I1(\cmp23_not_reg_2905[0]_i_5_n_0 ),
        .I2(\cmp23_not_reg_2905[0]_i_6_n_0 ),
        .I3(\cmp23_not_reg_2905[0]_i_7_n_0 ),
        .I4(oh_fu_152[0]),
        .I5(oh_fu_152[1]),
        .O(\cmp23_not_reg_2905[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp23_not_reg_2905[0]_i_4 
       (.I0(oh_fu_152[22]),
        .I1(oh_fu_152[23]),
        .I2(oh_fu_152[20]),
        .I3(oh_fu_152[21]),
        .I4(oh_fu_152[25]),
        .I5(oh_fu_152[24]),
        .O(\cmp23_not_reg_2905[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp23_not_reg_2905[0]_i_5 
       (.I0(oh_fu_152[16]),
        .I1(oh_fu_152[17]),
        .I2(oh_fu_152[14]),
        .I3(oh_fu_152[15]),
        .I4(oh_fu_152[19]),
        .I5(oh_fu_152[18]),
        .O(\cmp23_not_reg_2905[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp23_not_reg_2905[0]_i_6 
       (.I0(oh_fu_152[10]),
        .I1(oh_fu_152[11]),
        .I2(oh_fu_152[8]),
        .I3(oh_fu_152[9]),
        .I4(oh_fu_152[13]),
        .I5(oh_fu_152[12]),
        .O(\cmp23_not_reg_2905[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp23_not_reg_2905[0]_i_7 
       (.I0(oh_fu_152[4]),
        .I1(oh_fu_152[5]),
        .I2(oh_fu_152[2]),
        .I3(oh_fu_152[3]),
        .I4(oh_fu_152[7]),
        .I5(oh_fu_152[6]),
        .O(\cmp23_not_reg_2905[0]_i_7_n_0 ));
  FDRE \cmp23_not_reg_2905_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp23_not_reg_2905[0]_i_1_n_0 ),
        .Q(\cmp23_not_reg_2905_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \cmp26_not_reg_3027[0]_i_1 
       (.I0(\cmp26_not_reg_3027[0]_i_2_n_0 ),
        .I1(\cmp26_not_reg_3027[0]_i_3_n_0 ),
        .I2(\cmp26_not_reg_3027[0]_i_4_n_0 ),
        .I3(\cmp26_not_reg_3027[0]_i_5_n_0 ),
        .I4(\select_ln56_reg_2964_reg_n_0_[0] ),
        .I5(\cmp26_not_reg_3027[0]_i_6_n_0 ),
        .O(cmp26_not_fu_999_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp26_not_reg_3027[0]_i_2 
       (.I0(\select_ln56_reg_2964_reg_n_0_[27] ),
        .I1(\select_ln56_reg_2964_reg_n_0_[28] ),
        .I2(\select_ln56_reg_2964_reg_n_0_[25] ),
        .I3(\select_ln56_reg_2964_reg_n_0_[26] ),
        .I4(\select_ln56_reg_2964_reg_n_0_[30] ),
        .I5(\select_ln56_reg_2964_reg_n_0_[29] ),
        .O(\cmp26_not_reg_3027[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp26_not_reg_3027[0]_i_3 
       (.I0(\select_ln56_reg_2964_reg_n_0_[9] ),
        .I1(\select_ln56_reg_2964_reg_n_0_[10] ),
        .I2(\select_ln56_reg_2964_reg_n_0_[7] ),
        .I3(\select_ln56_reg_2964_reg_n_0_[8] ),
        .I4(\select_ln56_reg_2964_reg_n_0_[12] ),
        .I5(\select_ln56_reg_2964_reg_n_0_[11] ),
        .O(\cmp26_not_reg_3027[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp26_not_reg_3027[0]_i_4 
       (.I0(\select_ln56_reg_2964_reg_n_0_[3] ),
        .I1(\select_ln56_reg_2964_reg_n_0_[4] ),
        .I2(\select_ln56_reg_2964_reg_n_0_[1] ),
        .I3(\select_ln56_reg_2964_reg_n_0_[2] ),
        .I4(\select_ln56_reg_2964_reg_n_0_[6] ),
        .I5(\select_ln56_reg_2964_reg_n_0_[5] ),
        .O(\cmp26_not_reg_3027[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp26_not_reg_3027[0]_i_5 
       (.I0(\select_ln56_reg_2964_reg_n_0_[21] ),
        .I1(\select_ln56_reg_2964_reg_n_0_[22] ),
        .I2(\select_ln56_reg_2964_reg_n_0_[19] ),
        .I3(\select_ln56_reg_2964_reg_n_0_[20] ),
        .I4(\select_ln56_reg_2964_reg_n_0_[24] ),
        .I5(\select_ln56_reg_2964_reg_n_0_[23] ),
        .O(\cmp26_not_reg_3027[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp26_not_reg_3027[0]_i_6 
       (.I0(\select_ln56_reg_2964_reg_n_0_[15] ),
        .I1(\select_ln56_reg_2964_reg_n_0_[16] ),
        .I2(\select_ln56_reg_2964_reg_n_0_[13] ),
        .I3(\select_ln56_reg_2964_reg_n_0_[14] ),
        .I4(\select_ln56_reg_2964_reg_n_0_[18] ),
        .I5(\select_ln56_reg_2964_reg_n_0_[17] ),
        .O(\cmp26_not_reg_3027[0]_i_6_n_0 ));
  FDRE \cmp26_not_reg_3027_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(cmp26_not_fu_999_p2),
        .Q(cmp26_not_reg_3027),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_control_s_axi control_s_axi_U
       (.CO(icmp_ln52_fu_752_p2),
        .D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_0_[6] ,\ap_CS_fsm_reg_n_0_[5] ,\ap_CS_fsm_reg_n_0_[4] ,\ap_CS_fsm_reg_n_0_[3] ,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_0_[1] ,ap_CS_fsm_state1}),
        .SR(ap_NS_fsm153_out),
        .\ap_CS_fsm_reg[22] (control_s_axi_U_n_3),
        .\ap_CS_fsm_reg[30] (control_s_axi_U_n_4),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bias_Rst_B),
        .ap_start(ap_start),
        .height(height),
        .icmp_fu_621_p2(icmp_fu_621_p2),
        .in_channels(in_channels),
        .int_ap_start_reg_0(bias_EN_B),
        .int_ap_start_reg_i_2_0(mul_ln26_1_reg_2869),
        .int_ap_start_reg_i_2_1(indvar_flatten41_fu_164),
        .interrupt(interrupt),
        .out_channels(out_channels),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .width(width));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_10 
       (.I0(width_read_reg_2818[24]),
        .I1(width_read_reg_2818[25]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_11 
       (.I0(width_read_reg_2818[22]),
        .I1(width_read_reg_2818[23]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_12 
       (.I0(width_read_reg_2818[20]),
        .I1(width_read_reg_2818[21]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_13 
       (.I0(width_read_reg_2818[18]),
        .I1(width_read_reg_2818[19]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_14 
       (.I0(width_read_reg_2818[25]),
        .I1(width_read_reg_2818[24]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_15 
       (.I0(width_read_reg_2818[23]),
        .I1(width_read_reg_2818[22]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_16 
       (.I0(width_read_reg_2818[21]),
        .I1(width_read_reg_2818[20]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_17 
       (.I0(width_read_reg_2818[19]),
        .I1(width_read_reg_2818[18]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_19 
       (.I0(width_read_reg_2818[16]),
        .I1(width_read_reg_2818[17]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_20 
       (.I0(width_read_reg_2818[14]),
        .I1(width_read_reg_2818[15]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_21 
       (.I0(width_read_reg_2818[12]),
        .I1(width_read_reg_2818[13]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_22 
       (.I0(width_read_reg_2818[10]),
        .I1(width_read_reg_2818[11]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_23 
       (.I0(width_read_reg_2818[17]),
        .I1(width_read_reg_2818[16]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_24 
       (.I0(width_read_reg_2818[15]),
        .I1(width_read_reg_2818[14]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_25 
       (.I0(width_read_reg_2818[13]),
        .I1(width_read_reg_2818[12]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_26 
       (.I0(width_read_reg_2818[11]),
        .I1(width_read_reg_2818[10]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_27 
       (.I0(width_read_reg_2818[0]),
        .I1(width_read_reg_2818[1]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_28 
       (.I0(width_read_reg_2818[8]),
        .I1(width_read_reg_2818[9]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_29 
       (.I0(width_read_reg_2818[6]),
        .I1(width_read_reg_2818[7]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond21410_mid138_reg_2874[0]_i_3 
       (.I0(width_read_reg_2818[30]),
        .I1(width_read_reg_2818[31]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_30 
       (.I0(width_read_reg_2818[4]),
        .I1(width_read_reg_2818[5]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_31 
       (.I0(width_read_reg_2818[2]),
        .I1(width_read_reg_2818[3]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_32 
       (.I0(width_read_reg_2818[9]),
        .I1(width_read_reg_2818[8]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_33 
       (.I0(width_read_reg_2818[7]),
        .I1(width_read_reg_2818[6]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_34 
       (.I0(width_read_reg_2818[5]),
        .I1(width_read_reg_2818[4]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_35 
       (.I0(width_read_reg_2818[3]),
        .I1(width_read_reg_2818[2]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_4 
       (.I0(width_read_reg_2818[28]),
        .I1(width_read_reg_2818[29]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \exitcond21410_mid138_reg_2874[0]_i_5 
       (.I0(width_read_reg_2818[26]),
        .I1(width_read_reg_2818[27]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_6 
       (.I0(width_read_reg_2818[30]),
        .I1(width_read_reg_2818[31]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_7 
       (.I0(width_read_reg_2818[29]),
        .I1(width_read_reg_2818[28]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond21410_mid138_reg_2874[0]_i_8 
       (.I0(width_read_reg_2818[27]),
        .I1(width_read_reg_2818[26]),
        .O(\exitcond21410_mid138_reg_2874[0]_i_8_n_0 ));
  FDRE \exitcond21410_mid138_reg_2874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(exitcond21410_mid138_fu_676_p2),
        .Q(exitcond21410_mid138_reg_2874),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \exitcond21410_mid138_reg_2874_reg[0]_i_1 
       (.CI(\exitcond21410_mid138_reg_2874_reg[0]_i_2_n_0 ),
        .CO({\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_1_CO_UNCONNECTED [3],exitcond21410_mid138_fu_676_p2,\exitcond21410_mid138_reg_2874_reg[0]_i_1_n_2 ,\exitcond21410_mid138_reg_2874_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\exitcond21410_mid138_reg_2874[0]_i_3_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_4_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_5_n_0 }),
        .O(\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond21410_mid138_reg_2874[0]_i_6_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_7_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \exitcond21410_mid138_reg_2874_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\exitcond21410_mid138_reg_2874_reg[0]_i_18_n_0 ,\exitcond21410_mid138_reg_2874_reg[0]_i_18_n_1 ,\exitcond21410_mid138_reg_2874_reg[0]_i_18_n_2 ,\exitcond21410_mid138_reg_2874_reg[0]_i_18_n_3 }),
        .CYINIT(\exitcond21410_mid138_reg_2874[0]_i_27_n_0 ),
        .DI({\exitcond21410_mid138_reg_2874[0]_i_28_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_29_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_30_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_31_n_0 }),
        .O(\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\exitcond21410_mid138_reg_2874[0]_i_32_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_33_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_34_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_35_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \exitcond21410_mid138_reg_2874_reg[0]_i_2 
       (.CI(\exitcond21410_mid138_reg_2874_reg[0]_i_9_n_0 ),
        .CO({\exitcond21410_mid138_reg_2874_reg[0]_i_2_n_0 ,\exitcond21410_mid138_reg_2874_reg[0]_i_2_n_1 ,\exitcond21410_mid138_reg_2874_reg[0]_i_2_n_2 ,\exitcond21410_mid138_reg_2874_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\exitcond21410_mid138_reg_2874[0]_i_10_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_11_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_12_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_13_n_0 }),
        .O(\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\exitcond21410_mid138_reg_2874[0]_i_14_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_15_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_16_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \exitcond21410_mid138_reg_2874_reg[0]_i_9 
       (.CI(\exitcond21410_mid138_reg_2874_reg[0]_i_18_n_0 ),
        .CO({\exitcond21410_mid138_reg_2874_reg[0]_i_9_n_0 ,\exitcond21410_mid138_reg_2874_reg[0]_i_9_n_1 ,\exitcond21410_mid138_reg_2874_reg[0]_i_9_n_2 ,\exitcond21410_mid138_reg_2874_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\exitcond21410_mid138_reg_2874[0]_i_19_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_20_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_21_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_22_n_0 }),
        .O(\NLW_exitcond21410_mid138_reg_2874_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\exitcond21410_mid138_reg_2874[0]_i_23_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_24_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_25_n_0 ,\exitcond21410_mid138_reg_2874[0]_i_26_n_0 }));
  FDRE \height_read_reg_2826_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[0]),
        .Q(height_read_reg_2826[0]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[10]),
        .Q(height_read_reg_2826[10]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[11]),
        .Q(height_read_reg_2826[11]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[12]),
        .Q(height_read_reg_2826[12]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[13]),
        .Q(height_read_reg_2826[13]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[14]),
        .Q(height_read_reg_2826[14]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[15]),
        .Q(height_read_reg_2826[15]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[16]),
        .Q(height_read_reg_2826[16]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[17]),
        .Q(height_read_reg_2826[17]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[18]),
        .Q(height_read_reg_2826[18]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[19]),
        .Q(height_read_reg_2826[19]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[1]),
        .Q(height_read_reg_2826[1]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[20]),
        .Q(height_read_reg_2826[20]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[21]),
        .Q(height_read_reg_2826[21]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[22]),
        .Q(height_read_reg_2826[22]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[23]),
        .Q(height_read_reg_2826[23]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[24]),
        .Q(height_read_reg_2826[24]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[25]),
        .Q(height_read_reg_2826[25]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[26]),
        .Q(height_read_reg_2826[26]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[27]),
        .Q(height_read_reg_2826[27]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[28]),
        .Q(height_read_reg_2826[28]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[29]),
        .Q(height_read_reg_2826[29]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[2]),
        .Q(height_read_reg_2826[2]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[30]),
        .Q(height_read_reg_2826[30]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[31]),
        .Q(height_read_reg_2826[31]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[3]),
        .Q(height_read_reg_2826[3]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[4]),
        .Q(height_read_reg_2826[4]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[5]),
        .Q(height_read_reg_2826[5]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[6]),
        .Q(height_read_reg_2826[6]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[7]),
        .Q(height_read_reg_2826[7]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[8]),
        .Q(height_read_reg_2826[8]),
        .R(1'b0));
  FDRE \height_read_reg_2826_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[9]),
        .Q(height_read_reg_2826[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_1_reg_347[30]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(icmp_ln76_fu_1017_p2),
        .O(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[0]),
        .Q(\ic_1_reg_347_reg_n_0_[0] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[10]),
        .Q(\ic_1_reg_347_reg_n_0_[10] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[11]),
        .Q(\ic_1_reg_347_reg_n_0_[11] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[12]),
        .Q(\ic_1_reg_347_reg_n_0_[12] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[13]),
        .Q(\ic_1_reg_347_reg_n_0_[13] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[14]),
        .Q(\ic_1_reg_347_reg_n_0_[14] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[15]),
        .Q(\ic_1_reg_347_reg_n_0_[15] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[16]),
        .Q(\ic_1_reg_347_reg_n_0_[16] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[17]),
        .Q(\ic_1_reg_347_reg_n_0_[17] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[18]),
        .Q(\ic_1_reg_347_reg_n_0_[18] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[19]),
        .Q(\ic_1_reg_347_reg_n_0_[19] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[1]),
        .Q(\ic_1_reg_347_reg_n_0_[1] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[20]),
        .Q(\ic_1_reg_347_reg_n_0_[20] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[21]),
        .Q(\ic_1_reg_347_reg_n_0_[21] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[22]),
        .Q(\ic_1_reg_347_reg_n_0_[22] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[23]),
        .Q(\ic_1_reg_347_reg_n_0_[23] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[24]),
        .Q(\ic_1_reg_347_reg_n_0_[24] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[25]),
        .Q(\ic_1_reg_347_reg_n_0_[25] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[26]),
        .Q(\ic_1_reg_347_reg_n_0_[26] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[27]),
        .Q(\ic_1_reg_347_reg_n_0_[27] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[28]),
        .Q(\ic_1_reg_347_reg_n_0_[28] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[29]),
        .Q(\ic_1_reg_347_reg_n_0_[29] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[2]),
        .Q(\ic_1_reg_347_reg_n_0_[2] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[30]),
        .Q(\ic_1_reg_347_reg_n_0_[30] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[3]),
        .Q(\ic_1_reg_347_reg_n_0_[3] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[4]),
        .Q(\ic_1_reg_347_reg_n_0_[4] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[5]),
        .Q(\ic_1_reg_347_reg_n_0_[5] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[6]),
        .Q(\ic_1_reg_347_reg_n_0_[6] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[7]),
        .Q(\ic_1_reg_347_reg_n_0_[7] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[8]),
        .Q(\ic_1_reg_347_reg_n_0_[8] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_1_reg_347_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln76_1_reg_3077[9]),
        .Q(\ic_1_reg_347_reg_n_0_[9] ),
        .R(ap_NS_fsm151_out));
  FDRE \ic_2_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[0]),
        .Q(\ic_2_reg_380_reg_n_0_[0] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[10]),
        .Q(\ic_2_reg_380_reg_n_0_[10] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[11]),
        .Q(\ic_2_reg_380_reg_n_0_[11] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[12]),
        .Q(\ic_2_reg_380_reg_n_0_[12] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[13]),
        .Q(\ic_2_reg_380_reg_n_0_[13] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[14]),
        .Q(\ic_2_reg_380_reg_n_0_[14] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[15]),
        .Q(\ic_2_reg_380_reg_n_0_[15] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[16]),
        .Q(\ic_2_reg_380_reg_n_0_[16] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[17]),
        .Q(\ic_2_reg_380_reg_n_0_[17] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[18]),
        .Q(\ic_2_reg_380_reg_n_0_[18] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[19]),
        .Q(\ic_2_reg_380_reg_n_0_[19] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[1]),
        .Q(\ic_2_reg_380_reg_n_0_[1] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[20]),
        .Q(\ic_2_reg_380_reg_n_0_[20] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[21]),
        .Q(\ic_2_reg_380_reg_n_0_[21] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[22]),
        .Q(\ic_2_reg_380_reg_n_0_[22] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[23]),
        .Q(\ic_2_reg_380_reg_n_0_[23] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[24]),
        .Q(\ic_2_reg_380_reg_n_0_[24] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[25]),
        .Q(\ic_2_reg_380_reg_n_0_[25] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[26]),
        .Q(\ic_2_reg_380_reg_n_0_[26] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[27]),
        .Q(\ic_2_reg_380_reg_n_0_[27] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[28]),
        .Q(\ic_2_reg_380_reg_n_0_[28] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[29]),
        .Q(\ic_2_reg_380_reg_n_0_[29] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[2]),
        .Q(\ic_2_reg_380_reg_n_0_[2] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[30]),
        .Q(\ic_2_reg_380_reg_n_0_[30] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[3]),
        .Q(\ic_2_reg_380_reg_n_0_[3] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[4]),
        .Q(\ic_2_reg_380_reg_n_0_[4] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[5]),
        .Q(\ic_2_reg_380_reg_n_0_[5] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[6]),
        .Q(\ic_2_reg_380_reg_n_0_[6] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[7]),
        .Q(\ic_2_reg_380_reg_n_0_[7] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[8]),
        .Q(\ic_2_reg_380_reg_n_0_[8] ),
        .R(ap_NS_fsm146_out));
  FDRE \ic_2_reg_380_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(add_ln76_2_reg_3129[9]),
        .Q(\ic_2_reg_380_reg_n_0_[9] ),
        .R(ap_NS_fsm146_out));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_3_reg_413[30]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(icmp_ln76_2_fu_1404_p2),
        .O(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[0]),
        .Q(\ic_3_reg_413_reg_n_0_[0] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[10]),
        .Q(\ic_3_reg_413_reg_n_0_[10] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[11]),
        .Q(\ic_3_reg_413_reg_n_0_[11] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[12]),
        .Q(\ic_3_reg_413_reg_n_0_[12] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[13]),
        .Q(\ic_3_reg_413_reg_n_0_[13] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[14]),
        .Q(\ic_3_reg_413_reg_n_0_[14] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[15]),
        .Q(\ic_3_reg_413_reg_n_0_[15] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[16]),
        .Q(\ic_3_reg_413_reg_n_0_[16] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[17]),
        .Q(\ic_3_reg_413_reg_n_0_[17] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[18]),
        .Q(\ic_3_reg_413_reg_n_0_[18] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[19]),
        .Q(\ic_3_reg_413_reg_n_0_[19] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[1]),
        .Q(\ic_3_reg_413_reg_n_0_[1] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[20]),
        .Q(\ic_3_reg_413_reg_n_0_[20] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[21]),
        .Q(\ic_3_reg_413_reg_n_0_[21] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[22]),
        .Q(\ic_3_reg_413_reg_n_0_[22] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[23]),
        .Q(\ic_3_reg_413_reg_n_0_[23] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[24]),
        .Q(\ic_3_reg_413_reg_n_0_[24] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[25]),
        .Q(\ic_3_reg_413_reg_n_0_[25] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[26]),
        .Q(\ic_3_reg_413_reg_n_0_[26] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[27]),
        .Q(\ic_3_reg_413_reg_n_0_[27] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[28]),
        .Q(\ic_3_reg_413_reg_n_0_[28] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[29]),
        .Q(\ic_3_reg_413_reg_n_0_[29] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[2]),
        .Q(\ic_3_reg_413_reg_n_0_[2] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[30]),
        .Q(\ic_3_reg_413_reg_n_0_[30] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[3]),
        .Q(\ic_3_reg_413_reg_n_0_[3] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[4]),
        .Q(\ic_3_reg_413_reg_n_0_[4] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[5]),
        .Q(\ic_3_reg_413_reg_n_0_[5] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[6]),
        .Q(\ic_3_reg_413_reg_n_0_[6] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[7]),
        .Q(\ic_3_reg_413_reg_n_0_[7] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[8]),
        .Q(\ic_3_reg_413_reg_n_0_[8] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_3_reg_413_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln76_3_reg_3167[9]),
        .Q(\ic_3_reg_413_reg_n_0_[9] ),
        .R(ap_NS_fsm142_out));
  FDRE \ic_4_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[0]),
        .Q(\ic_4_reg_446_reg_n_0_[0] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[10]),
        .Q(\ic_4_reg_446_reg_n_0_[10] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[11]),
        .Q(\ic_4_reg_446_reg_n_0_[11] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[12] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[12]),
        .Q(\ic_4_reg_446_reg_n_0_[12] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[13] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[13]),
        .Q(\ic_4_reg_446_reg_n_0_[13] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[14] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[14]),
        .Q(\ic_4_reg_446_reg_n_0_[14] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[15] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[15]),
        .Q(\ic_4_reg_446_reg_n_0_[15] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[16] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[16]),
        .Q(\ic_4_reg_446_reg_n_0_[16] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[17] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[17]),
        .Q(\ic_4_reg_446_reg_n_0_[17] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[18] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[18]),
        .Q(\ic_4_reg_446_reg_n_0_[18] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[19] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[19]),
        .Q(\ic_4_reg_446_reg_n_0_[19] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[1]),
        .Q(\ic_4_reg_446_reg_n_0_[1] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[20] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[20]),
        .Q(\ic_4_reg_446_reg_n_0_[20] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[21] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[21]),
        .Q(\ic_4_reg_446_reg_n_0_[21] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[22] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[22]),
        .Q(\ic_4_reg_446_reg_n_0_[22] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[23] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[23]),
        .Q(\ic_4_reg_446_reg_n_0_[23] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[24] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[24]),
        .Q(\ic_4_reg_446_reg_n_0_[24] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[25] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[25]),
        .Q(\ic_4_reg_446_reg_n_0_[25] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[26] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[26]),
        .Q(\ic_4_reg_446_reg_n_0_[26] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[27] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[27]),
        .Q(\ic_4_reg_446_reg_n_0_[27] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[28] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[28]),
        .Q(\ic_4_reg_446_reg_n_0_[28] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[29] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[29]),
        .Q(\ic_4_reg_446_reg_n_0_[29] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[2]),
        .Q(\ic_4_reg_446_reg_n_0_[2] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[30] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[30]),
        .Q(\ic_4_reg_446_reg_n_0_[30] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[3]),
        .Q(\ic_4_reg_446_reg_n_0_[3] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[4]),
        .Q(\ic_4_reg_446_reg_n_0_[4] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[5]),
        .Q(\ic_4_reg_446_reg_n_0_[5] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[6]),
        .Q(\ic_4_reg_446_reg_n_0_[6] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[7]),
        .Q(\ic_4_reg_446_reg_n_0_[7] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[8]),
        .Q(\ic_4_reg_446_reg_n_0_[8] ),
        .R(ap_NS_fsm140_out));
  FDRE \ic_4_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ack_out873_out),
        .D(add_ln76_4_reg_3205[9]),
        .Q(\ic_4_reg_446_reg_n_0_[9] ),
        .R(ap_NS_fsm140_out));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_5_reg_468[30]_i_1 
       (.I0(ap_CS_fsm_state30),
        .I1(icmp_ln76_4_fu_1772_p2),
        .O(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[0]),
        .Q(\ic_5_reg_468_reg_n_0_[0] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[10]),
        .Q(\ic_5_reg_468_reg_n_0_[10] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[11]),
        .Q(\ic_5_reg_468_reg_n_0_[11] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[12]),
        .Q(\ic_5_reg_468_reg_n_0_[12] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[13]),
        .Q(\ic_5_reg_468_reg_n_0_[13] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[14]),
        .Q(\ic_5_reg_468_reg_n_0_[14] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[15]),
        .Q(\ic_5_reg_468_reg_n_0_[15] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[16]),
        .Q(\ic_5_reg_468_reg_n_0_[16] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[17]),
        .Q(\ic_5_reg_468_reg_n_0_[17] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[18]),
        .Q(\ic_5_reg_468_reg_n_0_[18] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[19]),
        .Q(\ic_5_reg_468_reg_n_0_[19] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[1]),
        .Q(\ic_5_reg_468_reg_n_0_[1] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[20]),
        .Q(\ic_5_reg_468_reg_n_0_[20] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[21]),
        .Q(\ic_5_reg_468_reg_n_0_[21] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[22]),
        .Q(\ic_5_reg_468_reg_n_0_[22] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[23]),
        .Q(\ic_5_reg_468_reg_n_0_[23] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[24]),
        .Q(\ic_5_reg_468_reg_n_0_[24] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[25]),
        .Q(\ic_5_reg_468_reg_n_0_[25] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[26]),
        .Q(\ic_5_reg_468_reg_n_0_[26] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[27]),
        .Q(\ic_5_reg_468_reg_n_0_[27] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[28]),
        .Q(\ic_5_reg_468_reg_n_0_[28] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[29]),
        .Q(\ic_5_reg_468_reg_n_0_[29] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[2]),
        .Q(\ic_5_reg_468_reg_n_0_[2] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[30]),
        .Q(\ic_5_reg_468_reg_n_0_[30] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[3]),
        .Q(\ic_5_reg_468_reg_n_0_[3] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[4]),
        .Q(\ic_5_reg_468_reg_n_0_[4] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[5]),
        .Q(\ic_5_reg_468_reg_n_0_[5] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[6]),
        .Q(\ic_5_reg_468_reg_n_0_[6] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[7]),
        .Q(\ic_5_reg_468_reg_n_0_[7] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[8]),
        .Q(\ic_5_reg_468_reg_n_0_[8] ),
        .R(ap_NS_fsm135_out));
  FDRE \ic_5_reg_468_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(add_ln76_5_reg_3233[9]),
        .Q(\ic_5_reg_468_reg_n_0_[9] ),
        .R(ap_NS_fsm135_out));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_6_reg_501[30]_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(icmp_ln76_5_fu_1957_p2),
        .O(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[0]),
        .Q(\ic_6_reg_501_reg_n_0_[0] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[10]),
        .Q(\ic_6_reg_501_reg_n_0_[10] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[11]),
        .Q(\ic_6_reg_501_reg_n_0_[11] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[12]),
        .Q(\ic_6_reg_501_reg_n_0_[12] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[13]),
        .Q(\ic_6_reg_501_reg_n_0_[13] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[14]),
        .Q(\ic_6_reg_501_reg_n_0_[14] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[15]),
        .Q(\ic_6_reg_501_reg_n_0_[15] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[16]),
        .Q(\ic_6_reg_501_reg_n_0_[16] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[17]),
        .Q(\ic_6_reg_501_reg_n_0_[17] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[18]),
        .Q(\ic_6_reg_501_reg_n_0_[18] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[19]),
        .Q(\ic_6_reg_501_reg_n_0_[19] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[1]),
        .Q(\ic_6_reg_501_reg_n_0_[1] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[20]),
        .Q(\ic_6_reg_501_reg_n_0_[20] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[21]),
        .Q(\ic_6_reg_501_reg_n_0_[21] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[22]),
        .Q(\ic_6_reg_501_reg_n_0_[22] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[23]),
        .Q(\ic_6_reg_501_reg_n_0_[23] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[24]),
        .Q(\ic_6_reg_501_reg_n_0_[24] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[25]),
        .Q(\ic_6_reg_501_reg_n_0_[25] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[26]),
        .Q(\ic_6_reg_501_reg_n_0_[26] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[27]),
        .Q(\ic_6_reg_501_reg_n_0_[27] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[28]),
        .Q(\ic_6_reg_501_reg_n_0_[28] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[29]),
        .Q(\ic_6_reg_501_reg_n_0_[29] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[2]),
        .Q(\ic_6_reg_501_reg_n_0_[2] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[30]),
        .Q(\ic_6_reg_501_reg_n_0_[30] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[3]),
        .Q(\ic_6_reg_501_reg_n_0_[3] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[4]),
        .Q(\ic_6_reg_501_reg_n_0_[4] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[5]),
        .Q(\ic_6_reg_501_reg_n_0_[5] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[6]),
        .Q(\ic_6_reg_501_reg_n_0_[6] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[7]),
        .Q(\ic_6_reg_501_reg_n_0_[7] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[8]),
        .Q(\ic_6_reg_501_reg_n_0_[8] ),
        .R(ap_NS_fsm133_out));
  FDRE \ic_6_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(add_ln76_6_reg_3275[9]),
        .Q(\ic_6_reg_501_reg_n_0_[9] ),
        .R(ap_NS_fsm133_out));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_7_reg_534[30]_i_1 
       (.I0(ap_CS_fsm_state38),
        .I1(icmp_ln76_6_fu_2145_p2),
        .O(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[0]),
        .Q(\ic_7_reg_534_reg_n_0_[0] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[10]),
        .Q(\ic_7_reg_534_reg_n_0_[10] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[11]),
        .Q(\ic_7_reg_534_reg_n_0_[11] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[12]),
        .Q(\ic_7_reg_534_reg_n_0_[12] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[13]),
        .Q(\ic_7_reg_534_reg_n_0_[13] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[14]),
        .Q(\ic_7_reg_534_reg_n_0_[14] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[15]),
        .Q(\ic_7_reg_534_reg_n_0_[15] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[16]),
        .Q(\ic_7_reg_534_reg_n_0_[16] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[17]),
        .Q(\ic_7_reg_534_reg_n_0_[17] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[18]),
        .Q(\ic_7_reg_534_reg_n_0_[18] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[19]),
        .Q(\ic_7_reg_534_reg_n_0_[19] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[1]),
        .Q(\ic_7_reg_534_reg_n_0_[1] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[20]),
        .Q(\ic_7_reg_534_reg_n_0_[20] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[21]),
        .Q(\ic_7_reg_534_reg_n_0_[21] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[22]),
        .Q(\ic_7_reg_534_reg_n_0_[22] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[23]),
        .Q(\ic_7_reg_534_reg_n_0_[23] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[24]),
        .Q(\ic_7_reg_534_reg_n_0_[24] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[25]),
        .Q(\ic_7_reg_534_reg_n_0_[25] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[26]),
        .Q(\ic_7_reg_534_reg_n_0_[26] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[27]),
        .Q(\ic_7_reg_534_reg_n_0_[27] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[28]),
        .Q(\ic_7_reg_534_reg_n_0_[28] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[29]),
        .Q(\ic_7_reg_534_reg_n_0_[29] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[2]),
        .Q(\ic_7_reg_534_reg_n_0_[2] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[30]),
        .Q(\ic_7_reg_534_reg_n_0_[30] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[3]),
        .Q(\ic_7_reg_534_reg_n_0_[3] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[4]),
        .Q(\ic_7_reg_534_reg_n_0_[4] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[5]),
        .Q(\ic_7_reg_534_reg_n_0_[5] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[6]),
        .Q(\ic_7_reg_534_reg_n_0_[6] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[7]),
        .Q(\ic_7_reg_534_reg_n_0_[7] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[8]),
        .Q(\ic_7_reg_534_reg_n_0_[8] ),
        .R(ap_NS_fsm129_out));
  FDRE \ic_7_reg_534_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(add_ln76_7_reg_3313[9]),
        .Q(\ic_7_reg_534_reg_n_0_[9] ),
        .R(ap_NS_fsm129_out));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_8_reg_567[30]_i_1 
       (.I0(ap_CS_fsm_state42),
        .I1(icmp_ln76_7_fu_2329_p2),
        .O(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[0]),
        .Q(\ic_8_reg_567_reg_n_0_[0] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[10]),
        .Q(\ic_8_reg_567_reg_n_0_[10] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[11]),
        .Q(\ic_8_reg_567_reg_n_0_[11] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[12]),
        .Q(\ic_8_reg_567_reg_n_0_[12] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[13]),
        .Q(\ic_8_reg_567_reg_n_0_[13] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[14]),
        .Q(\ic_8_reg_567_reg_n_0_[14] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[15]),
        .Q(\ic_8_reg_567_reg_n_0_[15] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[16]),
        .Q(\ic_8_reg_567_reg_n_0_[16] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[17]),
        .Q(\ic_8_reg_567_reg_n_0_[17] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[18]),
        .Q(\ic_8_reg_567_reg_n_0_[18] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[19]),
        .Q(\ic_8_reg_567_reg_n_0_[19] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[1]),
        .Q(\ic_8_reg_567_reg_n_0_[1] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[20]),
        .Q(\ic_8_reg_567_reg_n_0_[20] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[21]),
        .Q(\ic_8_reg_567_reg_n_0_[21] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[22]),
        .Q(\ic_8_reg_567_reg_n_0_[22] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[23]),
        .Q(\ic_8_reg_567_reg_n_0_[23] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[24]),
        .Q(\ic_8_reg_567_reg_n_0_[24] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[25]),
        .Q(\ic_8_reg_567_reg_n_0_[25] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[26]),
        .Q(\ic_8_reg_567_reg_n_0_[26] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[27]),
        .Q(\ic_8_reg_567_reg_n_0_[27] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[28]),
        .Q(\ic_8_reg_567_reg_n_0_[28] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[29]),
        .Q(\ic_8_reg_567_reg_n_0_[29] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[2]),
        .Q(\ic_8_reg_567_reg_n_0_[2] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[30]),
        .Q(\ic_8_reg_567_reg_n_0_[30] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[3]),
        .Q(\ic_8_reg_567_reg_n_0_[3] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[4]),
        .Q(\ic_8_reg_567_reg_n_0_[4] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[5]),
        .Q(\ic_8_reg_567_reg_n_0_[5] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[6]),
        .Q(\ic_8_reg_567_reg_n_0_[6] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[7]),
        .Q(\ic_8_reg_567_reg_n_0_[7] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[8]),
        .Q(\ic_8_reg_567_reg_n_0_[8] ),
        .R(ap_NS_fsm1));
  FDRE \ic_8_reg_567_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(add_ln76_8_reg_3355[9]),
        .Q(\ic_8_reg_567_reg_n_0_[9] ),
        .R(ap_NS_fsm1));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_reg_315[30]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state17),
        .O(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[0]),
        .Q(\ic_reg_315_reg_n_0_[0] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[10]),
        .Q(\ic_reg_315_reg_n_0_[10] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[11]),
        .Q(\ic_reg_315_reg_n_0_[11] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[12]),
        .Q(\ic_reg_315_reg_n_0_[12] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[13]),
        .Q(\ic_reg_315_reg_n_0_[13] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[14]),
        .Q(\ic_reg_315_reg_n_0_[14] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[15]),
        .Q(\ic_reg_315_reg_n_0_[15] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[16]),
        .Q(\ic_reg_315_reg_n_0_[16] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[17]),
        .Q(\ic_reg_315_reg_n_0_[17] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[18]),
        .Q(\ic_reg_315_reg_n_0_[18] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[19]),
        .Q(\ic_reg_315_reg_n_0_[19] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[1]),
        .Q(\ic_reg_315_reg_n_0_[1] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[20]),
        .Q(\ic_reg_315_reg_n_0_[20] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[21]),
        .Q(\ic_reg_315_reg_n_0_[21] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[22]),
        .Q(\ic_reg_315_reg_n_0_[22] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[23]),
        .Q(\ic_reg_315_reg_n_0_[23] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[24]),
        .Q(\ic_reg_315_reg_n_0_[24] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[25]),
        .Q(\ic_reg_315_reg_n_0_[25] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[26]),
        .Q(\ic_reg_315_reg_n_0_[26] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[27]),
        .Q(\ic_reg_315_reg_n_0_[27] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[28]),
        .Q(\ic_reg_315_reg_n_0_[28] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[29]),
        .Q(\ic_reg_315_reg_n_0_[29] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[2]),
        .Q(\ic_reg_315_reg_n_0_[2] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[30]),
        .Q(\ic_reg_315_reg_n_0_[30] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[3]),
        .Q(\ic_reg_315_reg_n_0_[3] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[4]),
        .Q(\ic_reg_315_reg_n_0_[4] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[5]),
        .Q(\ic_reg_315_reg_n_0_[5] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[6]),
        .Q(\ic_reg_315_reg_n_0_[6] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[7]),
        .Q(\ic_reg_315_reg_n_0_[7] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[8]),
        .Q(\ic_reg_315_reg_n_0_[8] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  FDRE \ic_reg_315_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln76_reg_3039[9]),
        .Q(\ic_reg_315_reg_n_0_[9] ),
        .R(\ic_reg_315[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_1_reg_3116[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state20),
        .I2(icmp_ln1002_1_reg_3116),
        .O(\icmp_ln1002_1_reg_3116[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_1_reg_3116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_1_reg_3116[0]_i_1_n_0 ),
        .Q(icmp_ln1002_1_reg_3116),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_2_reg_3154[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state24),
        .I2(icmp_ln1002_2_reg_3154),
        .O(\icmp_ln1002_2_reg_3154[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_2_reg_3154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_2_reg_3154[0]_i_1_n_0 ),
        .Q(icmp_ln1002_2_reg_3154),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_3_reg_3192[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state28),
        .I2(icmp_ln1002_3_reg_3192),
        .O(\icmp_ln1002_3_reg_3192[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_3_reg_3192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_3_reg_3192[0]_i_1_n_0 ),
        .Q(icmp_ln1002_3_reg_3192),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_4_reg_3220[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state32),
        .I2(icmp_ln1002_4_reg_3220),
        .O(\icmp_ln1002_4_reg_3220[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_4_reg_3220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_4_reg_3220[0]_i_1_n_0 ),
        .Q(icmp_ln1002_4_reg_3220),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_5_reg_3262[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state36),
        .I2(icmp_ln1002_5_reg_3262),
        .O(\icmp_ln1002_5_reg_3262[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_5_reg_3262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_5_reg_3262[0]_i_1_n_0 ),
        .Q(icmp_ln1002_5_reg_3262),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_6_reg_3300[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state40),
        .I2(icmp_ln1002_6_reg_3300),
        .O(\icmp_ln1002_6_reg_3300[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_6_reg_3300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_6_reg_3300[0]_i_1_n_0 ),
        .Q(icmp_ln1002_6_reg_3300),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_7_reg_3342[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state44),
        .I2(icmp_ln1002_7_reg_3342),
        .O(\icmp_ln1002_7_reg_3342[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_7_reg_3342_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_7_reg_3342[0]_i_1_n_0 ),
        .Q(icmp_ln1002_7_reg_3342),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_8_reg_3385[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state48),
        .I2(icmp_ln1002_8_reg_3385),
        .O(\icmp_ln1002_8_reg_3385[0]_i_1_n_0 ));
  FDRE \icmp_ln1002_8_reg_3385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_8_reg_3385[0]_i_1_n_0 ),
        .Q(icmp_ln1002_8_reg_3385),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1002_reg_3064[0]_i_1 
       (.I0(icmp_ln1002_5_fu_2087_p2),
        .I1(ap_CS_fsm_state16),
        .I2(icmp_ln1002_reg_3064),
        .O(\icmp_ln1002_reg_3064[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1002_reg_3064[0]_i_2 
       (.I0(\icmp_ln1002_reg_3064[0]_i_3_n_0 ),
        .I1(\icmp_ln1002_reg_3064[0]_i_4_n_0 ),
        .I2(weights_Dout_A[0]),
        .I3(weights_Dout_A[1]),
        .I4(weights_Dout_A[2]),
        .O(icmp_ln1002_5_fu_2087_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1002_reg_3064[0]_i_3 
       (.I0(weights_Dout_A[13]),
        .I1(weights_Dout_A[14]),
        .I2(weights_Dout_A[11]),
        .I3(weights_Dout_A[12]),
        .I4(weights_Dout_A[10]),
        .I5(weights_Dout_A[9]),
        .O(\icmp_ln1002_reg_3064[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1002_reg_3064[0]_i_4 
       (.I0(weights_Dout_A[7]),
        .I1(weights_Dout_A[8]),
        .I2(weights_Dout_A[5]),
        .I3(weights_Dout_A[6]),
        .I4(weights_Dout_A[4]),
        .I5(weights_Dout_A[3]),
        .O(\icmp_ln1002_reg_3064[0]_i_4_n_0 ));
  FDRE \icmp_ln1002_reg_3064_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1002_reg_3064[0]_i_1_n_0 ),
        .Q(icmp_ln1002_reg_3064),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \icmp_ln1003_reg_2999[0]_i_1 
       (.I0(\icmp_ln1003_reg_2999[0]_i_2_n_0 ),
        .I1(\icmp_ln1003_reg_2999[0]_i_3_n_0 ),
        .I2(\icmp_ln1003_reg_2999[0]_i_4_n_0 ),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[0]),
        .I5(\icmp_ln1003_reg_2999[0]_i_5_n_0 ),
        .O(icmp_ln1003_fu_973_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAAAEAAA)) 
    \icmp_ln1003_reg_2999[0]_i_2 
       (.I0(\icmp_ln1003_reg_2999[0]_i_6_n_0 ),
        .I1(bias_Dout_B[3]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .I4(bias_Dout_B[4]),
        .I5(\icmp_ln1003_reg_2999[0]_i_7_n_0 ),
        .O(\icmp_ln1003_reg_2999[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \icmp_ln1003_reg_2999[0]_i_3 
       (.I0(p_Val2_s_reg_2890[3]),
        .I1(p_Val2_s_reg_2890[6]),
        .I2(p_Val2_s_reg_2890[7]),
        .I3(p_Val2_s_reg_2890[5]),
        .I4(\icmp_ln1003_reg_2999[0]_i_8_n_0 ),
        .I5(p_Val2_s_reg_2890[4]),
        .O(\icmp_ln1003_reg_2999[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF00CF00CF00CA00)) 
    \icmp_ln1003_reg_2999[0]_i_4 
       (.I0(p_Val2_s_reg_2890[0]),
        .I1(bias_Dout_B[7]),
        .I2(icmp_ln56_reg_2923),
        .I3(select_ln52_6_reg_2949),
        .I4(p_Val2_s_reg_2890[2]),
        .I5(p_Val2_s_reg_2890[1]),
        .O(\icmp_ln1003_reg_2999[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \icmp_ln1003_reg_2999[0]_i_5 
       (.I0(bias_Dout_A[1]),
        .I1(bias_Dout_A[4]),
        .I2(bias_Dout_A[5]),
        .I3(bias_Dout_A[3]),
        .I4(select_ln52_6_reg_2949),
        .I5(bias_Dout_A[2]),
        .O(\icmp_ln1003_reg_2999[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0EEF0EEF0EE00EE)) 
    \icmp_ln1003_reg_2999[0]_i_6 
       (.I0(bias_Dout_A[7]),
        .I1(bias_Dout_A[6]),
        .I2(icmp_ln56_reg_2923),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_B[1]),
        .I5(bias_Dout_B[0]),
        .O(\icmp_ln1003_reg_2999[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF000E000)) 
    \icmp_ln1003_reg_2999[0]_i_7 
       (.I0(bias_Dout_B[6]),
        .I1(bias_Dout_B[5]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .I4(bias_Dout_B[2]),
        .O(\icmp_ln1003_reg_2999[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1003_reg_2999[0]_i_8 
       (.I0(select_ln52_6_reg_2949),
        .I1(icmp_ln56_reg_2923),
        .O(\icmp_ln1003_reg_2999[0]_i_8_n_0 ));
  FDRE \icmp_ln1003_reg_2999_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(icmp_ln1003_fu_973_p2),
        .Q(icmp_ln1003_reg_2999),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln56_reg_2923[0]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(icmp_ln52_fu_752_p2),
        .O(icmp_ln56_reg_29230));
  FDRE \icmp_ln56_reg_2923_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_48),
        .Q(icmp_ln56_reg_2923),
        .R(1'b0));
  FDRE \icmp_reg_2838_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_fu_621_p2),
        .Q(icmp_reg_2838),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[0]),
        .Q(in_channels_read_reg_2805[0]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[10]),
        .Q(in_channels_read_reg_2805[10]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[11]),
        .Q(in_channels_read_reg_2805[11]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[12]),
        .Q(in_channels_read_reg_2805[12]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[13]),
        .Q(in_channels_read_reg_2805[13]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[14]),
        .Q(in_channels_read_reg_2805[14]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[15]),
        .Q(in_channels_read_reg_2805[15]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[16]),
        .Q(in_channels_read_reg_2805[16]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[17]),
        .Q(in_channels_read_reg_2805[17]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[18]),
        .Q(in_channels_read_reg_2805[18]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[19]),
        .Q(in_channels_read_reg_2805[19]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[1]),
        .Q(in_channels_read_reg_2805[1]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[20]),
        .Q(in_channels_read_reg_2805[20]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[21]),
        .Q(in_channels_read_reg_2805[21]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[22]),
        .Q(in_channels_read_reg_2805[22]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[23]),
        .Q(in_channels_read_reg_2805[23]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[24]),
        .Q(in_channels_read_reg_2805[24]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[25]),
        .Q(in_channels_read_reg_2805[25]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[26]),
        .Q(in_channels_read_reg_2805[26]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[27]),
        .Q(in_channels_read_reg_2805[27]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[28]),
        .Q(in_channels_read_reg_2805[28]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[29]),
        .Q(in_channels_read_reg_2805[29]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[2]),
        .Q(in_channels_read_reg_2805[2]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[30]),
        .Q(in_channels_read_reg_2805[30]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[31]),
        .Q(in_channels_read_reg_2805[31]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[3]),
        .Q(in_channels_read_reg_2805[3]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[4]),
        .Q(in_channels_read_reg_2805[4]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[5]),
        .Q(in_channels_read_reg_2805[5]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[6]),
        .Q(in_channels_read_reg_2805[6]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[7]),
        .Q(in_channels_read_reg_2805[7]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[8]),
        .Q(in_channels_read_reg_2805[8]),
        .R(1'b0));
  FDRE \in_channels_read_reg_2805_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_channels[9]),
        .Q(in_channels_read_reg_2805[9]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[0]),
        .Q(indvar_flatten41_fu_164[0]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[10]),
        .Q(indvar_flatten41_fu_164[10]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[11]),
        .Q(indvar_flatten41_fu_164[11]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[12]),
        .Q(indvar_flatten41_fu_164[12]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[13]),
        .Q(indvar_flatten41_fu_164[13]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[14]),
        .Q(indvar_flatten41_fu_164[14]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[15]),
        .Q(indvar_flatten41_fu_164[15]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[16]),
        .Q(indvar_flatten41_fu_164[16]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[17]),
        .Q(indvar_flatten41_fu_164[17]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[18]),
        .Q(indvar_flatten41_fu_164[18]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[19]),
        .Q(indvar_flatten41_fu_164[19]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[1]),
        .Q(indvar_flatten41_fu_164[1]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[20]),
        .Q(indvar_flatten41_fu_164[20]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[21]),
        .Q(indvar_flatten41_fu_164[21]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[22]),
        .Q(indvar_flatten41_fu_164[22]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[23] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[23]),
        .Q(indvar_flatten41_fu_164[23]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[24] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[24]),
        .Q(indvar_flatten41_fu_164[24]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[25] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[25]),
        .Q(indvar_flatten41_fu_164[25]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[26] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[26]),
        .Q(indvar_flatten41_fu_164[26]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[27] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[27]),
        .Q(indvar_flatten41_fu_164[27]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[28] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[28]),
        .Q(indvar_flatten41_fu_164[28]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[29] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[29]),
        .Q(indvar_flatten41_fu_164[29]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[2]),
        .Q(indvar_flatten41_fu_164[2]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[30] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[30]),
        .Q(indvar_flatten41_fu_164[30]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[31] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[31]),
        .Q(indvar_flatten41_fu_164[31]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[32] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[32]),
        .Q(indvar_flatten41_fu_164[32]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[33] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[33]),
        .Q(indvar_flatten41_fu_164[33]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[34] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[34]),
        .Q(indvar_flatten41_fu_164[34]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[35] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[35]),
        .Q(indvar_flatten41_fu_164[35]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[36] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[36]),
        .Q(indvar_flatten41_fu_164[36]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[37] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[37]),
        .Q(indvar_flatten41_fu_164[37]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[38] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[38]),
        .Q(indvar_flatten41_fu_164[38]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[39] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[39]),
        .Q(indvar_flatten41_fu_164[39]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[3]),
        .Q(indvar_flatten41_fu_164[3]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[40] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[40]),
        .Q(indvar_flatten41_fu_164[40]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[41] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[41]),
        .Q(indvar_flatten41_fu_164[41]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[42] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[42]),
        .Q(indvar_flatten41_fu_164[42]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[43] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[43]),
        .Q(indvar_flatten41_fu_164[43]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[44] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[44]),
        .Q(indvar_flatten41_fu_164[44]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[45] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[45]),
        .Q(indvar_flatten41_fu_164[45]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[46] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[46]),
        .Q(indvar_flatten41_fu_164[46]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[47] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[47]),
        .Q(indvar_flatten41_fu_164[47]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[48] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[48]),
        .Q(indvar_flatten41_fu_164[48]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[49] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[49]),
        .Q(indvar_flatten41_fu_164[49]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[4]),
        .Q(indvar_flatten41_fu_164[4]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[50] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[50]),
        .Q(indvar_flatten41_fu_164[50]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[51] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[51]),
        .Q(indvar_flatten41_fu_164[51]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[52] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[52]),
        .Q(indvar_flatten41_fu_164[52]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[53] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[53]),
        .Q(indvar_flatten41_fu_164[53]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[54] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[54]),
        .Q(indvar_flatten41_fu_164[54]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[55] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[55]),
        .Q(indvar_flatten41_fu_164[55]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[56] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[56]),
        .Q(indvar_flatten41_fu_164[56]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[57] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[57]),
        .Q(indvar_flatten41_fu_164[57]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[58] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[58]),
        .Q(indvar_flatten41_fu_164[58]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[59] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[59]),
        .Q(indvar_flatten41_fu_164[59]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[5]),
        .Q(indvar_flatten41_fu_164[5]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[60] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[60]),
        .Q(indvar_flatten41_fu_164[60]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[61] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[61]),
        .Q(indvar_flatten41_fu_164[61]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[62] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[62]),
        .Q(indvar_flatten41_fu_164[62]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[63] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[63]),
        .Q(indvar_flatten41_fu_164[63]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[64] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[64]),
        .Q(indvar_flatten41_fu_164[64]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[65] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[65]),
        .Q(indvar_flatten41_fu_164[65]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[66] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[66]),
        .Q(indvar_flatten41_fu_164[66]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[67] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[67]),
        .Q(indvar_flatten41_fu_164[67]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[68] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[68]),
        .Q(indvar_flatten41_fu_164[68]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[69] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[69]),
        .Q(indvar_flatten41_fu_164[69]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[6]),
        .Q(indvar_flatten41_fu_164[6]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[70] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[70]),
        .Q(indvar_flatten41_fu_164[70]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[71] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[71]),
        .Q(indvar_flatten41_fu_164[71]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[72] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[72]),
        .Q(indvar_flatten41_fu_164[72]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[73] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[73]),
        .Q(indvar_flatten41_fu_164[73]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[74] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[74]),
        .Q(indvar_flatten41_fu_164[74]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[75] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[75]),
        .Q(indvar_flatten41_fu_164[75]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[76] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[76]),
        .Q(indvar_flatten41_fu_164[76]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[77] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[77]),
        .Q(indvar_flatten41_fu_164[77]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[78] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[78]),
        .Q(indvar_flatten41_fu_164[78]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[79] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[79]),
        .Q(indvar_flatten41_fu_164[79]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[7]),
        .Q(indvar_flatten41_fu_164[7]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[80] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[80]),
        .Q(indvar_flatten41_fu_164[80]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[81] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[81]),
        .Q(indvar_flatten41_fu_164[81]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[82] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[82]),
        .Q(indvar_flatten41_fu_164[82]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[83] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[83]),
        .Q(indvar_flatten41_fu_164[83]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[84] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[84]),
        .Q(indvar_flatten41_fu_164[84]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[85] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[85]),
        .Q(indvar_flatten41_fu_164[85]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[86] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[86]),
        .Q(indvar_flatten41_fu_164[86]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[87] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[87]),
        .Q(indvar_flatten41_fu_164[87]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[88] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[88]),
        .Q(indvar_flatten41_fu_164[88]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[89] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[89]),
        .Q(indvar_flatten41_fu_164[89]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[8]),
        .Q(indvar_flatten41_fu_164[8]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[90] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[90]),
        .Q(indvar_flatten41_fu_164[90]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[91] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[91]),
        .Q(indvar_flatten41_fu_164[91]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[92] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[92]),
        .Q(indvar_flatten41_fu_164[92]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[93] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[93]),
        .Q(indvar_flatten41_fu_164[93]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[94] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[94]),
        .Q(indvar_flatten41_fu_164[94]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[95] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[95]),
        .Q(indvar_flatten41_fu_164[95]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten41_fu_164_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln52_reg_2918[9]),
        .Q(indvar_flatten41_fu_164[9]),
        .R(ap_NS_fsm153_out));
  FDRE \indvar_flatten_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_stream_U_n_15),
        .Q(\indvar_flatten_fu_156_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[10]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[10] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[11]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[11] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[12]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[12] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[12]_i_1_n_0 ,\indvar_flatten_fu_156_reg[12]_i_1_n_1 ,\indvar_flatten_fu_156_reg[12]_i_1_n_2 ,\indvar_flatten_fu_156_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[12:9]),
        .S({\indvar_flatten_fu_156_reg_n_0_[12] ,\indvar_flatten_fu_156_reg_n_0_[11] ,\indvar_flatten_fu_156_reg_n_0_[10] ,\indvar_flatten_fu_156_reg_n_0_[9] }));
  FDRE \indvar_flatten_fu_156_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[13]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[13] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[14]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[14] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[15]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[15] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[16]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[16] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[16]_i_1_n_0 ,\indvar_flatten_fu_156_reg[16]_i_1_n_1 ,\indvar_flatten_fu_156_reg[16]_i_1_n_2 ,\indvar_flatten_fu_156_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[16:13]),
        .S({\indvar_flatten_fu_156_reg_n_0_[16] ,\indvar_flatten_fu_156_reg_n_0_[15] ,\indvar_flatten_fu_156_reg_n_0_[14] ,\indvar_flatten_fu_156_reg_n_0_[13] }));
  FDRE \indvar_flatten_fu_156_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[17]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[17] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[18]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[18] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[19]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[19] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[1]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[1] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[20]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[20] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[20]_i_1_n_0 ,\indvar_flatten_fu_156_reg[20]_i_1_n_1 ,\indvar_flatten_fu_156_reg[20]_i_1_n_2 ,\indvar_flatten_fu_156_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[20:17]),
        .S({\indvar_flatten_fu_156_reg_n_0_[20] ,\indvar_flatten_fu_156_reg_n_0_[19] ,\indvar_flatten_fu_156_reg_n_0_[18] ,\indvar_flatten_fu_156_reg_n_0_[17] }));
  FDRE \indvar_flatten_fu_156_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[21]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[21] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[22]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[22] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[23] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[23]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[23] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[24] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[24]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[24] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[24]_i_1_n_0 ,\indvar_flatten_fu_156_reg[24]_i_1_n_1 ,\indvar_flatten_fu_156_reg[24]_i_1_n_2 ,\indvar_flatten_fu_156_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[24:21]),
        .S({\indvar_flatten_fu_156_reg_n_0_[24] ,\indvar_flatten_fu_156_reg_n_0_[23] ,\indvar_flatten_fu_156_reg_n_0_[22] ,\indvar_flatten_fu_156_reg_n_0_[21] }));
  FDRE \indvar_flatten_fu_156_reg[25] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[25]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[25] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[26] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[26]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[26] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[27] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[27]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[27] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[28] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[28]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[28] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[28]_i_1_n_0 ,\indvar_flatten_fu_156_reg[28]_i_1_n_1 ,\indvar_flatten_fu_156_reg[28]_i_1_n_2 ,\indvar_flatten_fu_156_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[28:25]),
        .S({\indvar_flatten_fu_156_reg_n_0_[28] ,\indvar_flatten_fu_156_reg_n_0_[27] ,\indvar_flatten_fu_156_reg_n_0_[26] ,\indvar_flatten_fu_156_reg_n_0_[25] }));
  FDRE \indvar_flatten_fu_156_reg[29] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[29]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[29] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[2]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[2] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[30] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[30]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[30] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[31] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[31]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[31] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[32] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[32]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[32] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[32]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[32]_i_1_n_0 ,\indvar_flatten_fu_156_reg[32]_i_1_n_1 ,\indvar_flatten_fu_156_reg[32]_i_1_n_2 ,\indvar_flatten_fu_156_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[32:29]),
        .S({\indvar_flatten_fu_156_reg_n_0_[32] ,\indvar_flatten_fu_156_reg_n_0_[31] ,\indvar_flatten_fu_156_reg_n_0_[30] ,\indvar_flatten_fu_156_reg_n_0_[29] }));
  FDRE \indvar_flatten_fu_156_reg[33] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[33]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[33] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[34] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[34]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[34] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[35] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[35]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[35] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[36] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[36]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[36] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[36]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[36]_i_1_n_0 ,\indvar_flatten_fu_156_reg[36]_i_1_n_1 ,\indvar_flatten_fu_156_reg[36]_i_1_n_2 ,\indvar_flatten_fu_156_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[36:33]),
        .S({\indvar_flatten_fu_156_reg_n_0_[36] ,\indvar_flatten_fu_156_reg_n_0_[35] ,\indvar_flatten_fu_156_reg_n_0_[34] ,\indvar_flatten_fu_156_reg_n_0_[33] }));
  FDRE \indvar_flatten_fu_156_reg[37] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[37]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[37] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[38] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[38]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[38] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[39] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[39]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[39] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[3]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[3] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[40] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[40]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[40] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[40]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[40]_i_1_n_0 ,\indvar_flatten_fu_156_reg[40]_i_1_n_1 ,\indvar_flatten_fu_156_reg[40]_i_1_n_2 ,\indvar_flatten_fu_156_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[40:37]),
        .S({\indvar_flatten_fu_156_reg_n_0_[40] ,\indvar_flatten_fu_156_reg_n_0_[39] ,\indvar_flatten_fu_156_reg_n_0_[38] ,\indvar_flatten_fu_156_reg_n_0_[37] }));
  FDRE \indvar_flatten_fu_156_reg[41] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[41]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[41] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[42] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[42]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[42] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[43] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[43]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[43] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[44] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[44]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[44] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[44]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[44]_i_1_n_0 ,\indvar_flatten_fu_156_reg[44]_i_1_n_1 ,\indvar_flatten_fu_156_reg[44]_i_1_n_2 ,\indvar_flatten_fu_156_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[44:41]),
        .S({\indvar_flatten_fu_156_reg_n_0_[44] ,\indvar_flatten_fu_156_reg_n_0_[43] ,\indvar_flatten_fu_156_reg_n_0_[42] ,\indvar_flatten_fu_156_reg_n_0_[41] }));
  FDRE \indvar_flatten_fu_156_reg[45] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[45]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[45] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[46] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[46]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[46] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[47] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[47]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[47] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[48] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[48]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[48] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[48]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[48]_i_1_n_0 ,\indvar_flatten_fu_156_reg[48]_i_1_n_1 ,\indvar_flatten_fu_156_reg[48]_i_1_n_2 ,\indvar_flatten_fu_156_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[48:45]),
        .S({\indvar_flatten_fu_156_reg_n_0_[48] ,\indvar_flatten_fu_156_reg_n_0_[47] ,\indvar_flatten_fu_156_reg_n_0_[46] ,\indvar_flatten_fu_156_reg_n_0_[45] }));
  FDRE \indvar_flatten_fu_156_reg[49] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[49]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[49] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[4]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[4] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_156_reg[4]_i_1_n_0 ,\indvar_flatten_fu_156_reg[4]_i_1_n_1 ,\indvar_flatten_fu_156_reg[4]_i_1_n_2 ,\indvar_flatten_fu_156_reg[4]_i_1_n_3 }),
        .CYINIT(\indvar_flatten_fu_156_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[4:1]),
        .S({\indvar_flatten_fu_156_reg_n_0_[4] ,\indvar_flatten_fu_156_reg_n_0_[3] ,\indvar_flatten_fu_156_reg_n_0_[2] ,\indvar_flatten_fu_156_reg_n_0_[1] }));
  FDRE \indvar_flatten_fu_156_reg[50] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[50]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[50] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[51] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[51]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[51] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[52] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[52]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[52] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[52]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[52]_i_1_n_0 ,\indvar_flatten_fu_156_reg[52]_i_1_n_1 ,\indvar_flatten_fu_156_reg[52]_i_1_n_2 ,\indvar_flatten_fu_156_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[52:49]),
        .S({\indvar_flatten_fu_156_reg_n_0_[52] ,\indvar_flatten_fu_156_reg_n_0_[51] ,\indvar_flatten_fu_156_reg_n_0_[50] ,\indvar_flatten_fu_156_reg_n_0_[49] }));
  FDRE \indvar_flatten_fu_156_reg[53] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[53]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[53] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[54] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[54]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[54] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[55] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[55]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[55] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[56] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[56]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[56] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[56]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[56]_i_1_n_0 ,\indvar_flatten_fu_156_reg[56]_i_1_n_1 ,\indvar_flatten_fu_156_reg[56]_i_1_n_2 ,\indvar_flatten_fu_156_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[56:53]),
        .S({\indvar_flatten_fu_156_reg_n_0_[56] ,\indvar_flatten_fu_156_reg_n_0_[55] ,\indvar_flatten_fu_156_reg_n_0_[54] ,\indvar_flatten_fu_156_reg_n_0_[53] }));
  FDRE \indvar_flatten_fu_156_reg[57] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[57]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[57] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[58] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[58]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[58] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[59] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[59]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[59] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[5]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[5] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[60] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[60]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[60] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[60]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[56]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[60]_i_1_n_0 ,\indvar_flatten_fu_156_reg[60]_i_1_n_1 ,\indvar_flatten_fu_156_reg[60]_i_1_n_2 ,\indvar_flatten_fu_156_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[60:57]),
        .S({\indvar_flatten_fu_156_reg_n_0_[60] ,\indvar_flatten_fu_156_reg_n_0_[59] ,\indvar_flatten_fu_156_reg_n_0_[58] ,\indvar_flatten_fu_156_reg_n_0_[57] }));
  FDRE \indvar_flatten_fu_156_reg[61] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[61]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[61] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[62] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[62]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[62] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[63] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[63]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[63] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[63]_i_3 
       (.CI(\indvar_flatten_fu_156_reg[60]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_156_reg[63]_i_3_CO_UNCONNECTED [3:2],\indvar_flatten_fu_156_reg[63]_i_3_n_2 ,\indvar_flatten_fu_156_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_156_reg[63]_i_3_O_UNCONNECTED [3],add_ln56_3_fu_2608_p2[63:61]}),
        .S({1'b0,\indvar_flatten_fu_156_reg_n_0_[63] ,\indvar_flatten_fu_156_reg_n_0_[62] ,\indvar_flatten_fu_156_reg_n_0_[61] }));
  FDRE \indvar_flatten_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[6]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[6] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[7]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[7] ),
        .R(indvar_flatten_fu_156));
  FDRE \indvar_flatten_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[8]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[8] ),
        .R(indvar_flatten_fu_156));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_156_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_156_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_156_reg[8]_i_1_n_0 ,\indvar_flatten_fu_156_reg[8]_i_1_n_1 ,\indvar_flatten_fu_156_reg[8]_i_1_n_2 ,\indvar_flatten_fu_156_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_3_fu_2608_p2[8:5]),
        .S({\indvar_flatten_fu_156_reg_n_0_[8] ,\indvar_flatten_fu_156_reg_n_0_[7] ,\indvar_flatten_fu_156_reg_n_0_[6] ,\indvar_flatten_fu_156_reg_n_0_[5] }));
  FDRE \indvar_flatten_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(add_ln56_3_fu_2608_p2[9]),
        .Q(\indvar_flatten_fu_156_reg_n_0_[9] ),
        .R(indvar_flatten_fu_156));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_17_reg_336[15]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(brmerge126_reg_3032),
        .O(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[0] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_2_fu_1073_p4__0[2]),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_2_fu_1073_p4__0[3]),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_2_fu_1073_p4__0[4]),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_2_fu_1073_p4__0[5]),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_2_fu_1073_p4__0[6]),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_2_fu_1073_p4),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[1] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[2] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[3] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[4] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[5] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[6] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_17_reg_336_reg_n_0_[7] ),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_2_fu_1073_p4__0[0]),
        .R(input_val_V_17_reg_336));
  FDRE \input_val_V_17_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[14]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_2_fu_1073_p4__0[1]),
        .R(input_val_V_17_reg_336));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_18_reg_435[15]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(icmp_ln76_3_fu_1588_p2),
        .I2(cmp26_not_reg_3027),
        .O(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[0] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_17_fu_1650_p4__0[2]),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_17_fu_1650_p4__0[3]),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_17_fu_1650_p4__0[4]),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_17_fu_1650_p4__0[5]),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_17_fu_1650_p4__0[6]),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_17_fu_1650_p4),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[1] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[2] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[3] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[4] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[5] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[6] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_18_reg_435_reg_n_0_[7] ),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_17_fu_1650_p4__0[0]),
        .R(input_val_V_18_reg_435));
  FDRE \input_val_V_18_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[26]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_17_fu_1650_p4__0[1]),
        .R(input_val_V_18_reg_435));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_19_reg_523[15]_i_1 
       (.I0(ap_CS_fsm_state38),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(brmerge145_reg_3248),
        .O(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[0] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_32_fu_2207_p4__0[2]),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_32_fu_2207_p4__0[3]),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_32_fu_2207_p4__0[4]),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_32_fu_2207_p4__0[5]),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_32_fu_2207_p4__0[6]),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_32_fu_2207_p4),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[1] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[2] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[3] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[4] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[5] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[6] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_19_reg_523_reg_n_0_[7] ),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_32_fu_2207_p4__0[0]),
        .R(input_val_V_19_reg_523));
  FDRE \input_val_V_19_reg_523_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[38]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_32_fu_2207_p4__0[1]),
        .R(input_val_V_19_reg_523));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_20_reg_556[15]_i_1 
       (.I0(ap_CS_fsm_state42),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(select_ln56_4_reg_2988),
        .O(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[0] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_37_fu_2395_p4__0[2]),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_37_fu_2395_p4__0[3]),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_37_fu_2395_p4__0[4]),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_37_fu_2395_p4__0[5]),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_37_fu_2395_p4__0[6]),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_37_fu_2395_p4),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[1] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[2] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[3] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[4] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[5] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[6] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_20_reg_556_reg_n_0_[7] ),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_37_fu_2395_p4__0[0]),
        .R(input_val_V_20_reg_556));
  FDRE \input_val_V_20_reg_556_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_37_fu_2395_p4__0[1]),
        .R(input_val_V_20_reg_556));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_21_reg_589[15]_i_1 
       (.I0(ap_CS_fsm_state46),
        .I1(icmp_ln76_8_fu_2517_p2),
        .I2(brmerge155_reg_3328),
        .O(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[0] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_42_fu_2646_p4__0[2]),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_42_fu_2646_p4__0[3]),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_42_fu_2646_p4__0[4]),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_42_fu_2646_p4__0[5]),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_42_fu_2646_p4__0[6]),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_42_fu_2646_p4),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[1] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[2] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[3] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[4] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[5] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[6] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_21_reg_589_reg_n_0_[7] ),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_42_fu_2646_p4__0[0]),
        .R(input_val_V_21_reg_589));
  FDRE \input_val_V_21_reg_589_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[46]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_42_fu_2646_p4__0[1]),
        .R(input_val_V_21_reg_589));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_23_reg_490[15]_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(rev138_reg_3097),
        .O(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[0] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_27_fu_2023_p4__0[2]),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_27_fu_2023_p4__0[3]),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_27_fu_2023_p4__0[4]),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_27_fu_2023_p4__0[5]),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_27_fu_2023_p4__0[6]),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_27_fu_2023_p4),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[1] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[2] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[3] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[4] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[5] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[6] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_23_reg_490_reg_n_0_[7] ),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_27_fu_2023_p4__0[0]),
        .R(input_val_V_23_reg_490));
  FDRE \input_val_V_23_reg_490_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_27_fu_2023_p4__0[1]),
        .R(input_val_V_23_reg_490));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_24_reg_369[15]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(icmp_ln76_1_fu_1195_p2),
        .I2(select_ln56_3_reg_2982),
        .O(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[0] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_7_fu_1282_p4__0[2]),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_7_fu_1282_p4__0[3]),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_7_fu_1282_p4__0[4]),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_7_fu_1282_p4__0[5]),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_7_fu_1282_p4__0[6]),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_7_fu_1282_p4),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[1] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[2] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[3] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[4] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[5] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[6] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_24_reg_369_reg_n_0_[7] ),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_7_fu_1282_p4__0[0]),
        .R(input_val_V_24_reg_369));
  FDRE \input_val_V_24_reg_369_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_7_fu_1282_p4__0[1]),
        .R(input_val_V_24_reg_369));
  LUT3 #(
    .INIT(8'h80)) 
    \input_val_V_25_reg_402[15]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(brmerge136_reg_3102),
        .O(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[0]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[0] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[10]),
        .Q(ret_V_12_fu_1466_p4__0[2]),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[11]),
        .Q(ret_V_12_fu_1466_p4__0[3]),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[12]),
        .Q(ret_V_12_fu_1466_p4__0[4]),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[13]),
        .Q(ret_V_12_fu_1466_p4__0[5]),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[14]),
        .Q(ret_V_12_fu_1466_p4__0[6]),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[15]),
        .Q(ret_V_12_fu_1466_p4),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[1]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[1] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[2]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[2] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[3]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[3] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[4]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[4] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[5]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[5] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[6]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[6] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[7]),
        .Q(\input_val_V_25_reg_402_reg_n_0_[7] ),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[8]),
        .Q(ret_V_12_fu_1466_p4__0[0]),
        .R(input_val_V_25_reg_402));
  FDRE \input_val_V_25_reg_402_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[22]),
        .D(input_stream_TDATA_int_regslice[9]),
        .Q(ret_V_12_fu_1466_p4__0[1]),
        .R(input_val_V_25_reg_402));
  FDRE \iw_1_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[0]),
        .Q(iw_1_fu_148[0]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[10]),
        .Q(iw_1_fu_148[10]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[11]),
        .Q(iw_1_fu_148[11]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[12]),
        .Q(iw_1_fu_148[12]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[13]),
        .Q(iw_1_fu_148[13]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[14]),
        .Q(iw_1_fu_148[14]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[15]),
        .Q(iw_1_fu_148[15]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[16]),
        .Q(iw_1_fu_148[16]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[17]),
        .Q(iw_1_fu_148[17]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[18]),
        .Q(iw_1_fu_148[18]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[19]),
        .Q(iw_1_fu_148[19]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[1]),
        .Q(iw_1_fu_148[1]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[20]),
        .Q(iw_1_fu_148[20]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[21]),
        .Q(iw_1_fu_148[21]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[22]),
        .Q(iw_1_fu_148[22]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[23] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[23]),
        .Q(iw_1_fu_148[23]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[24] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[24]),
        .Q(iw_1_fu_148[24]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[25] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[25]),
        .Q(iw_1_fu_148[25]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[26] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[26]),
        .Q(iw_1_fu_148[26]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[27] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[27]),
        .Q(iw_1_fu_148[27]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[28] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[28]),
        .Q(iw_1_fu_148[28]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[29] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[29]),
        .Q(iw_1_fu_148[29]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[2]),
        .Q(iw_1_fu_148[2]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[30] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[30]),
        .Q(iw_1_fu_148[30]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[3]),
        .Q(iw_1_fu_148[3]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[4]),
        .Q(iw_1_fu_148[4]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[5]),
        .Q(iw_1_fu_148[5]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[6]),
        .Q(iw_1_fu_148[6]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[7]),
        .Q(iw_1_fu_148[7]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[8]),
        .Q(iw_1_fu_148[8]),
        .R(ap_NS_fsm153_out));
  FDRE \iw_1_fu_148_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(iw_reg_3092[9]),
        .Q(iw_1_fu_148[9]),
        .R(ap_NS_fsm153_out));
  LUT1 #(
    .INIT(2'h1)) 
    \iw_reg_3092[0]_i_1 
       (.I0(\select_ln56_reg_2964_reg_n_0_[0] ),
        .O(\iw_reg_3092[0]_i_1_n_0 ));
  FDRE \iw_reg_3092_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092[0]_i_1_n_0 ),
        .Q(iw_reg_3092[0]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[12]_i_1_n_6 ),
        .Q(iw_reg_3092[10]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[12]_i_1_n_5 ),
        .Q(iw_reg_3092[11]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[12]_i_1_n_4 ),
        .Q(iw_reg_3092[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[12]_i_1 
       (.CI(\iw_reg_3092_reg[8]_i_1_n_0 ),
        .CO({\iw_reg_3092_reg[12]_i_1_n_0 ,\iw_reg_3092_reg[12]_i_1_n_1 ,\iw_reg_3092_reg[12]_i_1_n_2 ,\iw_reg_3092_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iw_reg_3092_reg[12]_i_1_n_4 ,\iw_reg_3092_reg[12]_i_1_n_5 ,\iw_reg_3092_reg[12]_i_1_n_6 ,\iw_reg_3092_reg[12]_i_1_n_7 }),
        .S({\select_ln56_reg_2964_reg_n_0_[12] ,\select_ln56_reg_2964_reg_n_0_[11] ,\select_ln56_reg_2964_reg_n_0_[10] ,\select_ln56_reg_2964_reg_n_0_[9] }));
  FDRE \iw_reg_3092_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[16]_i_1_n_7 ),
        .Q(iw_reg_3092[13]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[16]_i_1_n_6 ),
        .Q(iw_reg_3092[14]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[16]_i_1_n_5 ),
        .Q(iw_reg_3092[15]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[16]_i_1_n_4 ),
        .Q(iw_reg_3092[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[16]_i_1 
       (.CI(\iw_reg_3092_reg[12]_i_1_n_0 ),
        .CO({\iw_reg_3092_reg[16]_i_1_n_0 ,\iw_reg_3092_reg[16]_i_1_n_1 ,\iw_reg_3092_reg[16]_i_1_n_2 ,\iw_reg_3092_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iw_reg_3092_reg[16]_i_1_n_4 ,\iw_reg_3092_reg[16]_i_1_n_5 ,\iw_reg_3092_reg[16]_i_1_n_6 ,\iw_reg_3092_reg[16]_i_1_n_7 }),
        .S({\select_ln56_reg_2964_reg_n_0_[16] ,\select_ln56_reg_2964_reg_n_0_[15] ,\select_ln56_reg_2964_reg_n_0_[14] ,\select_ln56_reg_2964_reg_n_0_[13] }));
  FDRE \iw_reg_3092_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[20]_i_1_n_7 ),
        .Q(iw_reg_3092[17]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[20]_i_1_n_6 ),
        .Q(iw_reg_3092[18]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[20]_i_1_n_5 ),
        .Q(iw_reg_3092[19]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[4]_i_1_n_7 ),
        .Q(iw_reg_3092[1]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[20]_i_1_n_4 ),
        .Q(iw_reg_3092[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[20]_i_1 
       (.CI(\iw_reg_3092_reg[16]_i_1_n_0 ),
        .CO({\iw_reg_3092_reg[20]_i_1_n_0 ,\iw_reg_3092_reg[20]_i_1_n_1 ,\iw_reg_3092_reg[20]_i_1_n_2 ,\iw_reg_3092_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iw_reg_3092_reg[20]_i_1_n_4 ,\iw_reg_3092_reg[20]_i_1_n_5 ,\iw_reg_3092_reg[20]_i_1_n_6 ,\iw_reg_3092_reg[20]_i_1_n_7 }),
        .S({\select_ln56_reg_2964_reg_n_0_[20] ,\select_ln56_reg_2964_reg_n_0_[19] ,\select_ln56_reg_2964_reg_n_0_[18] ,\select_ln56_reg_2964_reg_n_0_[17] }));
  FDRE \iw_reg_3092_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[24]_i_1_n_7 ),
        .Q(iw_reg_3092[21]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[24]_i_1_n_6 ),
        .Q(iw_reg_3092[22]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[24]_i_1_n_5 ),
        .Q(iw_reg_3092[23]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[24]_i_1_n_4 ),
        .Q(iw_reg_3092[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[24]_i_1 
       (.CI(\iw_reg_3092_reg[20]_i_1_n_0 ),
        .CO({\iw_reg_3092_reg[24]_i_1_n_0 ,\iw_reg_3092_reg[24]_i_1_n_1 ,\iw_reg_3092_reg[24]_i_1_n_2 ,\iw_reg_3092_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iw_reg_3092_reg[24]_i_1_n_4 ,\iw_reg_3092_reg[24]_i_1_n_5 ,\iw_reg_3092_reg[24]_i_1_n_6 ,\iw_reg_3092_reg[24]_i_1_n_7 }),
        .S({\select_ln56_reg_2964_reg_n_0_[24] ,\select_ln56_reg_2964_reg_n_0_[23] ,\select_ln56_reg_2964_reg_n_0_[22] ,\select_ln56_reg_2964_reg_n_0_[21] }));
  FDRE \iw_reg_3092_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[28]_i_1_n_7 ),
        .Q(iw_reg_3092[25]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[28]_i_1_n_6 ),
        .Q(iw_reg_3092[26]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[28]_i_1_n_5 ),
        .Q(iw_reg_3092[27]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[28]_i_1_n_4 ),
        .Q(iw_reg_3092[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[28]_i_1 
       (.CI(\iw_reg_3092_reg[24]_i_1_n_0 ),
        .CO({\iw_reg_3092_reg[28]_i_1_n_0 ,\iw_reg_3092_reg[28]_i_1_n_1 ,\iw_reg_3092_reg[28]_i_1_n_2 ,\iw_reg_3092_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iw_reg_3092_reg[28]_i_1_n_4 ,\iw_reg_3092_reg[28]_i_1_n_5 ,\iw_reg_3092_reg[28]_i_1_n_6 ,\iw_reg_3092_reg[28]_i_1_n_7 }),
        .S({\select_ln56_reg_2964_reg_n_0_[28] ,\select_ln56_reg_2964_reg_n_0_[27] ,\select_ln56_reg_2964_reg_n_0_[26] ,\select_ln56_reg_2964_reg_n_0_[25] }));
  FDRE \iw_reg_3092_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[30]_i_2_n_7 ),
        .Q(iw_reg_3092[29]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[4]_i_1_n_6 ),
        .Q(iw_reg_3092[2]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[30]_i_2_n_6 ),
        .Q(iw_reg_3092[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[30]_i_2 
       (.CI(\iw_reg_3092_reg[28]_i_1_n_0 ),
        .CO({\NLW_iw_reg_3092_reg[30]_i_2_CO_UNCONNECTED [3:1],\iw_reg_3092_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_iw_reg_3092_reg[30]_i_2_O_UNCONNECTED [3:2],\iw_reg_3092_reg[30]_i_2_n_6 ,\iw_reg_3092_reg[30]_i_2_n_7 }),
        .S({1'b0,1'b0,\select_ln56_reg_2964_reg_n_0_[30] ,\select_ln56_reg_2964_reg_n_0_[29] }));
  FDRE \iw_reg_3092_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[4]_i_1_n_5 ),
        .Q(iw_reg_3092[3]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[4]_i_1_n_4 ),
        .Q(iw_reg_3092[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\iw_reg_3092_reg[4]_i_1_n_0 ,\iw_reg_3092_reg[4]_i_1_n_1 ,\iw_reg_3092_reg[4]_i_1_n_2 ,\iw_reg_3092_reg[4]_i_1_n_3 }),
        .CYINIT(\select_ln56_reg_2964_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iw_reg_3092_reg[4]_i_1_n_4 ,\iw_reg_3092_reg[4]_i_1_n_5 ,\iw_reg_3092_reg[4]_i_1_n_6 ,\iw_reg_3092_reg[4]_i_1_n_7 }),
        .S({\select_ln56_reg_2964_reg_n_0_[4] ,\select_ln56_reg_2964_reg_n_0_[3] ,\select_ln56_reg_2964_reg_n_0_[2] ,\select_ln56_reg_2964_reg_n_0_[1] }));
  FDRE \iw_reg_3092_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[8]_i_1_n_7 ),
        .Q(iw_reg_3092[5]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[8]_i_1_n_6 ),
        .Q(iw_reg_3092[6]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[8]_i_1_n_5 ),
        .Q(iw_reg_3092[7]),
        .R(1'b0));
  FDRE \iw_reg_3092_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[8]_i_1_n_4 ),
        .Q(iw_reg_3092[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \iw_reg_3092_reg[8]_i_1 
       (.CI(\iw_reg_3092_reg[4]_i_1_n_0 ),
        .CO({\iw_reg_3092_reg[8]_i_1_n_0 ,\iw_reg_3092_reg[8]_i_1_n_1 ,\iw_reg_3092_reg[8]_i_1_n_2 ,\iw_reg_3092_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iw_reg_3092_reg[8]_i_1_n_4 ,\iw_reg_3092_reg[8]_i_1_n_5 ,\iw_reg_3092_reg[8]_i_1_n_6 ,\iw_reg_3092_reg[8]_i_1_n_7 }),
        .S({\select_ln56_reg_2964_reg_n_0_[8] ,\select_ln56_reg_2964_reg_n_0_[7] ,\select_ln56_reg_2964_reg_n_0_[6] ,\select_ln56_reg_2964_reg_n_0_[5] }));
  FDRE \iw_reg_3092_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(\iw_reg_3092_reg[12]_i_1_n_7 ),
        .Q(iw_reg_3092[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_10 
       (.I0(\ic_1_reg_347_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_1_reg_3087[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_3 
       (.I0(trunc_ln93_1_fu_1211_p1[10]),
        .I1(trunc_ln93_1_fu_1211_p1[7]),
        .O(\lshr_ln93_1_reg_3087[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_4 
       (.I0(trunc_ln93_1_fu_1211_p1[9]),
        .I1(trunc_ln93_1_fu_1211_p1[6]),
        .O(\lshr_ln93_1_reg_3087[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_5 
       (.I0(trunc_ln93_1_fu_1211_p1[8]),
        .I1(trunc_ln93_1_fu_1211_p1[5]),
        .O(\lshr_ln93_1_reg_3087[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_6 
       (.I0(trunc_ln93_1_fu_1211_p1[7]),
        .I1(trunc_ln93_1_fu_1211_p1[4]),
        .O(\lshr_ln93_1_reg_3087[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_7 
       (.I0(\ic_1_reg_347_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_1_reg_3087[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_8 
       (.I0(\ic_1_reg_347_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_1_reg_3087[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[10]_i_9 
       (.I0(\ic_1_reg_347_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_1_reg_3087[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_10 
       (.I0(\ic_1_reg_347_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_1_reg_3087[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_11 
       (.I0(\ic_1_reg_347_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_1_reg_3087[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_12 
       (.I0(\ic_1_reg_347_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_1_reg_3087[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_13 
       (.I0(\ic_1_reg_347_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_1_reg_3087[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_14 
       (.I0(\ic_1_reg_347_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_1_reg_3087[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_15 
       (.I0(\ic_1_reg_347_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_1_reg_3087[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_4 
       (.I0(trunc_ln93_1_fu_1211_p1[14]),
        .I1(trunc_ln93_1_fu_1211_p1[11]),
        .O(\lshr_ln93_1_reg_3087[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_5 
       (.I0(trunc_ln93_1_fu_1211_p1[13]),
        .I1(trunc_ln93_1_fu_1211_p1[10]),
        .O(\lshr_ln93_1_reg_3087[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_6 
       (.I0(trunc_ln93_1_fu_1211_p1[12]),
        .I1(trunc_ln93_1_fu_1211_p1[9]),
        .O(\lshr_ln93_1_reg_3087[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_7 
       (.I0(trunc_ln93_1_fu_1211_p1[11]),
        .I1(trunc_ln93_1_fu_1211_p1[8]),
        .O(\lshr_ln93_1_reg_3087[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_8 
       (.I0(\ic_1_reg_347_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_1_reg_3087[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[14]_i_9 
       (.I0(\ic_1_reg_347_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_1_reg_3087[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_1_reg_3087[15]_i_1 
       (.I0(icmp_ln76_1_fu_1195_p2),
        .I1(ap_CS_fsm_state18),
        .O(lshr_ln93_1_reg_30870));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[15]_i_3 
       (.I0(trunc_ln93_1_fu_1211_p1[15]),
        .I1(trunc_ln93_1_fu_1211_p1[12]),
        .O(\lshr_ln93_1_reg_3087[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_1_reg_3087[2]_i_2 
       (.I0(trunc_ln93_1_fu_1211_p1[0]),
        .O(\lshr_ln93_1_reg_3087[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_10 
       (.I0(\ic_1_reg_347_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_1_reg_3087[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_3 
       (.I0(trunc_ln93_1_fu_1211_p1[6]),
        .I1(trunc_ln93_1_fu_1211_p1[3]),
        .O(\lshr_ln93_1_reg_3087[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_4 
       (.I0(trunc_ln93_1_fu_1211_p1[5]),
        .I1(trunc_ln93_1_fu_1211_p1[2]),
        .O(\lshr_ln93_1_reg_3087[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_5 
       (.I0(trunc_ln93_1_fu_1211_p1[4]),
        .I1(trunc_ln93_1_fu_1211_p1[1]),
        .O(\lshr_ln93_1_reg_3087[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_6 
       (.I0(trunc_ln93_1_fu_1211_p1[3]),
        .I1(trunc_ln93_1_fu_1211_p1[0]),
        .O(\lshr_ln93_1_reg_3087[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_7 
       (.I0(\ic_1_reg_347_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_1_reg_3087[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_8 
       (.I0(\ic_1_reg_347_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_1_reg_3087[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_1_reg_3087[6]_i_9 
       (.I0(\ic_1_reg_347_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_1_reg_3087[6]_i_9_n_0 ));
  FDRE \lshr_ln93_1_reg_3087_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[1]),
        .Q(lshr_ln93_1_reg_3087[0]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[11]),
        .Q(lshr_ln93_1_reg_3087[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[10]_i_1 
       (.CI(\lshr_ln93_1_reg_3087_reg[6]_i_1_n_0 ),
        .CO({\lshr_ln93_1_reg_3087_reg[10]_i_1_n_0 ,\lshr_ln93_1_reg_3087_reg[10]_i_1_n_1 ,\lshr_ln93_1_reg_3087_reg[10]_i_1_n_2 ,\lshr_ln93_1_reg_3087_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_1_fu_1211_p1[10:7]),
        .O(add_ln93_fu_1237_p2[11:8]),
        .S({\lshr_ln93_1_reg_3087[10]_i_3_n_0 ,\lshr_ln93_1_reg_3087[10]_i_4_n_0 ,\lshr_ln93_1_reg_3087[10]_i_5_n_0 ,\lshr_ln93_1_reg_3087[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[10]_i_2 
       (.CI(\lshr_ln93_1_reg_3087_reg[6]_i_2_n_0 ),
        .CO({\lshr_ln93_1_reg_3087_reg[10]_i_2_n_0 ,\lshr_ln93_1_reg_3087_reg[10]_i_2_n_1 ,\lshr_ln93_1_reg_3087_reg[10]_i_2_n_2 ,\lshr_ln93_1_reg_3087_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_1_reg_347_reg_n_0_[7] ,\ic_1_reg_347_reg_n_0_[6] ,\ic_1_reg_347_reg_n_0_[5] ,\ic_1_reg_347_reg_n_0_[4] }),
        .O(trunc_ln93_1_fu_1211_p1[7:4]),
        .S({\lshr_ln93_1_reg_3087[10]_i_7_n_0 ,\lshr_ln93_1_reg_3087[10]_i_8_n_0 ,\lshr_ln93_1_reg_3087[10]_i_9_n_0 ,\lshr_ln93_1_reg_3087[10]_i_10_n_0 }));
  FDRE \lshr_ln93_1_reg_3087_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[12]),
        .Q(lshr_ln93_1_reg_3087[11]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[13]),
        .Q(lshr_ln93_1_reg_3087[12]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[14]),
        .Q(lshr_ln93_1_reg_3087[13]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[15]),
        .Q(lshr_ln93_1_reg_3087[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[14]_i_1 
       (.CI(\lshr_ln93_1_reg_3087_reg[10]_i_1_n_0 ),
        .CO({\lshr_ln93_1_reg_3087_reg[14]_i_1_n_0 ,\lshr_ln93_1_reg_3087_reg[14]_i_1_n_1 ,\lshr_ln93_1_reg_3087_reg[14]_i_1_n_2 ,\lshr_ln93_1_reg_3087_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_1_fu_1211_p1[14:11]),
        .O(add_ln93_fu_1237_p2[15:12]),
        .S({\lshr_ln93_1_reg_3087[14]_i_4_n_0 ,\lshr_ln93_1_reg_3087[14]_i_5_n_0 ,\lshr_ln93_1_reg_3087[14]_i_6_n_0 ,\lshr_ln93_1_reg_3087[14]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[14]_i_2 
       (.CI(\lshr_ln93_1_reg_3087_reg[14]_i_3_n_0 ),
        .CO({\NLW_lshr_ln93_1_reg_3087_reg[14]_i_2_CO_UNCONNECTED [3],\lshr_ln93_1_reg_3087_reg[14]_i_2_n_1 ,\lshr_ln93_1_reg_3087_reg[14]_i_2_n_2 ,\lshr_ln93_1_reg_3087_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_1_reg_347_reg_n_0_[14] ,\ic_1_reg_347_reg_n_0_[13] ,\ic_1_reg_347_reg_n_0_[12] }),
        .O(trunc_ln93_1_fu_1211_p1[15:12]),
        .S({\lshr_ln93_1_reg_3087[14]_i_8_n_0 ,\lshr_ln93_1_reg_3087[14]_i_9_n_0 ,\lshr_ln93_1_reg_3087[14]_i_10_n_0 ,\lshr_ln93_1_reg_3087[14]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[14]_i_3 
       (.CI(\lshr_ln93_1_reg_3087_reg[10]_i_2_n_0 ),
        .CO({\lshr_ln93_1_reg_3087_reg[14]_i_3_n_0 ,\lshr_ln93_1_reg_3087_reg[14]_i_3_n_1 ,\lshr_ln93_1_reg_3087_reg[14]_i_3_n_2 ,\lshr_ln93_1_reg_3087_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_1_reg_347_reg_n_0_[11] ,\ic_1_reg_347_reg_n_0_[10] ,\ic_1_reg_347_reg_n_0_[9] ,\ic_1_reg_347_reg_n_0_[8] }),
        .O(trunc_ln93_1_fu_1211_p1[11:8]),
        .S({\lshr_ln93_1_reg_3087[14]_i_12_n_0 ,\lshr_ln93_1_reg_3087[14]_i_13_n_0 ,\lshr_ln93_1_reg_3087[14]_i_14_n_0 ,\lshr_ln93_1_reg_3087[14]_i_15_n_0 }));
  FDRE \lshr_ln93_1_reg_3087_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[16]),
        .Q(lshr_ln93_1_reg_3087[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[15]_i_2 
       (.CI(\lshr_ln93_1_reg_3087_reg[14]_i_1_n_0 ),
        .CO(\NLW_lshr_ln93_1_reg_3087_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lshr_ln93_1_reg_3087_reg[15]_i_2_O_UNCONNECTED [3:1],add_ln93_fu_1237_p2[16]}),
        .S({1'b0,1'b0,1'b0,\lshr_ln93_1_reg_3087[15]_i_3_n_0 }));
  FDRE \lshr_ln93_1_reg_3087_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[2]),
        .Q(lshr_ln93_1_reg_3087[1]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[3]),
        .Q(lshr_ln93_1_reg_3087[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_1_reg_3087_reg[2]_i_1_n_0 ,\lshr_ln93_1_reg_3087_reg[2]_i_1_n_1 ,\lshr_ln93_1_reg_3087_reg[2]_i_1_n_2 ,\lshr_ln93_1_reg_3087_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,trunc_ln93_1_fu_1211_p1[0],1'b0}),
        .O({add_ln93_fu_1237_p2[3:1],\NLW_lshr_ln93_1_reg_3087_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({trunc_ln93_1_fu_1211_p1[2:1],\lshr_ln93_1_reg_3087[2]_i_2_n_0 ,1'b0}));
  FDRE \lshr_ln93_1_reg_3087_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[4]),
        .Q(lshr_ln93_1_reg_3087[3]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[5]),
        .Q(lshr_ln93_1_reg_3087[4]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[6]),
        .Q(lshr_ln93_1_reg_3087[5]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[7]),
        .Q(lshr_ln93_1_reg_3087[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[6]_i_1 
       (.CI(\lshr_ln93_1_reg_3087_reg[2]_i_1_n_0 ),
        .CO({\lshr_ln93_1_reg_3087_reg[6]_i_1_n_0 ,\lshr_ln93_1_reg_3087_reg[6]_i_1_n_1 ,\lshr_ln93_1_reg_3087_reg[6]_i_1_n_2 ,\lshr_ln93_1_reg_3087_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_1_fu_1211_p1[6:3]),
        .O(add_ln93_fu_1237_p2[7:4]),
        .S({\lshr_ln93_1_reg_3087[6]_i_3_n_0 ,\lshr_ln93_1_reg_3087[6]_i_4_n_0 ,\lshr_ln93_1_reg_3087[6]_i_5_n_0 ,\lshr_ln93_1_reg_3087[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_1_reg_3087_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\lshr_ln93_1_reg_3087_reg[6]_i_2_n_0 ,\lshr_ln93_1_reg_3087_reg[6]_i_2_n_1 ,\lshr_ln93_1_reg_3087_reg[6]_i_2_n_2 ,\lshr_ln93_1_reg_3087_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_1_reg_347_reg_n_0_[3] ,\ic_1_reg_347_reg_n_0_[2] ,\ic_1_reg_347_reg_n_0_[1] ,\ic_1_reg_347_reg_n_0_[0] }),
        .O(trunc_ln93_1_fu_1211_p1[3:0]),
        .S({\lshr_ln93_1_reg_3087[6]_i_7_n_0 ,\lshr_ln93_1_reg_3087[6]_i_8_n_0 ,\lshr_ln93_1_reg_3087[6]_i_9_n_0 ,\lshr_ln93_1_reg_3087[6]_i_10_n_0 }));
  FDRE \lshr_ln93_1_reg_3087_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[8]),
        .Q(lshr_ln93_1_reg_3087[7]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[9]),
        .Q(lshr_ln93_1_reg_3087[8]),
        .R(1'b0));
  FDRE \lshr_ln93_1_reg_3087_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln93_1_reg_30870),
        .D(add_ln93_fu_1237_p2[10]),
        .Q(lshr_ln93_1_reg_3087[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_10 
       (.I0(\ic_2_reg_380_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_2_reg_3139[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_3 
       (.I0(trunc_ln93_2_fu_1420_p1[11]),
        .I1(trunc_ln93_2_fu_1420_p1[8]),
        .O(\lshr_ln93_2_reg_3139[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_4 
       (.I0(trunc_ln93_2_fu_1420_p1[10]),
        .I1(trunc_ln93_2_fu_1420_p1[7]),
        .O(\lshr_ln93_2_reg_3139[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_5 
       (.I0(trunc_ln93_2_fu_1420_p1[9]),
        .I1(trunc_ln93_2_fu_1420_p1[6]),
        .O(\lshr_ln93_2_reg_3139[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_6 
       (.I0(trunc_ln93_2_fu_1420_p1[8]),
        .I1(trunc_ln93_2_fu_1420_p1[5]),
        .O(\lshr_ln93_2_reg_3139[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_7 
       (.I0(\ic_2_reg_380_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_2_reg_3139[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_8 
       (.I0(\ic_2_reg_380_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_2_reg_3139[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[11]_i_9 
       (.I0(\ic_2_reg_380_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_2_reg_3139[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_2_reg_3139[15]_i_1 
       (.I0(icmp_ln76_2_fu_1404_p2),
        .I1(ap_CS_fsm_state22),
        .O(lshr_ln93_2_reg_31390));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_10 
       (.I0(\ic_2_reg_380_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_2_reg_3139[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_11 
       (.I0(\ic_2_reg_380_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_2_reg_3139[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_4 
       (.I0(trunc_ln93_2_fu_1420_p1[15]),
        .I1(trunc_ln93_2_fu_1420_p1[12]),
        .O(\lshr_ln93_2_reg_3139[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_5 
       (.I0(trunc_ln93_2_fu_1420_p1[14]),
        .I1(trunc_ln93_2_fu_1420_p1[11]),
        .O(\lshr_ln93_2_reg_3139[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_6 
       (.I0(trunc_ln93_2_fu_1420_p1[13]),
        .I1(trunc_ln93_2_fu_1420_p1[10]),
        .O(\lshr_ln93_2_reg_3139[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_7 
       (.I0(trunc_ln93_2_fu_1420_p1[12]),
        .I1(trunc_ln93_2_fu_1420_p1[9]),
        .O(\lshr_ln93_2_reg_3139[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_8 
       (.I0(\ic_2_reg_380_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_2_reg_3139[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[15]_i_9 
       (.I0(\ic_2_reg_380_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_2_reg_3139[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[3]_i_3 
       (.I0(trunc_ln93_2_fu_1420_p1[3]),
        .I1(trunc_ln93_2_fu_1420_p1[0]),
        .O(\lshr_ln93_2_reg_3139[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_2_reg_3139[3]_i_4 
       (.I0(trunc_ln93_2_fu_1420_p1[1]),
        .O(\lshr_ln93_2_reg_3139[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[3]_i_5 
       (.I0(\ic_2_reg_380_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_2_reg_3139[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[3]_i_6 
       (.I0(\ic_2_reg_380_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_2_reg_3139[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[3]_i_7 
       (.I0(\ic_2_reg_380_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_2_reg_3139[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[3]_i_8 
       (.I0(\ic_2_reg_380_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_2_reg_3139[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_10 
       (.I0(\ic_2_reg_380_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_2_reg_3139[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_3 
       (.I0(trunc_ln93_2_fu_1420_p1[7]),
        .I1(trunc_ln93_2_fu_1420_p1[4]),
        .O(\lshr_ln93_2_reg_3139[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_4 
       (.I0(trunc_ln93_2_fu_1420_p1[6]),
        .I1(trunc_ln93_2_fu_1420_p1[3]),
        .O(\lshr_ln93_2_reg_3139[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_5 
       (.I0(trunc_ln93_2_fu_1420_p1[5]),
        .I1(trunc_ln93_2_fu_1420_p1[2]),
        .O(\lshr_ln93_2_reg_3139[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_6 
       (.I0(trunc_ln93_2_fu_1420_p1[4]),
        .I1(trunc_ln93_2_fu_1420_p1[1]),
        .O(\lshr_ln93_2_reg_3139[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_7 
       (.I0(\ic_2_reg_380_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_2_reg_3139[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_8 
       (.I0(\ic_2_reg_380_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_2_reg_3139[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_2_reg_3139[7]_i_9 
       (.I0(\ic_2_reg_380_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_2_reg_3139[7]_i_9_n_0 ));
  FDRE \lshr_ln93_2_reg_3139_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[1]),
        .Q(lshr_ln93_2_reg_3139[0]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[11]),
        .Q(lshr_ln93_2_reg_3139[10]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[12]),
        .Q(lshr_ln93_2_reg_3139[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[11]_i_1 
       (.CI(\lshr_ln93_2_reg_3139_reg[7]_i_1_n_0 ),
        .CO({\lshr_ln93_2_reg_3139_reg[11]_i_1_n_0 ,\lshr_ln93_2_reg_3139_reg[11]_i_1_n_1 ,\lshr_ln93_2_reg_3139_reg[11]_i_1_n_2 ,\lshr_ln93_2_reg_3139_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_2_fu_1420_p1[11:8]),
        .O(add_ln93_1_fu_1446_p2[12:9]),
        .S({\lshr_ln93_2_reg_3139[11]_i_3_n_0 ,\lshr_ln93_2_reg_3139[11]_i_4_n_0 ,\lshr_ln93_2_reg_3139[11]_i_5_n_0 ,\lshr_ln93_2_reg_3139[11]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[11]_i_2 
       (.CI(\lshr_ln93_2_reg_3139_reg[7]_i_2_n_0 ),
        .CO({\lshr_ln93_2_reg_3139_reg[11]_i_2_n_0 ,\lshr_ln93_2_reg_3139_reg[11]_i_2_n_1 ,\lshr_ln93_2_reg_3139_reg[11]_i_2_n_2 ,\lshr_ln93_2_reg_3139_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_2_reg_380_reg_n_0_[11] ,\ic_2_reg_380_reg_n_0_[10] ,\ic_2_reg_380_reg_n_0_[9] ,\ic_2_reg_380_reg_n_0_[8] }),
        .O(trunc_ln93_2_fu_1420_p1[11:8]),
        .S({\lshr_ln93_2_reg_3139[11]_i_7_n_0 ,\lshr_ln93_2_reg_3139[11]_i_8_n_0 ,\lshr_ln93_2_reg_3139[11]_i_9_n_0 ,\lshr_ln93_2_reg_3139[11]_i_10_n_0 }));
  FDRE \lshr_ln93_2_reg_3139_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[13]),
        .Q(lshr_ln93_2_reg_3139[12]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[14]),
        .Q(lshr_ln93_2_reg_3139[13]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[15]),
        .Q(lshr_ln93_2_reg_3139[14]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[16]),
        .Q(lshr_ln93_2_reg_3139[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[15]_i_2 
       (.CI(\lshr_ln93_2_reg_3139_reg[11]_i_1_n_0 ),
        .CO({\NLW_lshr_ln93_2_reg_3139_reg[15]_i_2_CO_UNCONNECTED [3],\lshr_ln93_2_reg_3139_reg[15]_i_2_n_1 ,\lshr_ln93_2_reg_3139_reg[15]_i_2_n_2 ,\lshr_ln93_2_reg_3139_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln93_2_fu_1420_p1[14:12]}),
        .O(add_ln93_1_fu_1446_p2[16:13]),
        .S({\lshr_ln93_2_reg_3139[15]_i_4_n_0 ,\lshr_ln93_2_reg_3139[15]_i_5_n_0 ,\lshr_ln93_2_reg_3139[15]_i_6_n_0 ,\lshr_ln93_2_reg_3139[15]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[15]_i_3 
       (.CI(\lshr_ln93_2_reg_3139_reg[11]_i_2_n_0 ),
        .CO({\NLW_lshr_ln93_2_reg_3139_reg[15]_i_3_CO_UNCONNECTED [3],\lshr_ln93_2_reg_3139_reg[15]_i_3_n_1 ,\lshr_ln93_2_reg_3139_reg[15]_i_3_n_2 ,\lshr_ln93_2_reg_3139_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_2_reg_380_reg_n_0_[14] ,\ic_2_reg_380_reg_n_0_[13] ,\ic_2_reg_380_reg_n_0_[12] }),
        .O(trunc_ln93_2_fu_1420_p1[15:12]),
        .S({\lshr_ln93_2_reg_3139[15]_i_8_n_0 ,\lshr_ln93_2_reg_3139[15]_i_9_n_0 ,\lshr_ln93_2_reg_3139[15]_i_10_n_0 ,\lshr_ln93_2_reg_3139[15]_i_11_n_0 }));
  FDRE \lshr_ln93_2_reg_3139_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[2]),
        .Q(lshr_ln93_2_reg_3139[1]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[3]),
        .Q(lshr_ln93_2_reg_3139[2]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[4]),
        .Q(lshr_ln93_2_reg_3139[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_2_reg_3139_reg[3]_i_1_n_0 ,\lshr_ln93_2_reg_3139_reg[3]_i_1_n_1 ,\lshr_ln93_2_reg_3139_reg[3]_i_1_n_2 ,\lshr_ln93_2_reg_3139_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({trunc_ln93_2_fu_1420_p1[3],1'b0,trunc_ln93_2_fu_1420_p1[1],1'b0}),
        .O(add_ln93_1_fu_1446_p2[4:1]),
        .S({\lshr_ln93_2_reg_3139[3]_i_3_n_0 ,trunc_ln93_2_fu_1420_p1[2],\lshr_ln93_2_reg_3139[3]_i_4_n_0 ,trunc_ln93_2_fu_1420_p1[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\lshr_ln93_2_reg_3139_reg[3]_i_2_n_0 ,\lshr_ln93_2_reg_3139_reg[3]_i_2_n_1 ,\lshr_ln93_2_reg_3139_reg[3]_i_2_n_2 ,\lshr_ln93_2_reg_3139_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_2_reg_380_reg_n_0_[3] ,\ic_2_reg_380_reg_n_0_[2] ,\ic_2_reg_380_reg_n_0_[1] ,\ic_2_reg_380_reg_n_0_[0] }),
        .O(trunc_ln93_2_fu_1420_p1[3:0]),
        .S({\lshr_ln93_2_reg_3139[3]_i_5_n_0 ,\lshr_ln93_2_reg_3139[3]_i_6_n_0 ,\lshr_ln93_2_reg_3139[3]_i_7_n_0 ,\lshr_ln93_2_reg_3139[3]_i_8_n_0 }));
  FDRE \lshr_ln93_2_reg_3139_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[5]),
        .Q(lshr_ln93_2_reg_3139[4]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[6]),
        .Q(lshr_ln93_2_reg_3139[5]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[7]),
        .Q(lshr_ln93_2_reg_3139[6]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[8]),
        .Q(lshr_ln93_2_reg_3139[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[7]_i_1 
       (.CI(\lshr_ln93_2_reg_3139_reg[3]_i_1_n_0 ),
        .CO({\lshr_ln93_2_reg_3139_reg[7]_i_1_n_0 ,\lshr_ln93_2_reg_3139_reg[7]_i_1_n_1 ,\lshr_ln93_2_reg_3139_reg[7]_i_1_n_2 ,\lshr_ln93_2_reg_3139_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_2_fu_1420_p1[7:4]),
        .O(add_ln93_1_fu_1446_p2[8:5]),
        .S({\lshr_ln93_2_reg_3139[7]_i_3_n_0 ,\lshr_ln93_2_reg_3139[7]_i_4_n_0 ,\lshr_ln93_2_reg_3139[7]_i_5_n_0 ,\lshr_ln93_2_reg_3139[7]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_2_reg_3139_reg[7]_i_2 
       (.CI(\lshr_ln93_2_reg_3139_reg[3]_i_2_n_0 ),
        .CO({\lshr_ln93_2_reg_3139_reg[7]_i_2_n_0 ,\lshr_ln93_2_reg_3139_reg[7]_i_2_n_1 ,\lshr_ln93_2_reg_3139_reg[7]_i_2_n_2 ,\lshr_ln93_2_reg_3139_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_2_reg_380_reg_n_0_[7] ,\ic_2_reg_380_reg_n_0_[6] ,\ic_2_reg_380_reg_n_0_[5] ,\ic_2_reg_380_reg_n_0_[4] }),
        .O(trunc_ln93_2_fu_1420_p1[7:4]),
        .S({\lshr_ln93_2_reg_3139[7]_i_7_n_0 ,\lshr_ln93_2_reg_3139[7]_i_8_n_0 ,\lshr_ln93_2_reg_3139[7]_i_9_n_0 ,\lshr_ln93_2_reg_3139[7]_i_10_n_0 }));
  FDRE \lshr_ln93_2_reg_3139_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[9]),
        .Q(lshr_ln93_2_reg_3139[8]),
        .R(1'b0));
  FDRE \lshr_ln93_2_reg_3139_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln93_2_reg_31390),
        .D(add_ln93_1_fu_1446_p2[10]),
        .Q(lshr_ln93_2_reg_3139[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[0]_i_2 
       (.I0(\ic_4_reg_446_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_3_reg_3210[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[0]_i_3 
       (.I0(\ic_4_reg_446_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_3_reg_3210[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[0]_i_4 
       (.I0(\ic_4_reg_446_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_3_reg_3210[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[0]_i_5 
       (.I0(\ic_4_reg_446_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_3_reg_3210[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_10 
       (.I0(\ic_4_reg_446_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_3_reg_3210[12]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_3 
       (.I0(trunc_ln93_4_fu_1788_p1__0[12]),
        .I1(trunc_ln93_4_fu_1788_p1__0[9]),
        .O(\lshr_ln93_3_reg_3210[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_4 
       (.I0(trunc_ln93_4_fu_1788_p1__0[11]),
        .I1(trunc_ln93_4_fu_1788_p1__0[8]),
        .O(\lshr_ln93_3_reg_3210[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_5 
       (.I0(trunc_ln93_4_fu_1788_p1__0[10]),
        .I1(trunc_ln93_4_fu_1788_p1__0[7]),
        .O(\lshr_ln93_3_reg_3210[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_6 
       (.I0(trunc_ln93_4_fu_1788_p1__0[9]),
        .I1(trunc_ln93_4_fu_1788_p1__0[6]),
        .O(\lshr_ln93_3_reg_3210[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_7 
       (.I0(\ic_4_reg_446_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_3_reg_3210[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_8 
       (.I0(\ic_4_reg_446_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_3_reg_3210[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[12]_i_9 
       (.I0(\ic_4_reg_446_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_3_reg_3210[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[15]_i_3 
       (.I0(trunc_ln93_4_fu_1788_p1__0[15]),
        .I1(trunc_ln93_4_fu_1788_p1__0[12]),
        .O(\lshr_ln93_3_reg_3210[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[15]_i_4 
       (.I0(trunc_ln93_4_fu_1788_p1__0[14]),
        .I1(trunc_ln93_4_fu_1788_p1__0[11]),
        .O(\lshr_ln93_3_reg_3210[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[15]_i_5 
       (.I0(trunc_ln93_4_fu_1788_p1__0[13]),
        .I1(trunc_ln93_4_fu_1788_p1__0[10]),
        .O(\lshr_ln93_3_reg_3210[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[15]_i_6 
       (.I0(\ic_4_reg_446_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_3_reg_3210[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[15]_i_7 
       (.I0(\ic_4_reg_446_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_3_reg_3210[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[15]_i_8 
       (.I0(\ic_4_reg_446_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_3_reg_3210[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[15]_i_9 
       (.I0(\ic_4_reg_446_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_3_reg_3210[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[4]_i_2 
       (.I0(trunc_ln93_4_fu_1788_p1__0[4]),
        .I1(trunc_ln93_4_fu_1788_p1__0[1]),
        .O(\lshr_ln93_3_reg_3210[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[4]_i_3 
       (.I0(trunc_ln93_4_fu_1788_p1__0[3]),
        .I1(trunc_ln93_4_fu_1788_p1),
        .O(\lshr_ln93_3_reg_3210[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_3_reg_3210[4]_i_4 
       (.I0(trunc_ln93_4_fu_1788_p1__0[2]),
        .O(\lshr_ln93_3_reg_3210[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_10 
       (.I0(\ic_4_reg_446_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_3_reg_3210[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_3 
       (.I0(trunc_ln93_4_fu_1788_p1__0[8]),
        .I1(trunc_ln93_4_fu_1788_p1__0[5]),
        .O(\lshr_ln93_3_reg_3210[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_4 
       (.I0(trunc_ln93_4_fu_1788_p1__0[7]),
        .I1(trunc_ln93_4_fu_1788_p1__0[4]),
        .O(\lshr_ln93_3_reg_3210[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_5 
       (.I0(trunc_ln93_4_fu_1788_p1__0[6]),
        .I1(trunc_ln93_4_fu_1788_p1__0[3]),
        .O(\lshr_ln93_3_reg_3210[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_6 
       (.I0(trunc_ln93_4_fu_1788_p1__0[5]),
        .I1(trunc_ln93_4_fu_1788_p1__0[2]),
        .O(\lshr_ln93_3_reg_3210[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_7 
       (.I0(\ic_4_reg_446_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_3_reg_3210[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_8 
       (.I0(\ic_4_reg_446_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_3_reg_3210[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_3_reg_3210[8]_i_9 
       (.I0(\ic_4_reg_446_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_3_reg_3210[8]_i_9_n_0 ));
  FDRE \lshr_ln93_3_reg_3210_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(trunc_ln93_4_fu_1788_p1),
        .Q(lshr_ln93_3_reg_3210[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_3_reg_3210_reg[0]_i_1_n_0 ,\lshr_ln93_3_reg_3210_reg[0]_i_1_n_1 ,\lshr_ln93_3_reg_3210_reg[0]_i_1_n_2 ,\lshr_ln93_3_reg_3210_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_4_reg_446_reg_n_0_[3] ,\ic_4_reg_446_reg_n_0_[2] ,\ic_4_reg_446_reg_n_0_[1] ,\ic_4_reg_446_reg_n_0_[0] }),
        .O({trunc_ln93_4_fu_1788_p1__0[3:1],trunc_ln93_4_fu_1788_p1}),
        .S({\lshr_ln93_3_reg_3210[0]_i_2_n_0 ,\lshr_ln93_3_reg_3210[0]_i_3_n_0 ,\lshr_ln93_3_reg_3210[0]_i_4_n_0 ,\lshr_ln93_3_reg_3210[0]_i_5_n_0 }));
  FDRE \lshr_ln93_3_reg_3210_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[11]),
        .Q(lshr_ln93_3_reg_3210[10]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[12]),
        .Q(lshr_ln93_3_reg_3210[11]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[13]),
        .Q(lshr_ln93_3_reg_3210[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[12]_i_1 
       (.CI(\lshr_ln93_3_reg_3210_reg[8]_i_1_n_0 ),
        .CO({\lshr_ln93_3_reg_3210_reg[12]_i_1_n_0 ,\lshr_ln93_3_reg_3210_reg[12]_i_1_n_1 ,\lshr_ln93_3_reg_3210_reg[12]_i_1_n_2 ,\lshr_ln93_3_reg_3210_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_4_fu_1788_p1__0[12:9]),
        .O(add_ln93_3_fu_1814_p2[13:10]),
        .S({\lshr_ln93_3_reg_3210[12]_i_3_n_0 ,\lshr_ln93_3_reg_3210[12]_i_4_n_0 ,\lshr_ln93_3_reg_3210[12]_i_5_n_0 ,\lshr_ln93_3_reg_3210[12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[12]_i_2 
       (.CI(\lshr_ln93_3_reg_3210_reg[8]_i_2_n_0 ),
        .CO({\lshr_ln93_3_reg_3210_reg[12]_i_2_n_0 ,\lshr_ln93_3_reg_3210_reg[12]_i_2_n_1 ,\lshr_ln93_3_reg_3210_reg[12]_i_2_n_2 ,\lshr_ln93_3_reg_3210_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_4_reg_446_reg_n_0_[11] ,\ic_4_reg_446_reg_n_0_[10] ,\ic_4_reg_446_reg_n_0_[9] ,\ic_4_reg_446_reg_n_0_[8] }),
        .O(trunc_ln93_4_fu_1788_p1__0[11:8]),
        .S({\lshr_ln93_3_reg_3210[12]_i_7_n_0 ,\lshr_ln93_3_reg_3210[12]_i_8_n_0 ,\lshr_ln93_3_reg_3210[12]_i_9_n_0 ,\lshr_ln93_3_reg_3210[12]_i_10_n_0 }));
  FDRE \lshr_ln93_3_reg_3210_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[14]),
        .Q(lshr_ln93_3_reg_3210[13]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[15]),
        .Q(lshr_ln93_3_reg_3210[14]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[16]),
        .Q(lshr_ln93_3_reg_3210[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[15]_i_1 
       (.CI(\lshr_ln93_3_reg_3210_reg[12]_i_1_n_0 ),
        .CO({\NLW_lshr_ln93_3_reg_3210_reg[15]_i_1_CO_UNCONNECTED [3:2],\lshr_ln93_3_reg_3210_reg[15]_i_1_n_2 ,\lshr_ln93_3_reg_3210_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,trunc_ln93_4_fu_1788_p1__0[14:13]}),
        .O({\NLW_lshr_ln93_3_reg_3210_reg[15]_i_1_O_UNCONNECTED [3],add_ln93_3_fu_1814_p2[16:14]}),
        .S({1'b0,\lshr_ln93_3_reg_3210[15]_i_3_n_0 ,\lshr_ln93_3_reg_3210[15]_i_4_n_0 ,\lshr_ln93_3_reg_3210[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[15]_i_2 
       (.CI(\lshr_ln93_3_reg_3210_reg[12]_i_2_n_0 ),
        .CO({\NLW_lshr_ln93_3_reg_3210_reg[15]_i_2_CO_UNCONNECTED [3],\lshr_ln93_3_reg_3210_reg[15]_i_2_n_1 ,\lshr_ln93_3_reg_3210_reg[15]_i_2_n_2 ,\lshr_ln93_3_reg_3210_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_4_reg_446_reg_n_0_[14] ,\ic_4_reg_446_reg_n_0_[13] ,\ic_4_reg_446_reg_n_0_[12] }),
        .O(trunc_ln93_4_fu_1788_p1__0[15:12]),
        .S({\lshr_ln93_3_reg_3210[15]_i_6_n_0 ,\lshr_ln93_3_reg_3210[15]_i_7_n_0 ,\lshr_ln93_3_reg_3210[15]_i_8_n_0 ,\lshr_ln93_3_reg_3210[15]_i_9_n_0 }));
  FDRE \lshr_ln93_3_reg_3210_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[2]),
        .Q(lshr_ln93_3_reg_3210[1]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[3]),
        .Q(lshr_ln93_3_reg_3210[2]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[4]),
        .Q(lshr_ln93_3_reg_3210[3]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[5]),
        .Q(lshr_ln93_3_reg_3210[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_3_reg_3210_reg[4]_i_1_n_0 ,\lshr_ln93_3_reg_3210_reg[4]_i_1_n_1 ,\lshr_ln93_3_reg_3210_reg[4]_i_1_n_2 ,\lshr_ln93_3_reg_3210_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({trunc_ln93_4_fu_1788_p1__0[4:2],1'b0}),
        .O(add_ln93_3_fu_1814_p2[5:2]),
        .S({\lshr_ln93_3_reg_3210[4]_i_2_n_0 ,\lshr_ln93_3_reg_3210[4]_i_3_n_0 ,\lshr_ln93_3_reg_3210[4]_i_4_n_0 ,trunc_ln93_4_fu_1788_p1__0[1]}));
  FDRE \lshr_ln93_3_reg_3210_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[6]),
        .Q(lshr_ln93_3_reg_3210[5]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[7]),
        .Q(lshr_ln93_3_reg_3210[6]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[8]),
        .Q(lshr_ln93_3_reg_3210[7]),
        .R(1'b0));
  FDRE \lshr_ln93_3_reg_3210_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[9]),
        .Q(lshr_ln93_3_reg_3210[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[8]_i_1 
       (.CI(\lshr_ln93_3_reg_3210_reg[4]_i_1_n_0 ),
        .CO({\lshr_ln93_3_reg_3210_reg[8]_i_1_n_0 ,\lshr_ln93_3_reg_3210_reg[8]_i_1_n_1 ,\lshr_ln93_3_reg_3210_reg[8]_i_1_n_2 ,\lshr_ln93_3_reg_3210_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_4_fu_1788_p1__0[8:5]),
        .O(add_ln93_3_fu_1814_p2[9:6]),
        .S({\lshr_ln93_3_reg_3210[8]_i_3_n_0 ,\lshr_ln93_3_reg_3210[8]_i_4_n_0 ,\lshr_ln93_3_reg_3210[8]_i_5_n_0 ,\lshr_ln93_3_reg_3210[8]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_3_reg_3210_reg[8]_i_2 
       (.CI(\lshr_ln93_3_reg_3210_reg[0]_i_1_n_0 ),
        .CO({\lshr_ln93_3_reg_3210_reg[8]_i_2_n_0 ,\lshr_ln93_3_reg_3210_reg[8]_i_2_n_1 ,\lshr_ln93_3_reg_3210_reg[8]_i_2_n_2 ,\lshr_ln93_3_reg_3210_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_4_reg_446_reg_n_0_[7] ,\ic_4_reg_446_reg_n_0_[6] ,\ic_4_reg_446_reg_n_0_[5] ,\ic_4_reg_446_reg_n_0_[4] }),
        .O(trunc_ln93_4_fu_1788_p1__0[7:4]),
        .S({\lshr_ln93_3_reg_3210[8]_i_7_n_0 ,\lshr_ln93_3_reg_3210[8]_i_8_n_0 ,\lshr_ln93_3_reg_3210[8]_i_9_n_0 ,\lshr_ln93_3_reg_3210[8]_i_10_n_0 }));
  FDRE \lshr_ln93_3_reg_3210_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[30]),
        .D(add_ln93_3_fu_1814_p2[10]),
        .Q(lshr_ln93_3_reg_3210[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_10 
       (.I0(\ic_3_reg_413_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_4_reg_3177[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_3 
       (.I0(trunc_ln93_3_fu_1604_p1[10]),
        .I1(trunc_ln93_3_fu_1604_p1[7]),
        .O(\lshr_ln93_4_reg_3177[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_4 
       (.I0(trunc_ln93_3_fu_1604_p1[9]),
        .I1(trunc_ln93_3_fu_1604_p1[6]),
        .O(\lshr_ln93_4_reg_3177[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_5 
       (.I0(trunc_ln93_3_fu_1604_p1[8]),
        .I1(trunc_ln93_3_fu_1604_p1[5]),
        .O(\lshr_ln93_4_reg_3177[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_6 
       (.I0(trunc_ln93_3_fu_1604_p1[7]),
        .I1(trunc_ln93_3_fu_1604_p1[4]),
        .O(\lshr_ln93_4_reg_3177[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_7 
       (.I0(\ic_3_reg_413_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_4_reg_3177[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_8 
       (.I0(\ic_3_reg_413_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_4_reg_3177[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[10]_i_9 
       (.I0(\ic_3_reg_413_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_4_reg_3177[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_10 
       (.I0(\ic_3_reg_413_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_4_reg_3177[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_11 
       (.I0(\ic_3_reg_413_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_4_reg_3177[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_12 
       (.I0(\ic_3_reg_413_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_4_reg_3177[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_13 
       (.I0(\ic_3_reg_413_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_4_reg_3177[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_14 
       (.I0(\ic_3_reg_413_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_4_reg_3177[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_15 
       (.I0(\ic_3_reg_413_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_4_reg_3177[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_4 
       (.I0(trunc_ln93_3_fu_1604_p1[14]),
        .I1(trunc_ln93_3_fu_1604_p1[11]),
        .O(\lshr_ln93_4_reg_3177[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_5 
       (.I0(trunc_ln93_3_fu_1604_p1[13]),
        .I1(trunc_ln93_3_fu_1604_p1[10]),
        .O(\lshr_ln93_4_reg_3177[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_6 
       (.I0(trunc_ln93_3_fu_1604_p1[12]),
        .I1(trunc_ln93_3_fu_1604_p1[9]),
        .O(\lshr_ln93_4_reg_3177[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_7 
       (.I0(trunc_ln93_3_fu_1604_p1[11]),
        .I1(trunc_ln93_3_fu_1604_p1[8]),
        .O(\lshr_ln93_4_reg_3177[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_8 
       (.I0(\ic_3_reg_413_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_4_reg_3177[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[14]_i_9 
       (.I0(\ic_3_reg_413_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_4_reg_3177[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_4_reg_3177[15]_i_1 
       (.I0(icmp_ln76_3_fu_1588_p2),
        .I1(ap_CS_fsm_state26),
        .O(lshr_ln93_4_reg_31770));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[15]_i_3 
       (.I0(trunc_ln93_3_fu_1604_p1[15]),
        .I1(trunc_ln93_3_fu_1604_p1[12]),
        .O(\lshr_ln93_4_reg_3177[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_4_reg_3177[2]_i_2 
       (.I0(trunc_ln93_3_fu_1604_p1[1]),
        .O(\lshr_ln93_4_reg_3177[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_4_reg_3177[2]_i_3 
       (.I0(trunc_ln93_3_fu_1604_p1[0]),
        .O(\lshr_ln93_4_reg_3177[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_10 
       (.I0(\ic_3_reg_413_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_4_reg_3177[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_3 
       (.I0(trunc_ln93_3_fu_1604_p1[6]),
        .I1(trunc_ln93_3_fu_1604_p1[3]),
        .O(\lshr_ln93_4_reg_3177[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_4 
       (.I0(trunc_ln93_3_fu_1604_p1[5]),
        .I1(trunc_ln93_3_fu_1604_p1[2]),
        .O(\lshr_ln93_4_reg_3177[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_5 
       (.I0(trunc_ln93_3_fu_1604_p1[4]),
        .I1(trunc_ln93_3_fu_1604_p1[1]),
        .O(\lshr_ln93_4_reg_3177[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_6 
       (.I0(trunc_ln93_3_fu_1604_p1[3]),
        .I1(trunc_ln93_3_fu_1604_p1[0]),
        .O(\lshr_ln93_4_reg_3177[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_7 
       (.I0(\ic_3_reg_413_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_4_reg_3177[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_8 
       (.I0(\ic_3_reg_413_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_4_reg_3177[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_4_reg_3177[6]_i_9 
       (.I0(\ic_3_reg_413_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_4_reg_3177[6]_i_9_n_0 ));
  FDRE \lshr_ln93_4_reg_3177_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[1]),
        .Q(lshr_ln93_4_reg_3177[0]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[11]),
        .Q(lshr_ln93_4_reg_3177[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[10]_i_1 
       (.CI(\lshr_ln93_4_reg_3177_reg[6]_i_1_n_0 ),
        .CO({\lshr_ln93_4_reg_3177_reg[10]_i_1_n_0 ,\lshr_ln93_4_reg_3177_reg[10]_i_1_n_1 ,\lshr_ln93_4_reg_3177_reg[10]_i_1_n_2 ,\lshr_ln93_4_reg_3177_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_3_fu_1604_p1[10:7]),
        .O(add_ln93_2_fu_1630_p2[11:8]),
        .S({\lshr_ln93_4_reg_3177[10]_i_3_n_0 ,\lshr_ln93_4_reg_3177[10]_i_4_n_0 ,\lshr_ln93_4_reg_3177[10]_i_5_n_0 ,\lshr_ln93_4_reg_3177[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[10]_i_2 
       (.CI(\lshr_ln93_4_reg_3177_reg[6]_i_2_n_0 ),
        .CO({\lshr_ln93_4_reg_3177_reg[10]_i_2_n_0 ,\lshr_ln93_4_reg_3177_reg[10]_i_2_n_1 ,\lshr_ln93_4_reg_3177_reg[10]_i_2_n_2 ,\lshr_ln93_4_reg_3177_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_3_reg_413_reg_n_0_[7] ,\ic_3_reg_413_reg_n_0_[6] ,\ic_3_reg_413_reg_n_0_[5] ,\ic_3_reg_413_reg_n_0_[4] }),
        .O(trunc_ln93_3_fu_1604_p1[7:4]),
        .S({\lshr_ln93_4_reg_3177[10]_i_7_n_0 ,\lshr_ln93_4_reg_3177[10]_i_8_n_0 ,\lshr_ln93_4_reg_3177[10]_i_9_n_0 ,\lshr_ln93_4_reg_3177[10]_i_10_n_0 }));
  FDRE \lshr_ln93_4_reg_3177_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[12]),
        .Q(lshr_ln93_4_reg_3177[11]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[13]),
        .Q(lshr_ln93_4_reg_3177[12]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[14]),
        .Q(lshr_ln93_4_reg_3177[13]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[15]),
        .Q(lshr_ln93_4_reg_3177[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[14]_i_1 
       (.CI(\lshr_ln93_4_reg_3177_reg[10]_i_1_n_0 ),
        .CO({\lshr_ln93_4_reg_3177_reg[14]_i_1_n_0 ,\lshr_ln93_4_reg_3177_reg[14]_i_1_n_1 ,\lshr_ln93_4_reg_3177_reg[14]_i_1_n_2 ,\lshr_ln93_4_reg_3177_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_3_fu_1604_p1[14:11]),
        .O(add_ln93_2_fu_1630_p2[15:12]),
        .S({\lshr_ln93_4_reg_3177[14]_i_4_n_0 ,\lshr_ln93_4_reg_3177[14]_i_5_n_0 ,\lshr_ln93_4_reg_3177[14]_i_6_n_0 ,\lshr_ln93_4_reg_3177[14]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[14]_i_2 
       (.CI(\lshr_ln93_4_reg_3177_reg[14]_i_3_n_0 ),
        .CO({\NLW_lshr_ln93_4_reg_3177_reg[14]_i_2_CO_UNCONNECTED [3],\lshr_ln93_4_reg_3177_reg[14]_i_2_n_1 ,\lshr_ln93_4_reg_3177_reg[14]_i_2_n_2 ,\lshr_ln93_4_reg_3177_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_3_reg_413_reg_n_0_[14] ,\ic_3_reg_413_reg_n_0_[13] ,\ic_3_reg_413_reg_n_0_[12] }),
        .O(trunc_ln93_3_fu_1604_p1[15:12]),
        .S({\lshr_ln93_4_reg_3177[14]_i_8_n_0 ,\lshr_ln93_4_reg_3177[14]_i_9_n_0 ,\lshr_ln93_4_reg_3177[14]_i_10_n_0 ,\lshr_ln93_4_reg_3177[14]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[14]_i_3 
       (.CI(\lshr_ln93_4_reg_3177_reg[10]_i_2_n_0 ),
        .CO({\lshr_ln93_4_reg_3177_reg[14]_i_3_n_0 ,\lshr_ln93_4_reg_3177_reg[14]_i_3_n_1 ,\lshr_ln93_4_reg_3177_reg[14]_i_3_n_2 ,\lshr_ln93_4_reg_3177_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_3_reg_413_reg_n_0_[11] ,\ic_3_reg_413_reg_n_0_[10] ,\ic_3_reg_413_reg_n_0_[9] ,\ic_3_reg_413_reg_n_0_[8] }),
        .O(trunc_ln93_3_fu_1604_p1[11:8]),
        .S({\lshr_ln93_4_reg_3177[14]_i_12_n_0 ,\lshr_ln93_4_reg_3177[14]_i_13_n_0 ,\lshr_ln93_4_reg_3177[14]_i_14_n_0 ,\lshr_ln93_4_reg_3177[14]_i_15_n_0 }));
  FDRE \lshr_ln93_4_reg_3177_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[16]),
        .Q(lshr_ln93_4_reg_3177[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[15]_i_2 
       (.CI(\lshr_ln93_4_reg_3177_reg[14]_i_1_n_0 ),
        .CO(\NLW_lshr_ln93_4_reg_3177_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lshr_ln93_4_reg_3177_reg[15]_i_2_O_UNCONNECTED [3:1],add_ln93_2_fu_1630_p2[16]}),
        .S({1'b0,1'b0,1'b0,\lshr_ln93_4_reg_3177[15]_i_3_n_0 }));
  FDRE \lshr_ln93_4_reg_3177_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[2]),
        .Q(lshr_ln93_4_reg_3177[1]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[3]),
        .Q(lshr_ln93_4_reg_3177[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_4_reg_3177_reg[2]_i_1_n_0 ,\lshr_ln93_4_reg_3177_reg[2]_i_1_n_1 ,\lshr_ln93_4_reg_3177_reg[2]_i_1_n_2 ,\lshr_ln93_4_reg_3177_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln93_3_fu_1604_p1[1:0],1'b0}),
        .O({add_ln93_2_fu_1630_p2[3:1],\NLW_lshr_ln93_4_reg_3177_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({trunc_ln93_3_fu_1604_p1[2],\lshr_ln93_4_reg_3177[2]_i_2_n_0 ,\lshr_ln93_4_reg_3177[2]_i_3_n_0 ,1'b0}));
  FDRE \lshr_ln93_4_reg_3177_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[4]),
        .Q(lshr_ln93_4_reg_3177[3]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[5]),
        .Q(lshr_ln93_4_reg_3177[4]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[6]),
        .Q(lshr_ln93_4_reg_3177[5]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[7]),
        .Q(lshr_ln93_4_reg_3177[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[6]_i_1 
       (.CI(\lshr_ln93_4_reg_3177_reg[2]_i_1_n_0 ),
        .CO({\lshr_ln93_4_reg_3177_reg[6]_i_1_n_0 ,\lshr_ln93_4_reg_3177_reg[6]_i_1_n_1 ,\lshr_ln93_4_reg_3177_reg[6]_i_1_n_2 ,\lshr_ln93_4_reg_3177_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_3_fu_1604_p1[6:3]),
        .O(add_ln93_2_fu_1630_p2[7:4]),
        .S({\lshr_ln93_4_reg_3177[6]_i_3_n_0 ,\lshr_ln93_4_reg_3177[6]_i_4_n_0 ,\lshr_ln93_4_reg_3177[6]_i_5_n_0 ,\lshr_ln93_4_reg_3177[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_4_reg_3177_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\lshr_ln93_4_reg_3177_reg[6]_i_2_n_0 ,\lshr_ln93_4_reg_3177_reg[6]_i_2_n_1 ,\lshr_ln93_4_reg_3177_reg[6]_i_2_n_2 ,\lshr_ln93_4_reg_3177_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_3_reg_413_reg_n_0_[3] ,\ic_3_reg_413_reg_n_0_[2] ,\ic_3_reg_413_reg_n_0_[1] ,\ic_3_reg_413_reg_n_0_[0] }),
        .O(trunc_ln93_3_fu_1604_p1[3:0]),
        .S({\lshr_ln93_4_reg_3177[6]_i_7_n_0 ,\lshr_ln93_4_reg_3177[6]_i_8_n_0 ,\lshr_ln93_4_reg_3177[6]_i_9_n_0 ,\lshr_ln93_4_reg_3177[6]_i_10_n_0 }));
  FDRE \lshr_ln93_4_reg_3177_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[8]),
        .Q(lshr_ln93_4_reg_3177[7]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[9]),
        .Q(lshr_ln93_4_reg_3177[8]),
        .R(1'b0));
  FDRE \lshr_ln93_4_reg_3177_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln93_4_reg_31770),
        .D(add_ln93_2_fu_1630_p2[10]),
        .Q(lshr_ln93_4_reg_3177[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_10 
       (.I0(\ic_5_reg_468_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_5_reg_3243[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_3 
       (.I0(trunc_ln93_5_fu_1973_p1[10]),
        .I1(trunc_ln93_5_fu_1973_p1[7]),
        .O(\lshr_ln93_5_reg_3243[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_4 
       (.I0(trunc_ln93_5_fu_1973_p1[9]),
        .I1(trunc_ln93_5_fu_1973_p1[6]),
        .O(\lshr_ln93_5_reg_3243[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_5 
       (.I0(trunc_ln93_5_fu_1973_p1[8]),
        .I1(trunc_ln93_5_fu_1973_p1[5]),
        .O(\lshr_ln93_5_reg_3243[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_6 
       (.I0(trunc_ln93_5_fu_1973_p1[7]),
        .I1(trunc_ln93_5_fu_1973_p1[4]),
        .O(\lshr_ln93_5_reg_3243[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_7 
       (.I0(\ic_5_reg_468_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_5_reg_3243[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_8 
       (.I0(\ic_5_reg_468_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_5_reg_3243[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[10]_i_9 
       (.I0(\ic_5_reg_468_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_5_reg_3243[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_10 
       (.I0(\ic_5_reg_468_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_5_reg_3243[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_11 
       (.I0(\ic_5_reg_468_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_5_reg_3243[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_12 
       (.I0(\ic_5_reg_468_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_5_reg_3243[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_13 
       (.I0(\ic_5_reg_468_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_5_reg_3243[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_14 
       (.I0(\ic_5_reg_468_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_5_reg_3243[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_15 
       (.I0(\ic_5_reg_468_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_5_reg_3243[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_4 
       (.I0(trunc_ln93_5_fu_1973_p1[14]),
        .I1(trunc_ln93_5_fu_1973_p1[11]),
        .O(\lshr_ln93_5_reg_3243[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_5 
       (.I0(trunc_ln93_5_fu_1973_p1[13]),
        .I1(trunc_ln93_5_fu_1973_p1[10]),
        .O(\lshr_ln93_5_reg_3243[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_6 
       (.I0(trunc_ln93_5_fu_1973_p1[12]),
        .I1(trunc_ln93_5_fu_1973_p1[9]),
        .O(\lshr_ln93_5_reg_3243[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_7 
       (.I0(trunc_ln93_5_fu_1973_p1[11]),
        .I1(trunc_ln93_5_fu_1973_p1[8]),
        .O(\lshr_ln93_5_reg_3243[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_8 
       (.I0(\ic_5_reg_468_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_5_reg_3243[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[14]_i_9 
       (.I0(\ic_5_reg_468_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_5_reg_3243[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_5_reg_3243[15]_i_1 
       (.I0(icmp_ln76_5_fu_1957_p2),
        .I1(ap_CS_fsm_state34),
        .O(lshr_ln93_5_reg_32430));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[15]_i_3 
       (.I0(trunc_ln93_5_fu_1973_p1[15]),
        .I1(trunc_ln93_5_fu_1973_p1[12]),
        .O(\lshr_ln93_5_reg_3243[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_5_reg_3243[2]_i_2 
       (.I0(trunc_ln93_5_fu_1973_p1[2]),
        .O(\lshr_ln93_5_reg_3243[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_5_reg_3243[2]_i_3 
       (.I0(trunc_ln93_5_fu_1973_p1[0]),
        .O(\lshr_ln93_5_reg_3243[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_10 
       (.I0(\ic_5_reg_468_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_5_reg_3243[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_3 
       (.I0(trunc_ln93_5_fu_1973_p1[6]),
        .I1(trunc_ln93_5_fu_1973_p1[3]),
        .O(\lshr_ln93_5_reg_3243[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_4 
       (.I0(trunc_ln93_5_fu_1973_p1[5]),
        .I1(trunc_ln93_5_fu_1973_p1[2]),
        .O(\lshr_ln93_5_reg_3243[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_5 
       (.I0(trunc_ln93_5_fu_1973_p1[4]),
        .I1(trunc_ln93_5_fu_1973_p1[1]),
        .O(\lshr_ln93_5_reg_3243[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_6 
       (.I0(trunc_ln93_5_fu_1973_p1[3]),
        .I1(trunc_ln93_5_fu_1973_p1[0]),
        .O(\lshr_ln93_5_reg_3243[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_7 
       (.I0(\ic_5_reg_468_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_5_reg_3243[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_8 
       (.I0(\ic_5_reg_468_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_5_reg_3243[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_5_reg_3243[6]_i_9 
       (.I0(\ic_5_reg_468_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_5_reg_3243[6]_i_9_n_0 ));
  FDRE \lshr_ln93_5_reg_3243_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[1]),
        .Q(lshr_ln93_5_reg_3243[0]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[11]),
        .Q(lshr_ln93_5_reg_3243[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[10]_i_1 
       (.CI(\lshr_ln93_5_reg_3243_reg[6]_i_1_n_0 ),
        .CO({\lshr_ln93_5_reg_3243_reg[10]_i_1_n_0 ,\lshr_ln93_5_reg_3243_reg[10]_i_1_n_1 ,\lshr_ln93_5_reg_3243_reg[10]_i_1_n_2 ,\lshr_ln93_5_reg_3243_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_5_fu_1973_p1[10:7]),
        .O(add_ln93_4_fu_1999_p2[11:8]),
        .S({\lshr_ln93_5_reg_3243[10]_i_3_n_0 ,\lshr_ln93_5_reg_3243[10]_i_4_n_0 ,\lshr_ln93_5_reg_3243[10]_i_5_n_0 ,\lshr_ln93_5_reg_3243[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[10]_i_2 
       (.CI(\lshr_ln93_5_reg_3243_reg[6]_i_2_n_0 ),
        .CO({\lshr_ln93_5_reg_3243_reg[10]_i_2_n_0 ,\lshr_ln93_5_reg_3243_reg[10]_i_2_n_1 ,\lshr_ln93_5_reg_3243_reg[10]_i_2_n_2 ,\lshr_ln93_5_reg_3243_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_5_reg_468_reg_n_0_[7] ,\ic_5_reg_468_reg_n_0_[6] ,\ic_5_reg_468_reg_n_0_[5] ,\ic_5_reg_468_reg_n_0_[4] }),
        .O(trunc_ln93_5_fu_1973_p1[7:4]),
        .S({\lshr_ln93_5_reg_3243[10]_i_7_n_0 ,\lshr_ln93_5_reg_3243[10]_i_8_n_0 ,\lshr_ln93_5_reg_3243[10]_i_9_n_0 ,\lshr_ln93_5_reg_3243[10]_i_10_n_0 }));
  FDRE \lshr_ln93_5_reg_3243_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[12]),
        .Q(lshr_ln93_5_reg_3243[11]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[13]),
        .Q(lshr_ln93_5_reg_3243[12]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[14]),
        .Q(lshr_ln93_5_reg_3243[13]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[15]),
        .Q(lshr_ln93_5_reg_3243[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[14]_i_1 
       (.CI(\lshr_ln93_5_reg_3243_reg[10]_i_1_n_0 ),
        .CO({\lshr_ln93_5_reg_3243_reg[14]_i_1_n_0 ,\lshr_ln93_5_reg_3243_reg[14]_i_1_n_1 ,\lshr_ln93_5_reg_3243_reg[14]_i_1_n_2 ,\lshr_ln93_5_reg_3243_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_5_fu_1973_p1[14:11]),
        .O(add_ln93_4_fu_1999_p2[15:12]),
        .S({\lshr_ln93_5_reg_3243[14]_i_4_n_0 ,\lshr_ln93_5_reg_3243[14]_i_5_n_0 ,\lshr_ln93_5_reg_3243[14]_i_6_n_0 ,\lshr_ln93_5_reg_3243[14]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[14]_i_2 
       (.CI(\lshr_ln93_5_reg_3243_reg[14]_i_3_n_0 ),
        .CO({\NLW_lshr_ln93_5_reg_3243_reg[14]_i_2_CO_UNCONNECTED [3],\lshr_ln93_5_reg_3243_reg[14]_i_2_n_1 ,\lshr_ln93_5_reg_3243_reg[14]_i_2_n_2 ,\lshr_ln93_5_reg_3243_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_5_reg_468_reg_n_0_[14] ,\ic_5_reg_468_reg_n_0_[13] ,\ic_5_reg_468_reg_n_0_[12] }),
        .O(trunc_ln93_5_fu_1973_p1[15:12]),
        .S({\lshr_ln93_5_reg_3243[14]_i_8_n_0 ,\lshr_ln93_5_reg_3243[14]_i_9_n_0 ,\lshr_ln93_5_reg_3243[14]_i_10_n_0 ,\lshr_ln93_5_reg_3243[14]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[14]_i_3 
       (.CI(\lshr_ln93_5_reg_3243_reg[10]_i_2_n_0 ),
        .CO({\lshr_ln93_5_reg_3243_reg[14]_i_3_n_0 ,\lshr_ln93_5_reg_3243_reg[14]_i_3_n_1 ,\lshr_ln93_5_reg_3243_reg[14]_i_3_n_2 ,\lshr_ln93_5_reg_3243_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_5_reg_468_reg_n_0_[11] ,\ic_5_reg_468_reg_n_0_[10] ,\ic_5_reg_468_reg_n_0_[9] ,\ic_5_reg_468_reg_n_0_[8] }),
        .O(trunc_ln93_5_fu_1973_p1[11:8]),
        .S({\lshr_ln93_5_reg_3243[14]_i_12_n_0 ,\lshr_ln93_5_reg_3243[14]_i_13_n_0 ,\lshr_ln93_5_reg_3243[14]_i_14_n_0 ,\lshr_ln93_5_reg_3243[14]_i_15_n_0 }));
  FDRE \lshr_ln93_5_reg_3243_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[16]),
        .Q(lshr_ln93_5_reg_3243[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[15]_i_2 
       (.CI(\lshr_ln93_5_reg_3243_reg[14]_i_1_n_0 ),
        .CO(\NLW_lshr_ln93_5_reg_3243_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lshr_ln93_5_reg_3243_reg[15]_i_2_O_UNCONNECTED [3:1],add_ln93_4_fu_1999_p2[16]}),
        .S({1'b0,1'b0,1'b0,\lshr_ln93_5_reg_3243[15]_i_3_n_0 }));
  FDRE \lshr_ln93_5_reg_3243_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[2]),
        .Q(lshr_ln93_5_reg_3243[1]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[3]),
        .Q(lshr_ln93_5_reg_3243[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_5_reg_3243_reg[2]_i_1_n_0 ,\lshr_ln93_5_reg_3243_reg[2]_i_1_n_1 ,\lshr_ln93_5_reg_3243_reg[2]_i_1_n_2 ,\lshr_ln93_5_reg_3243_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({trunc_ln93_5_fu_1973_p1[2],1'b0,trunc_ln93_5_fu_1973_p1[0],1'b0}),
        .O({add_ln93_4_fu_1999_p2[3:1],\NLW_lshr_ln93_5_reg_3243_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\lshr_ln93_5_reg_3243[2]_i_2_n_0 ,trunc_ln93_5_fu_1973_p1[1],\lshr_ln93_5_reg_3243[2]_i_3_n_0 ,1'b0}));
  FDRE \lshr_ln93_5_reg_3243_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[4]),
        .Q(lshr_ln93_5_reg_3243[3]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[5]),
        .Q(lshr_ln93_5_reg_3243[4]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[6]),
        .Q(lshr_ln93_5_reg_3243[5]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[7]),
        .Q(lshr_ln93_5_reg_3243[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[6]_i_1 
       (.CI(\lshr_ln93_5_reg_3243_reg[2]_i_1_n_0 ),
        .CO({\lshr_ln93_5_reg_3243_reg[6]_i_1_n_0 ,\lshr_ln93_5_reg_3243_reg[6]_i_1_n_1 ,\lshr_ln93_5_reg_3243_reg[6]_i_1_n_2 ,\lshr_ln93_5_reg_3243_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_5_fu_1973_p1[6:3]),
        .O(add_ln93_4_fu_1999_p2[7:4]),
        .S({\lshr_ln93_5_reg_3243[6]_i_3_n_0 ,\lshr_ln93_5_reg_3243[6]_i_4_n_0 ,\lshr_ln93_5_reg_3243[6]_i_5_n_0 ,\lshr_ln93_5_reg_3243[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_5_reg_3243_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\lshr_ln93_5_reg_3243_reg[6]_i_2_n_0 ,\lshr_ln93_5_reg_3243_reg[6]_i_2_n_1 ,\lshr_ln93_5_reg_3243_reg[6]_i_2_n_2 ,\lshr_ln93_5_reg_3243_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_5_reg_468_reg_n_0_[3] ,\ic_5_reg_468_reg_n_0_[2] ,\ic_5_reg_468_reg_n_0_[1] ,\ic_5_reg_468_reg_n_0_[0] }),
        .O(trunc_ln93_5_fu_1973_p1[3:0]),
        .S({\lshr_ln93_5_reg_3243[6]_i_7_n_0 ,\lshr_ln93_5_reg_3243[6]_i_8_n_0 ,\lshr_ln93_5_reg_3243[6]_i_9_n_0 ,\lshr_ln93_5_reg_3243[6]_i_10_n_0 }));
  FDRE \lshr_ln93_5_reg_3243_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[8]),
        .Q(lshr_ln93_5_reg_3243[7]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[9]),
        .Q(lshr_ln93_5_reg_3243[8]),
        .R(1'b0));
  FDRE \lshr_ln93_5_reg_3243_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln93_5_reg_32430),
        .D(add_ln93_4_fu_1999_p2[10]),
        .Q(lshr_ln93_5_reg_3243[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_10 
       (.I0(\ic_6_reg_501_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_6_reg_3285[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_3 
       (.I0(trunc_ln93_6_fu_2161_p1[11]),
        .I1(trunc_ln93_6_fu_2161_p1[8]),
        .O(\lshr_ln93_6_reg_3285[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_4 
       (.I0(trunc_ln93_6_fu_2161_p1[10]),
        .I1(trunc_ln93_6_fu_2161_p1[7]),
        .O(\lshr_ln93_6_reg_3285[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_5 
       (.I0(trunc_ln93_6_fu_2161_p1[9]),
        .I1(trunc_ln93_6_fu_2161_p1[6]),
        .O(\lshr_ln93_6_reg_3285[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_6 
       (.I0(trunc_ln93_6_fu_2161_p1[8]),
        .I1(trunc_ln93_6_fu_2161_p1[5]),
        .O(\lshr_ln93_6_reg_3285[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_7 
       (.I0(\ic_6_reg_501_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_6_reg_3285[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_8 
       (.I0(\ic_6_reg_501_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_6_reg_3285[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[11]_i_9 
       (.I0(\ic_6_reg_501_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_6_reg_3285[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_10 
       (.I0(\ic_6_reg_501_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_6_reg_3285[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_11 
       (.I0(\ic_6_reg_501_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_6_reg_3285[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_4 
       (.I0(trunc_ln93_6_fu_2161_p1[15]),
        .I1(trunc_ln93_6_fu_2161_p1[12]),
        .O(\lshr_ln93_6_reg_3285[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_5 
       (.I0(trunc_ln93_6_fu_2161_p1[14]),
        .I1(trunc_ln93_6_fu_2161_p1[11]),
        .O(\lshr_ln93_6_reg_3285[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_6 
       (.I0(trunc_ln93_6_fu_2161_p1[13]),
        .I1(trunc_ln93_6_fu_2161_p1[10]),
        .O(\lshr_ln93_6_reg_3285[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_7 
       (.I0(trunc_ln93_6_fu_2161_p1[12]),
        .I1(trunc_ln93_6_fu_2161_p1[9]),
        .O(\lshr_ln93_6_reg_3285[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_8 
       (.I0(\ic_6_reg_501_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_6_reg_3285[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[15]_i_9 
       (.I0(\ic_6_reg_501_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_6_reg_3285[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[3]_i_3 
       (.I0(trunc_ln93_6_fu_2161_p1[3]),
        .I1(trunc_ln93_6_fu_2161_p1[0]),
        .O(\lshr_ln93_6_reg_3285[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_6_reg_3285[3]_i_4 
       (.I0(trunc_ln93_6_fu_2161_p1[2]),
        .O(\lshr_ln93_6_reg_3285[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_6_reg_3285[3]_i_5 
       (.I0(trunc_ln93_6_fu_2161_p1[1]),
        .O(\lshr_ln93_6_reg_3285[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[3]_i_6 
       (.I0(\ic_6_reg_501_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_6_reg_3285[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[3]_i_7 
       (.I0(\ic_6_reg_501_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_6_reg_3285[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[3]_i_8 
       (.I0(\ic_6_reg_501_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_6_reg_3285[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[3]_i_9 
       (.I0(\ic_6_reg_501_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_6_reg_3285[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_10 
       (.I0(\ic_6_reg_501_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_6_reg_3285[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_3 
       (.I0(trunc_ln93_6_fu_2161_p1[7]),
        .I1(trunc_ln93_6_fu_2161_p1[4]),
        .O(\lshr_ln93_6_reg_3285[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_4 
       (.I0(trunc_ln93_6_fu_2161_p1[6]),
        .I1(trunc_ln93_6_fu_2161_p1[3]),
        .O(\lshr_ln93_6_reg_3285[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_5 
       (.I0(trunc_ln93_6_fu_2161_p1[5]),
        .I1(trunc_ln93_6_fu_2161_p1[2]),
        .O(\lshr_ln93_6_reg_3285[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_6 
       (.I0(trunc_ln93_6_fu_2161_p1[4]),
        .I1(trunc_ln93_6_fu_2161_p1[1]),
        .O(\lshr_ln93_6_reg_3285[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_7 
       (.I0(\ic_6_reg_501_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_6_reg_3285[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_8 
       (.I0(\ic_6_reg_501_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_6_reg_3285[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_6_reg_3285[7]_i_9 
       (.I0(\ic_6_reg_501_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_6_reg_3285[7]_i_9_n_0 ));
  FDRE \lshr_ln93_6_reg_3285_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[1]),
        .Q(lshr_ln93_6_reg_3285[0]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[11]),
        .Q(lshr_ln93_6_reg_3285[10]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[12]),
        .Q(lshr_ln93_6_reg_3285[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[11]_i_1 
       (.CI(\lshr_ln93_6_reg_3285_reg[7]_i_1_n_0 ),
        .CO({\lshr_ln93_6_reg_3285_reg[11]_i_1_n_0 ,\lshr_ln93_6_reg_3285_reg[11]_i_1_n_1 ,\lshr_ln93_6_reg_3285_reg[11]_i_1_n_2 ,\lshr_ln93_6_reg_3285_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_6_fu_2161_p1[11:8]),
        .O(add_ln93_5_fu_2187_p2[12:9]),
        .S({\lshr_ln93_6_reg_3285[11]_i_3_n_0 ,\lshr_ln93_6_reg_3285[11]_i_4_n_0 ,\lshr_ln93_6_reg_3285[11]_i_5_n_0 ,\lshr_ln93_6_reg_3285[11]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[11]_i_2 
       (.CI(\lshr_ln93_6_reg_3285_reg[7]_i_2_n_0 ),
        .CO({\lshr_ln93_6_reg_3285_reg[11]_i_2_n_0 ,\lshr_ln93_6_reg_3285_reg[11]_i_2_n_1 ,\lshr_ln93_6_reg_3285_reg[11]_i_2_n_2 ,\lshr_ln93_6_reg_3285_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_6_reg_501_reg_n_0_[11] ,\ic_6_reg_501_reg_n_0_[10] ,\ic_6_reg_501_reg_n_0_[9] ,\ic_6_reg_501_reg_n_0_[8] }),
        .O(trunc_ln93_6_fu_2161_p1[11:8]),
        .S({\lshr_ln93_6_reg_3285[11]_i_7_n_0 ,\lshr_ln93_6_reg_3285[11]_i_8_n_0 ,\lshr_ln93_6_reg_3285[11]_i_9_n_0 ,\lshr_ln93_6_reg_3285[11]_i_10_n_0 }));
  FDRE \lshr_ln93_6_reg_3285_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[13]),
        .Q(lshr_ln93_6_reg_3285[12]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[14]),
        .Q(lshr_ln93_6_reg_3285[13]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[15]),
        .Q(lshr_ln93_6_reg_3285[14]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[16]),
        .Q(lshr_ln93_6_reg_3285[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[15]_i_2 
       (.CI(\lshr_ln93_6_reg_3285_reg[11]_i_1_n_0 ),
        .CO({\NLW_lshr_ln93_6_reg_3285_reg[15]_i_2_CO_UNCONNECTED [3],\lshr_ln93_6_reg_3285_reg[15]_i_2_n_1 ,\lshr_ln93_6_reg_3285_reg[15]_i_2_n_2 ,\lshr_ln93_6_reg_3285_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln93_6_fu_2161_p1[14:12]}),
        .O(add_ln93_5_fu_2187_p2[16:13]),
        .S({\lshr_ln93_6_reg_3285[15]_i_4_n_0 ,\lshr_ln93_6_reg_3285[15]_i_5_n_0 ,\lshr_ln93_6_reg_3285[15]_i_6_n_0 ,\lshr_ln93_6_reg_3285[15]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[15]_i_3 
       (.CI(\lshr_ln93_6_reg_3285_reg[11]_i_2_n_0 ),
        .CO({\NLW_lshr_ln93_6_reg_3285_reg[15]_i_3_CO_UNCONNECTED [3],\lshr_ln93_6_reg_3285_reg[15]_i_3_n_1 ,\lshr_ln93_6_reg_3285_reg[15]_i_3_n_2 ,\lshr_ln93_6_reg_3285_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_6_reg_501_reg_n_0_[14] ,\ic_6_reg_501_reg_n_0_[13] ,\ic_6_reg_501_reg_n_0_[12] }),
        .O(trunc_ln93_6_fu_2161_p1[15:12]),
        .S({\lshr_ln93_6_reg_3285[15]_i_8_n_0 ,\lshr_ln93_6_reg_3285[15]_i_9_n_0 ,\lshr_ln93_6_reg_3285[15]_i_10_n_0 ,\lshr_ln93_6_reg_3285[15]_i_11_n_0 }));
  FDRE \lshr_ln93_6_reg_3285_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[2]),
        .Q(lshr_ln93_6_reg_3285[1]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[3]),
        .Q(lshr_ln93_6_reg_3285[2]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[4]),
        .Q(lshr_ln93_6_reg_3285[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_6_reg_3285_reg[3]_i_1_n_0 ,\lshr_ln93_6_reg_3285_reg[3]_i_1_n_1 ,\lshr_ln93_6_reg_3285_reg[3]_i_1_n_2 ,\lshr_ln93_6_reg_3285_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({trunc_ln93_6_fu_2161_p1[3:1],1'b0}),
        .O(add_ln93_5_fu_2187_p2[4:1]),
        .S({\lshr_ln93_6_reg_3285[3]_i_3_n_0 ,\lshr_ln93_6_reg_3285[3]_i_4_n_0 ,\lshr_ln93_6_reg_3285[3]_i_5_n_0 ,trunc_ln93_6_fu_2161_p1[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\lshr_ln93_6_reg_3285_reg[3]_i_2_n_0 ,\lshr_ln93_6_reg_3285_reg[3]_i_2_n_1 ,\lshr_ln93_6_reg_3285_reg[3]_i_2_n_2 ,\lshr_ln93_6_reg_3285_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_6_reg_501_reg_n_0_[3] ,\ic_6_reg_501_reg_n_0_[2] ,\ic_6_reg_501_reg_n_0_[1] ,\ic_6_reg_501_reg_n_0_[0] }),
        .O(trunc_ln93_6_fu_2161_p1[3:0]),
        .S({\lshr_ln93_6_reg_3285[3]_i_6_n_0 ,\lshr_ln93_6_reg_3285[3]_i_7_n_0 ,\lshr_ln93_6_reg_3285[3]_i_8_n_0 ,\lshr_ln93_6_reg_3285[3]_i_9_n_0 }));
  FDRE \lshr_ln93_6_reg_3285_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[5]),
        .Q(lshr_ln93_6_reg_3285[4]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[6]),
        .Q(lshr_ln93_6_reg_3285[5]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[7]),
        .Q(lshr_ln93_6_reg_3285[6]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[8]),
        .Q(lshr_ln93_6_reg_3285[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[7]_i_1 
       (.CI(\lshr_ln93_6_reg_3285_reg[3]_i_1_n_0 ),
        .CO({\lshr_ln93_6_reg_3285_reg[7]_i_1_n_0 ,\lshr_ln93_6_reg_3285_reg[7]_i_1_n_1 ,\lshr_ln93_6_reg_3285_reg[7]_i_1_n_2 ,\lshr_ln93_6_reg_3285_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_6_fu_2161_p1[7:4]),
        .O(add_ln93_5_fu_2187_p2[8:5]),
        .S({\lshr_ln93_6_reg_3285[7]_i_3_n_0 ,\lshr_ln93_6_reg_3285[7]_i_4_n_0 ,\lshr_ln93_6_reg_3285[7]_i_5_n_0 ,\lshr_ln93_6_reg_3285[7]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_6_reg_3285_reg[7]_i_2 
       (.CI(\lshr_ln93_6_reg_3285_reg[3]_i_2_n_0 ),
        .CO({\lshr_ln93_6_reg_3285_reg[7]_i_2_n_0 ,\lshr_ln93_6_reg_3285_reg[7]_i_2_n_1 ,\lshr_ln93_6_reg_3285_reg[7]_i_2_n_2 ,\lshr_ln93_6_reg_3285_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_6_reg_501_reg_n_0_[7] ,\ic_6_reg_501_reg_n_0_[6] ,\ic_6_reg_501_reg_n_0_[5] ,\ic_6_reg_501_reg_n_0_[4] }),
        .O(trunc_ln93_6_fu_2161_p1[7:4]),
        .S({\lshr_ln93_6_reg_3285[7]_i_7_n_0 ,\lshr_ln93_6_reg_3285[7]_i_8_n_0 ,\lshr_ln93_6_reg_3285[7]_i_9_n_0 ,\lshr_ln93_6_reg_3285[7]_i_10_n_0 }));
  FDRE \lshr_ln93_6_reg_3285_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[9]),
        .Q(lshr_ln93_6_reg_3285[8]),
        .R(1'b0));
  FDRE \lshr_ln93_6_reg_3285_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln93_6_reg_32850),
        .D(add_ln93_5_fu_2187_p2[10]),
        .Q(lshr_ln93_6_reg_3285[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_10 
       (.I0(\ic_7_reg_534_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_7_reg_3323[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_3 
       (.I0(trunc_ln93_7_fu_2345_p1[10]),
        .I1(trunc_ln93_7_fu_2345_p1[7]),
        .O(\lshr_ln93_7_reg_3323[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_4 
       (.I0(trunc_ln93_7_fu_2345_p1[9]),
        .I1(trunc_ln93_7_fu_2345_p1[6]),
        .O(\lshr_ln93_7_reg_3323[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_5 
       (.I0(trunc_ln93_7_fu_2345_p1[8]),
        .I1(trunc_ln93_7_fu_2345_p1[5]),
        .O(\lshr_ln93_7_reg_3323[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_6 
       (.I0(trunc_ln93_7_fu_2345_p1[7]),
        .I1(trunc_ln93_7_fu_2345_p1[4]),
        .O(\lshr_ln93_7_reg_3323[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_7 
       (.I0(\ic_7_reg_534_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_7_reg_3323[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_8 
       (.I0(\ic_7_reg_534_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_7_reg_3323[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[10]_i_9 
       (.I0(\ic_7_reg_534_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_7_reg_3323[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_10 
       (.I0(\ic_7_reg_534_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_7_reg_3323[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_11 
       (.I0(\ic_7_reg_534_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_7_reg_3323[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_12 
       (.I0(\ic_7_reg_534_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_7_reg_3323[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_13 
       (.I0(\ic_7_reg_534_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_7_reg_3323[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_14 
       (.I0(\ic_7_reg_534_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_7_reg_3323[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_15 
       (.I0(\ic_7_reg_534_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_7_reg_3323[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_4 
       (.I0(trunc_ln93_7_fu_2345_p1[14]),
        .I1(trunc_ln93_7_fu_2345_p1[11]),
        .O(\lshr_ln93_7_reg_3323[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_5 
       (.I0(trunc_ln93_7_fu_2345_p1[13]),
        .I1(trunc_ln93_7_fu_2345_p1[10]),
        .O(\lshr_ln93_7_reg_3323[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_6 
       (.I0(trunc_ln93_7_fu_2345_p1[12]),
        .I1(trunc_ln93_7_fu_2345_p1[9]),
        .O(\lshr_ln93_7_reg_3323[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_7 
       (.I0(trunc_ln93_7_fu_2345_p1[11]),
        .I1(trunc_ln93_7_fu_2345_p1[8]),
        .O(\lshr_ln93_7_reg_3323[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_8 
       (.I0(\ic_7_reg_534_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_7_reg_3323[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[14]_i_9 
       (.I0(\ic_7_reg_534_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_7_reg_3323[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[15]_i_3 
       (.I0(trunc_ln93_7_fu_2345_p1[15]),
        .I1(trunc_ln93_7_fu_2345_p1[12]),
        .O(\lshr_ln93_7_reg_3323[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_7_reg_3323[2]_i_2 
       (.I0(trunc_ln93_7_fu_2345_p1[2]),
        .O(\lshr_ln93_7_reg_3323[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_7_reg_3323[2]_i_3 
       (.I0(trunc_ln93_7_fu_2345_p1[1]),
        .O(\lshr_ln93_7_reg_3323[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln93_7_reg_3323[2]_i_4 
       (.I0(trunc_ln93_7_fu_2345_p1[0]),
        .O(\lshr_ln93_7_reg_3323[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_10 
       (.I0(\ic_7_reg_534_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_7_reg_3323[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_3 
       (.I0(trunc_ln93_7_fu_2345_p1[6]),
        .I1(trunc_ln93_7_fu_2345_p1[3]),
        .O(\lshr_ln93_7_reg_3323[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_4 
       (.I0(trunc_ln93_7_fu_2345_p1[5]),
        .I1(trunc_ln93_7_fu_2345_p1[2]),
        .O(\lshr_ln93_7_reg_3323[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_5 
       (.I0(trunc_ln93_7_fu_2345_p1[4]),
        .I1(trunc_ln93_7_fu_2345_p1[1]),
        .O(\lshr_ln93_7_reg_3323[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_6 
       (.I0(trunc_ln93_7_fu_2345_p1[3]),
        .I1(trunc_ln93_7_fu_2345_p1[0]),
        .O(\lshr_ln93_7_reg_3323[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_7 
       (.I0(\ic_7_reg_534_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_7_reg_3323[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_8 
       (.I0(\ic_7_reg_534_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_7_reg_3323[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_7_reg_3323[6]_i_9 
       (.I0(\ic_7_reg_534_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_7_reg_3323[6]_i_9_n_0 ));
  FDRE \lshr_ln93_7_reg_3323_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[1]),
        .Q(lshr_ln93_7_reg_3323[0]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[11]),
        .Q(lshr_ln93_7_reg_3323[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[10]_i_1 
       (.CI(\lshr_ln93_7_reg_3323_reg[6]_i_1_n_0 ),
        .CO({\lshr_ln93_7_reg_3323_reg[10]_i_1_n_0 ,\lshr_ln93_7_reg_3323_reg[10]_i_1_n_1 ,\lshr_ln93_7_reg_3323_reg[10]_i_1_n_2 ,\lshr_ln93_7_reg_3323_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_7_fu_2345_p1[10:7]),
        .O(add_ln93_6_fu_2371_p2[11:8]),
        .S({\lshr_ln93_7_reg_3323[10]_i_3_n_0 ,\lshr_ln93_7_reg_3323[10]_i_4_n_0 ,\lshr_ln93_7_reg_3323[10]_i_5_n_0 ,\lshr_ln93_7_reg_3323[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[10]_i_2 
       (.CI(\lshr_ln93_7_reg_3323_reg[6]_i_2_n_0 ),
        .CO({\lshr_ln93_7_reg_3323_reg[10]_i_2_n_0 ,\lshr_ln93_7_reg_3323_reg[10]_i_2_n_1 ,\lshr_ln93_7_reg_3323_reg[10]_i_2_n_2 ,\lshr_ln93_7_reg_3323_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_7_reg_534_reg_n_0_[7] ,\ic_7_reg_534_reg_n_0_[6] ,\ic_7_reg_534_reg_n_0_[5] ,\ic_7_reg_534_reg_n_0_[4] }),
        .O(trunc_ln93_7_fu_2345_p1[7:4]),
        .S({\lshr_ln93_7_reg_3323[10]_i_7_n_0 ,\lshr_ln93_7_reg_3323[10]_i_8_n_0 ,\lshr_ln93_7_reg_3323[10]_i_9_n_0 ,\lshr_ln93_7_reg_3323[10]_i_10_n_0 }));
  FDRE \lshr_ln93_7_reg_3323_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[12]),
        .Q(lshr_ln93_7_reg_3323[11]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[13]),
        .Q(lshr_ln93_7_reg_3323[12]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[14]),
        .Q(lshr_ln93_7_reg_3323[13]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[15]),
        .Q(lshr_ln93_7_reg_3323[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[14]_i_1 
       (.CI(\lshr_ln93_7_reg_3323_reg[10]_i_1_n_0 ),
        .CO({\lshr_ln93_7_reg_3323_reg[14]_i_1_n_0 ,\lshr_ln93_7_reg_3323_reg[14]_i_1_n_1 ,\lshr_ln93_7_reg_3323_reg[14]_i_1_n_2 ,\lshr_ln93_7_reg_3323_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_7_fu_2345_p1[14:11]),
        .O(add_ln93_6_fu_2371_p2[15:12]),
        .S({\lshr_ln93_7_reg_3323[14]_i_4_n_0 ,\lshr_ln93_7_reg_3323[14]_i_5_n_0 ,\lshr_ln93_7_reg_3323[14]_i_6_n_0 ,\lshr_ln93_7_reg_3323[14]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[14]_i_2 
       (.CI(\lshr_ln93_7_reg_3323_reg[14]_i_3_n_0 ),
        .CO({\NLW_lshr_ln93_7_reg_3323_reg[14]_i_2_CO_UNCONNECTED [3],\lshr_ln93_7_reg_3323_reg[14]_i_2_n_1 ,\lshr_ln93_7_reg_3323_reg[14]_i_2_n_2 ,\lshr_ln93_7_reg_3323_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_7_reg_534_reg_n_0_[14] ,\ic_7_reg_534_reg_n_0_[13] ,\ic_7_reg_534_reg_n_0_[12] }),
        .O(trunc_ln93_7_fu_2345_p1[15:12]),
        .S({\lshr_ln93_7_reg_3323[14]_i_8_n_0 ,\lshr_ln93_7_reg_3323[14]_i_9_n_0 ,\lshr_ln93_7_reg_3323[14]_i_10_n_0 ,\lshr_ln93_7_reg_3323[14]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[14]_i_3 
       (.CI(\lshr_ln93_7_reg_3323_reg[10]_i_2_n_0 ),
        .CO({\lshr_ln93_7_reg_3323_reg[14]_i_3_n_0 ,\lshr_ln93_7_reg_3323_reg[14]_i_3_n_1 ,\lshr_ln93_7_reg_3323_reg[14]_i_3_n_2 ,\lshr_ln93_7_reg_3323_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_7_reg_534_reg_n_0_[11] ,\ic_7_reg_534_reg_n_0_[10] ,\ic_7_reg_534_reg_n_0_[9] ,\ic_7_reg_534_reg_n_0_[8] }),
        .O(trunc_ln93_7_fu_2345_p1[11:8]),
        .S({\lshr_ln93_7_reg_3323[14]_i_12_n_0 ,\lshr_ln93_7_reg_3323[14]_i_13_n_0 ,\lshr_ln93_7_reg_3323[14]_i_14_n_0 ,\lshr_ln93_7_reg_3323[14]_i_15_n_0 }));
  FDRE \lshr_ln93_7_reg_3323_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[16]),
        .Q(lshr_ln93_7_reg_3323[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[15]_i_2 
       (.CI(\lshr_ln93_7_reg_3323_reg[14]_i_1_n_0 ),
        .CO(\NLW_lshr_ln93_7_reg_3323_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lshr_ln93_7_reg_3323_reg[15]_i_2_O_UNCONNECTED [3:1],add_ln93_6_fu_2371_p2[16]}),
        .S({1'b0,1'b0,1'b0,\lshr_ln93_7_reg_3323[15]_i_3_n_0 }));
  FDRE \lshr_ln93_7_reg_3323_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[2]),
        .Q(lshr_ln93_7_reg_3323[1]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[3]),
        .Q(lshr_ln93_7_reg_3323[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_7_reg_3323_reg[2]_i_1_n_0 ,\lshr_ln93_7_reg_3323_reg[2]_i_1_n_1 ,\lshr_ln93_7_reg_3323_reg[2]_i_1_n_2 ,\lshr_ln93_7_reg_3323_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({trunc_ln93_7_fu_2345_p1[2:0],1'b0}),
        .O({add_ln93_6_fu_2371_p2[3:1],\NLW_lshr_ln93_7_reg_3323_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\lshr_ln93_7_reg_3323[2]_i_2_n_0 ,\lshr_ln93_7_reg_3323[2]_i_3_n_0 ,\lshr_ln93_7_reg_3323[2]_i_4_n_0 ,1'b0}));
  FDRE \lshr_ln93_7_reg_3323_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[4]),
        .Q(lshr_ln93_7_reg_3323[3]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[5]),
        .Q(lshr_ln93_7_reg_3323[4]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[6]),
        .Q(lshr_ln93_7_reg_3323[5]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[7]),
        .Q(lshr_ln93_7_reg_3323[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[6]_i_1 
       (.CI(\lshr_ln93_7_reg_3323_reg[2]_i_1_n_0 ),
        .CO({\lshr_ln93_7_reg_3323_reg[6]_i_1_n_0 ,\lshr_ln93_7_reg_3323_reg[6]_i_1_n_1 ,\lshr_ln93_7_reg_3323_reg[6]_i_1_n_2 ,\lshr_ln93_7_reg_3323_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_7_fu_2345_p1[6:3]),
        .O(add_ln93_6_fu_2371_p2[7:4]),
        .S({\lshr_ln93_7_reg_3323[6]_i_3_n_0 ,\lshr_ln93_7_reg_3323[6]_i_4_n_0 ,\lshr_ln93_7_reg_3323[6]_i_5_n_0 ,\lshr_ln93_7_reg_3323[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_7_reg_3323_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\lshr_ln93_7_reg_3323_reg[6]_i_2_n_0 ,\lshr_ln93_7_reg_3323_reg[6]_i_2_n_1 ,\lshr_ln93_7_reg_3323_reg[6]_i_2_n_2 ,\lshr_ln93_7_reg_3323_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_7_reg_534_reg_n_0_[3] ,\ic_7_reg_534_reg_n_0_[2] ,\ic_7_reg_534_reg_n_0_[1] ,\ic_7_reg_534_reg_n_0_[0] }),
        .O(trunc_ln93_7_fu_2345_p1[3:0]),
        .S({\lshr_ln93_7_reg_3323[6]_i_7_n_0 ,\lshr_ln93_7_reg_3323[6]_i_8_n_0 ,\lshr_ln93_7_reg_3323[6]_i_9_n_0 ,\lshr_ln93_7_reg_3323[6]_i_10_n_0 }));
  FDRE \lshr_ln93_7_reg_3323_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[8]),
        .Q(lshr_ln93_7_reg_3323[7]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[9]),
        .Q(lshr_ln93_7_reg_3323[8]),
        .R(1'b0));
  FDRE \lshr_ln93_7_reg_3323_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln93_7_reg_33230),
        .D(add_ln93_6_fu_2371_p2[10]),
        .Q(lshr_ln93_7_reg_3323[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[10]_i_2 
       (.I0(trunc_ln93_8_fu_2533_p1__0[9]),
        .I1(trunc_ln93_8_fu_2533_p1__0[6]),
        .O(\lshr_ln93_8_reg_3365[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[10]_i_3 
       (.I0(trunc_ln93_8_fu_2533_p1__0[5]),
        .I1(trunc_ln93_8_fu_2533_p1__0[8]),
        .O(\lshr_ln93_8_reg_3365[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[10]_i_4 
       (.I0(trunc_ln93_8_fu_2533_p1__0[4]),
        .I1(trunc_ln93_8_fu_2533_p1__0[7]),
        .O(\lshr_ln93_8_reg_3365[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[10]_i_5 
       (.I0(trunc_ln93_8_fu_2533_p1__0[3]),
        .I1(trunc_ln93_8_fu_2533_p1__0[6]),
        .O(\lshr_ln93_8_reg_3365[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[10]_i_6 
       (.I0(trunc_ln93_8_fu_2533_p1__0[6]),
        .I1(trunc_ln93_8_fu_2533_p1__0[9]),
        .I2(trunc_ln93_8_fu_2533_p1__0[7]),
        .I3(trunc_ln93_8_fu_2533_p1__0[10]),
        .O(\lshr_ln93_8_reg_3365[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[10]_i_7 
       (.I0(trunc_ln93_8_fu_2533_p1__0[8]),
        .I1(trunc_ln93_8_fu_2533_p1__0[5]),
        .I2(trunc_ln93_8_fu_2533_p1__0[6]),
        .I3(trunc_ln93_8_fu_2533_p1__0[9]),
        .O(\lshr_ln93_8_reg_3365[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[10]_i_8 
       (.I0(trunc_ln93_8_fu_2533_p1__0[7]),
        .I1(trunc_ln93_8_fu_2533_p1__0[4]),
        .I2(trunc_ln93_8_fu_2533_p1__0[5]),
        .I3(trunc_ln93_8_fu_2533_p1__0[8]),
        .O(\lshr_ln93_8_reg_3365[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[10]_i_9 
       (.I0(trunc_ln93_8_fu_2533_p1__0[6]),
        .I1(trunc_ln93_8_fu_2533_p1__0[3]),
        .I2(trunc_ln93_8_fu_2533_p1__0[4]),
        .I3(trunc_ln93_8_fu_2533_p1__0[7]),
        .O(\lshr_ln93_8_reg_3365[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[14]_i_11 
       (.I0(\ic_8_reg_567_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln93_8_reg_3365[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[14]_i_12 
       (.I0(\ic_8_reg_567_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln93_8_reg_3365[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[14]_i_13 
       (.I0(\ic_8_reg_567_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln93_8_reg_3365[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[14]_i_14 
       (.I0(\ic_8_reg_567_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln93_8_reg_3365[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[14]_i_2 
       (.I0(trunc_ln93_8_fu_2533_p1__0[13]),
        .I1(trunc_ln93_8_fu_2533_p1__0[10]),
        .O(\lshr_ln93_8_reg_3365[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[14]_i_3 
       (.I0(trunc_ln93_8_fu_2533_p1__0[12]),
        .I1(trunc_ln93_8_fu_2533_p1__0[9]),
        .O(\lshr_ln93_8_reg_3365[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[14]_i_4 
       (.I0(trunc_ln93_8_fu_2533_p1__0[11]),
        .I1(trunc_ln93_8_fu_2533_p1__0[8]),
        .O(\lshr_ln93_8_reg_3365[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[14]_i_5 
       (.I0(trunc_ln93_8_fu_2533_p1__0[10]),
        .I1(trunc_ln93_8_fu_2533_p1__0[7]),
        .O(\lshr_ln93_8_reg_3365[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[14]_i_6 
       (.I0(trunc_ln93_8_fu_2533_p1__0[10]),
        .I1(trunc_ln93_8_fu_2533_p1__0[13]),
        .I2(trunc_ln93_8_fu_2533_p1__0[11]),
        .I3(trunc_ln93_8_fu_2533_p1__0[14]),
        .O(\lshr_ln93_8_reg_3365[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[14]_i_7 
       (.I0(trunc_ln93_8_fu_2533_p1__0[9]),
        .I1(trunc_ln93_8_fu_2533_p1__0[12]),
        .I2(trunc_ln93_8_fu_2533_p1__0[10]),
        .I3(trunc_ln93_8_fu_2533_p1__0[13]),
        .O(\lshr_ln93_8_reg_3365[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[14]_i_8 
       (.I0(trunc_ln93_8_fu_2533_p1__0[8]),
        .I1(trunc_ln93_8_fu_2533_p1__0[11]),
        .I2(trunc_ln93_8_fu_2533_p1__0[9]),
        .I3(trunc_ln93_8_fu_2533_p1__0[12]),
        .O(\lshr_ln93_8_reg_3365[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[14]_i_9 
       (.I0(trunc_ln93_8_fu_2533_p1__0[7]),
        .I1(trunc_ln93_8_fu_2533_p1__0[10]),
        .I2(trunc_ln93_8_fu_2533_p1__0[8]),
        .I3(trunc_ln93_8_fu_2533_p1__0[11]),
        .O(\lshr_ln93_8_reg_3365[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[15]_i_1 
       (.I0(icmp_ln76_8_fu_2517_p2),
        .I1(ap_CS_fsm_state46),
        .O(lshr_ln93_8_reg_33650));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_10 
       (.I0(\ic_8_reg_567_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln93_8_reg_3365[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_11 
       (.I0(\ic_8_reg_567_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln93_8_reg_3365[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_12 
       (.I0(\ic_8_reg_567_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln93_8_reg_3365[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_13 
       (.I0(\ic_8_reg_567_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln93_8_reg_3365[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[15]_i_3 
       (.I0(trunc_ln93_8_fu_2533_p1__0[11]),
        .I1(trunc_ln93_8_fu_2533_p1__0[14]),
        .I2(trunc_ln93_8_fu_2533_p1__0[12]),
        .I3(trunc_ln93_8_fu_2533_p1__0[15]),
        .O(\lshr_ln93_8_reg_3365[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_6 
       (.I0(\ic_8_reg_567_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln93_8_reg_3365[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_7 
       (.I0(\ic_8_reg_567_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln93_8_reg_3365[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_8 
       (.I0(\ic_8_reg_567_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln93_8_reg_3365[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[15]_i_9 
       (.I0(\ic_8_reg_567_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln93_8_reg_3365[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[2]_i_2 
       (.I0(\ic_8_reg_567_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln93_8_reg_3365[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[2]_i_3 
       (.I0(\ic_8_reg_567_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln93_8_reg_3365[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[2]_i_4 
       (.I0(\ic_8_reg_567_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln93_8_reg_3365[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln93_8_reg_3365[2]_i_5 
       (.I0(\ic_8_reg_567_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln93_8_reg_3365[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[6]_i_2 
       (.I0(trunc_ln93_8_fu_2533_p1__0[5]),
        .I1(trunc_ln93_8_fu_2533_p1[2]),
        .O(\lshr_ln93_8_reg_3365[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_8_reg_3365[6]_i_3 
       (.I0(trunc_ln93_8_fu_2533_p1__0[4]),
        .I1(trunc_ln93_8_fu_2533_p1[1]),
        .O(\lshr_ln93_8_reg_3365[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lshr_ln93_8_reg_3365[6]_i_4 
       (.I0(trunc_ln93_8_fu_2533_p1__0[3]),
        .I1(trunc_ln93_8_fu_2533_p1[0]),
        .O(\lshr_ln93_8_reg_3365[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[6]_i_5 
       (.I0(trunc_ln93_8_fu_2533_p1[2]),
        .I1(trunc_ln93_8_fu_2533_p1__0[5]),
        .I2(trunc_ln93_8_fu_2533_p1__0[3]),
        .I3(trunc_ln93_8_fu_2533_p1__0[6]),
        .O(\lshr_ln93_8_reg_3365[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \lshr_ln93_8_reg_3365[6]_i_6 
       (.I0(trunc_ln93_8_fu_2533_p1[1]),
        .I1(trunc_ln93_8_fu_2533_p1__0[4]),
        .I2(trunc_ln93_8_fu_2533_p1[2]),
        .I3(trunc_ln93_8_fu_2533_p1__0[5]),
        .O(\lshr_ln93_8_reg_3365[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \lshr_ln93_8_reg_3365[6]_i_7 
       (.I0(trunc_ln93_8_fu_2533_p1[0]),
        .I1(trunc_ln93_8_fu_2533_p1__0[3]),
        .I2(trunc_ln93_8_fu_2533_p1[1]),
        .I3(trunc_ln93_8_fu_2533_p1__0[4]),
        .O(\lshr_ln93_8_reg_3365[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lshr_ln93_8_reg_3365[6]_i_8 
       (.I0(trunc_ln93_8_fu_2533_p1__0[3]),
        .I1(trunc_ln93_8_fu_2533_p1[0]),
        .O(\lshr_ln93_8_reg_3365[6]_i_8_n_0 ));
  FDRE \lshr_ln93_8_reg_3365_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(trunc_ln93_8_fu_2533_p1[0]),
        .Q(lshr_ln93_8_reg_3365[0]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[10]),
        .Q(lshr_ln93_8_reg_3365[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[10]_i_1 
       (.CI(\lshr_ln93_8_reg_3365_reg[6]_i_1_n_0 ),
        .CO({\lshr_ln93_8_reg_3365_reg[10]_i_1_n_0 ,\lshr_ln93_8_reg_3365_reg[10]_i_1_n_1 ,\lshr_ln93_8_reg_3365_reg[10]_i_1_n_2 ,\lshr_ln93_8_reg_3365_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\lshr_ln93_8_reg_3365[10]_i_2_n_0 ,\lshr_ln93_8_reg_3365[10]_i_3_n_0 ,\lshr_ln93_8_reg_3365[10]_i_4_n_0 ,\lshr_ln93_8_reg_3365[10]_i_5_n_0 }),
        .O(p_0_in[10:7]),
        .S({\lshr_ln93_8_reg_3365[10]_i_6_n_0 ,\lshr_ln93_8_reg_3365[10]_i_7_n_0 ,\lshr_ln93_8_reg_3365[10]_i_8_n_0 ,\lshr_ln93_8_reg_3365[10]_i_9_n_0 }));
  FDRE \lshr_ln93_8_reg_3365_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[11]),
        .Q(lshr_ln93_8_reg_3365[11]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[12]),
        .Q(lshr_ln93_8_reg_3365[12]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[13]),
        .Q(lshr_ln93_8_reg_3365[13]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[14]),
        .Q(lshr_ln93_8_reg_3365[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[14]_i_1 
       (.CI(\lshr_ln93_8_reg_3365_reg[10]_i_1_n_0 ),
        .CO({\lshr_ln93_8_reg_3365_reg[14]_i_1_n_0 ,\lshr_ln93_8_reg_3365_reg[14]_i_1_n_1 ,\lshr_ln93_8_reg_3365_reg[14]_i_1_n_2 ,\lshr_ln93_8_reg_3365_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\lshr_ln93_8_reg_3365[14]_i_2_n_0 ,\lshr_ln93_8_reg_3365[14]_i_3_n_0 ,\lshr_ln93_8_reg_3365[14]_i_4_n_0 ,\lshr_ln93_8_reg_3365[14]_i_5_n_0 }),
        .O(p_0_in[14:11]),
        .S({\lshr_ln93_8_reg_3365[14]_i_6_n_0 ,\lshr_ln93_8_reg_3365[14]_i_7_n_0 ,\lshr_ln93_8_reg_3365[14]_i_8_n_0 ,\lshr_ln93_8_reg_3365[14]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[14]_i_10 
       (.CI(\lshr_ln93_8_reg_3365_reg[2]_i_1_n_0 ),
        .CO({\lshr_ln93_8_reg_3365_reg[14]_i_10_n_0 ,\lshr_ln93_8_reg_3365_reg[14]_i_10_n_1 ,\lshr_ln93_8_reg_3365_reg[14]_i_10_n_2 ,\lshr_ln93_8_reg_3365_reg[14]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_8_reg_567_reg_n_0_[7] ,\ic_8_reg_567_reg_n_0_[6] ,\ic_8_reg_567_reg_n_0_[5] ,\ic_8_reg_567_reg_n_0_[4] }),
        .O(trunc_ln93_8_fu_2533_p1__0[7:4]),
        .S({\lshr_ln93_8_reg_3365[14]_i_11_n_0 ,\lshr_ln93_8_reg_3365[14]_i_12_n_0 ,\lshr_ln93_8_reg_3365[14]_i_13_n_0 ,\lshr_ln93_8_reg_3365[14]_i_14_n_0 }));
  FDRE \lshr_ln93_8_reg_3365_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[15]),
        .Q(lshr_ln93_8_reg_3365[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[15]_i_2 
       (.CI(\lshr_ln93_8_reg_3365_reg[14]_i_1_n_0 ),
        .CO(\NLW_lshr_ln93_8_reg_3365_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lshr_ln93_8_reg_3365_reg[15]_i_2_O_UNCONNECTED [3:1],p_0_in[15]}),
        .S({1'b0,1'b0,1'b0,\lshr_ln93_8_reg_3365[15]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[15]_i_4 
       (.CI(\lshr_ln93_8_reg_3365_reg[14]_i_10_n_0 ),
        .CO({\lshr_ln93_8_reg_3365_reg[15]_i_4_n_0 ,\lshr_ln93_8_reg_3365_reg[15]_i_4_n_1 ,\lshr_ln93_8_reg_3365_reg[15]_i_4_n_2 ,\lshr_ln93_8_reg_3365_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_8_reg_567_reg_n_0_[11] ,\ic_8_reg_567_reg_n_0_[10] ,\ic_8_reg_567_reg_n_0_[9] ,\ic_8_reg_567_reg_n_0_[8] }),
        .O(trunc_ln93_8_fu_2533_p1__0[11:8]),
        .S({\lshr_ln93_8_reg_3365[15]_i_6_n_0 ,\lshr_ln93_8_reg_3365[15]_i_7_n_0 ,\lshr_ln93_8_reg_3365[15]_i_8_n_0 ,\lshr_ln93_8_reg_3365[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[15]_i_5 
       (.CI(\lshr_ln93_8_reg_3365_reg[15]_i_4_n_0 ),
        .CO({\NLW_lshr_ln93_8_reg_3365_reg[15]_i_5_CO_UNCONNECTED [3],\lshr_ln93_8_reg_3365_reg[15]_i_5_n_1 ,\lshr_ln93_8_reg_3365_reg[15]_i_5_n_2 ,\lshr_ln93_8_reg_3365_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_8_reg_567_reg_n_0_[14] ,\ic_8_reg_567_reg_n_0_[13] ,\ic_8_reg_567_reg_n_0_[12] }),
        .O(trunc_ln93_8_fu_2533_p1__0[15:12]),
        .S({\lshr_ln93_8_reg_3365[15]_i_10_n_0 ,\lshr_ln93_8_reg_3365[15]_i_11_n_0 ,\lshr_ln93_8_reg_3365[15]_i_12_n_0 ,\lshr_ln93_8_reg_3365[15]_i_13_n_0 }));
  FDRE \lshr_ln93_8_reg_3365_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(trunc_ln93_8_fu_2533_p1[1]),
        .Q(lshr_ln93_8_reg_3365[1]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(trunc_ln93_8_fu_2533_p1[2]),
        .Q(lshr_ln93_8_reg_3365[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_8_reg_3365_reg[2]_i_1_n_0 ,\lshr_ln93_8_reg_3365_reg[2]_i_1_n_1 ,\lshr_ln93_8_reg_3365_reg[2]_i_1_n_2 ,\lshr_ln93_8_reg_3365_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_8_reg_567_reg_n_0_[3] ,\ic_8_reg_567_reg_n_0_[2] ,\ic_8_reg_567_reg_n_0_[1] ,\ic_8_reg_567_reg_n_0_[0] }),
        .O({trunc_ln93_8_fu_2533_p1__0[3],trunc_ln93_8_fu_2533_p1}),
        .S({\lshr_ln93_8_reg_3365[2]_i_2_n_0 ,\lshr_ln93_8_reg_3365[2]_i_3_n_0 ,\lshr_ln93_8_reg_3365[2]_i_4_n_0 ,\lshr_ln93_8_reg_3365[2]_i_5_n_0 }));
  FDRE \lshr_ln93_8_reg_3365_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[3]),
        .Q(lshr_ln93_8_reg_3365[3]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[4]),
        .Q(lshr_ln93_8_reg_3365[4]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[5]),
        .Q(lshr_ln93_8_reg_3365[5]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[6]),
        .Q(lshr_ln93_8_reg_3365[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln93_8_reg_3365_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln93_8_reg_3365_reg[6]_i_1_n_0 ,\lshr_ln93_8_reg_3365_reg[6]_i_1_n_1 ,\lshr_ln93_8_reg_3365_reg[6]_i_1_n_2 ,\lshr_ln93_8_reg_3365_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\lshr_ln93_8_reg_3365[6]_i_2_n_0 ,\lshr_ln93_8_reg_3365[6]_i_3_n_0 ,\lshr_ln93_8_reg_3365[6]_i_4_n_0 ,1'b0}),
        .O(p_0_in[6:3]),
        .S({\lshr_ln93_8_reg_3365[6]_i_5_n_0 ,\lshr_ln93_8_reg_3365[6]_i_6_n_0 ,\lshr_ln93_8_reg_3365[6]_i_7_n_0 ,\lshr_ln93_8_reg_3365[6]_i_8_n_0 }));
  FDRE \lshr_ln93_8_reg_3365_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[7]),
        .Q(lshr_ln93_8_reg_3365[7]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[8]),
        .Q(lshr_ln93_8_reg_3365[8]),
        .R(1'b0));
  FDRE \lshr_ln93_8_reg_3365_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln93_8_reg_33650),
        .D(p_0_in[9]),
        .Q(lshr_ln93_8_reg_3365[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_10 
       (.I0(\ic_reg_315_reg_n_0_[4] ),
        .I1(mul_ln52_reg_3009[4]),
        .O(\lshr_ln_reg_3049[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_3 
       (.I0(trunc_ln93_fu_1033_p1__0[10]),
        .I1(trunc_ln93_fu_1033_p1__0[13]),
        .O(\lshr_ln_reg_3049[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_4 
       (.I0(trunc_ln93_fu_1033_p1__0[9]),
        .I1(trunc_ln93_fu_1033_p1__0[12]),
        .O(\lshr_ln_reg_3049[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_5 
       (.I0(trunc_ln93_fu_1033_p1__0[8]),
        .I1(trunc_ln93_fu_1033_p1__0[11]),
        .O(\lshr_ln_reg_3049[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_6 
       (.I0(trunc_ln93_fu_1033_p1__0[7]),
        .I1(trunc_ln93_fu_1033_p1__0[10]),
        .O(\lshr_ln_reg_3049[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_7 
       (.I0(\ic_reg_315_reg_n_0_[7] ),
        .I1(mul_ln52_reg_3009[7]),
        .O(\lshr_ln_reg_3049[13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_8 
       (.I0(\ic_reg_315_reg_n_0_[6] ),
        .I1(mul_ln52_reg_3009[6]),
        .O(\lshr_ln_reg_3049[13]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[13]_i_9 
       (.I0(\ic_reg_315_reg_n_0_[5] ),
        .I1(mul_ln52_reg_3009[5]),
        .O(\lshr_ln_reg_3049[13]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln_reg_3049[15]_i_1 
       (.I0(icmp_ln76_fu_1017_p2),
        .I1(ap_CS_fsm_state14),
        .O(lshr_ln_reg_30490));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_11 
       (.I0(\ic_reg_315_reg_n_0_[15] ),
        .I1(mul_ln52_reg_3009[15]),
        .O(\lshr_ln_reg_3049[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_12 
       (.I0(\ic_reg_315_reg_n_0_[14] ),
        .I1(mul_ln52_reg_3009[14]),
        .O(\lshr_ln_reg_3049[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_13 
       (.I0(\ic_reg_315_reg_n_0_[13] ),
        .I1(mul_ln52_reg_3009[13]),
        .O(\lshr_ln_reg_3049[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_14 
       (.I0(\ic_reg_315_reg_n_0_[12] ),
        .I1(mul_ln52_reg_3009[12]),
        .O(\lshr_ln_reg_3049[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_4 
       (.I0(trunc_ln93_fu_1033_p1__0[12]),
        .I1(trunc_ln93_fu_1033_p1__0[15]),
        .O(\lshr_ln_reg_3049[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_5 
       (.I0(trunc_ln93_fu_1033_p1__0[11]),
        .I1(trunc_ln93_fu_1033_p1__0[14]),
        .O(\lshr_ln_reg_3049[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_6 
       (.I0(\ic_reg_315_reg_n_0_[11] ),
        .I1(mul_ln52_reg_3009[11]),
        .O(\lshr_ln_reg_3049[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_7 
       (.I0(\ic_reg_315_reg_n_0_[10] ),
        .I1(mul_ln52_reg_3009[10]),
        .O(\lshr_ln_reg_3049[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_8 
       (.I0(\ic_reg_315_reg_n_0_[9] ),
        .I1(mul_ln52_reg_3009[9]),
        .O(\lshr_ln_reg_3049[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[15]_i_9 
       (.I0(\ic_reg_315_reg_n_0_[8] ),
        .I1(mul_ln52_reg_3009[8]),
        .O(\lshr_ln_reg_3049[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[1]_i_2 
       (.I0(\ic_reg_315_reg_n_0_[3] ),
        .I1(mul_ln52_reg_3009[3]),
        .O(\lshr_ln_reg_3049[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[1]_i_3 
       (.I0(\ic_reg_315_reg_n_0_[2] ),
        .I1(mul_ln52_reg_3009[2]),
        .O(\lshr_ln_reg_3049[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[1]_i_4 
       (.I0(\ic_reg_315_reg_n_0_[1] ),
        .I1(mul_ln52_reg_3009[1]),
        .O(\lshr_ln_reg_3049[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[1]_i_5 
       (.I0(\ic_reg_315_reg_n_0_[0] ),
        .I1(mul_ln52_reg_3009[0]),
        .O(\lshr_ln_reg_3049[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[5]_i_2 
       (.I0(trunc_ln93_fu_1033_p1__0[2]),
        .I1(trunc_ln93_fu_1033_p1__0[5]),
        .O(\lshr_ln_reg_3049[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[5]_i_3 
       (.I0(trunc_ln93_fu_1033_p1[1]),
        .I1(trunc_ln93_fu_1033_p1__0[4]),
        .O(\lshr_ln_reg_3049[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[5]_i_4 
       (.I0(trunc_ln93_fu_1033_p1[0]),
        .I1(trunc_ln93_fu_1033_p1__0[3]),
        .O(\lshr_ln_reg_3049[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[9]_i_2 
       (.I0(trunc_ln93_fu_1033_p1__0[6]),
        .I1(trunc_ln93_fu_1033_p1__0[9]),
        .O(\lshr_ln_reg_3049[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[9]_i_3 
       (.I0(trunc_ln93_fu_1033_p1__0[5]),
        .I1(trunc_ln93_fu_1033_p1__0[8]),
        .O(\lshr_ln_reg_3049[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[9]_i_4 
       (.I0(trunc_ln93_fu_1033_p1__0[4]),
        .I1(trunc_ln93_fu_1033_p1__0[7]),
        .O(\lshr_ln_reg_3049[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_3049[9]_i_5 
       (.I0(trunc_ln93_fu_1033_p1__0[3]),
        .I1(trunc_ln93_fu_1033_p1__0[6]),
        .O(\lshr_ln_reg_3049[9]_i_5_n_0 ));
  FDRE \lshr_ln_reg_3049_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(trunc_ln93_fu_1033_p1[0]),
        .Q(lshr_ln_reg_3049[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[11]),
        .Q(lshr_ln_reg_3049[10]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[12]),
        .Q(lshr_ln_reg_3049[11]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[13]),
        .Q(lshr_ln_reg_3049[12]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[14]),
        .Q(lshr_ln_reg_3049[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[13]_i_1 
       (.CI(\lshr_ln_reg_3049_reg[9]_i_1_n_0 ),
        .CO({\lshr_ln_reg_3049_reg[13]_i_1_n_0 ,\lshr_ln_reg_3049_reg[13]_i_1_n_1 ,\lshr_ln_reg_3049_reg[13]_i_1_n_2 ,\lshr_ln_reg_3049_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_fu_1033_p1__0[10:7]),
        .O(add_ln93_8_fu_1053_p2[14:11]),
        .S({\lshr_ln_reg_3049[13]_i_3_n_0 ,\lshr_ln_reg_3049[13]_i_4_n_0 ,\lshr_ln_reg_3049[13]_i_5_n_0 ,\lshr_ln_reg_3049[13]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[13]_i_2 
       (.CI(\lshr_ln_reg_3049_reg[1]_i_1_n_0 ),
        .CO({\lshr_ln_reg_3049_reg[13]_i_2_n_0 ,\lshr_ln_reg_3049_reg[13]_i_2_n_1 ,\lshr_ln_reg_3049_reg[13]_i_2_n_2 ,\lshr_ln_reg_3049_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_reg_315_reg_n_0_[7] ,\ic_reg_315_reg_n_0_[6] ,\ic_reg_315_reg_n_0_[5] ,\ic_reg_315_reg_n_0_[4] }),
        .O(trunc_ln93_fu_1033_p1__0[7:4]),
        .S({\lshr_ln_reg_3049[13]_i_7_n_0 ,\lshr_ln_reg_3049[13]_i_8_n_0 ,\lshr_ln_reg_3049[13]_i_9_n_0 ,\lshr_ln_reg_3049[13]_i_10_n_0 }));
  FDRE \lshr_ln_reg_3049_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[15]),
        .Q(lshr_ln_reg_3049[14]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[16]),
        .Q(lshr_ln_reg_3049[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[15]_i_10 
       (.CI(\lshr_ln_reg_3049_reg[15]_i_3_n_0 ),
        .CO({\NLW_lshr_ln_reg_3049_reg[15]_i_10_CO_UNCONNECTED [3],\lshr_ln_reg_3049_reg[15]_i_10_n_1 ,\lshr_ln_reg_3049_reg[15]_i_10_n_2 ,\lshr_ln_reg_3049_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ic_reg_315_reg_n_0_[14] ,\ic_reg_315_reg_n_0_[13] ,\ic_reg_315_reg_n_0_[12] }),
        .O(trunc_ln93_fu_1033_p1__0[15:12]),
        .S({\lshr_ln_reg_3049[15]_i_11_n_0 ,\lshr_ln_reg_3049[15]_i_12_n_0 ,\lshr_ln_reg_3049[15]_i_13_n_0 ,\lshr_ln_reg_3049[15]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[15]_i_2 
       (.CI(\lshr_ln_reg_3049_reg[13]_i_1_n_0 ),
        .CO({\NLW_lshr_ln_reg_3049_reg[15]_i_2_CO_UNCONNECTED [3:1],\lshr_ln_reg_3049_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln93_fu_1033_p1__0[11]}),
        .O({\NLW_lshr_ln_reg_3049_reg[15]_i_2_O_UNCONNECTED [3:2],add_ln93_8_fu_1053_p2[16:15]}),
        .S({1'b0,1'b0,\lshr_ln_reg_3049[15]_i_4_n_0 ,\lshr_ln_reg_3049[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[15]_i_3 
       (.CI(\lshr_ln_reg_3049_reg[13]_i_2_n_0 ),
        .CO({\lshr_ln_reg_3049_reg[15]_i_3_n_0 ,\lshr_ln_reg_3049_reg[15]_i_3_n_1 ,\lshr_ln_reg_3049_reg[15]_i_3_n_2 ,\lshr_ln_reg_3049_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_reg_315_reg_n_0_[11] ,\ic_reg_315_reg_n_0_[10] ,\ic_reg_315_reg_n_0_[9] ,\ic_reg_315_reg_n_0_[8] }),
        .O(trunc_ln93_fu_1033_p1__0[11:8]),
        .S({\lshr_ln_reg_3049[15]_i_6_n_0 ,\lshr_ln_reg_3049[15]_i_7_n_0 ,\lshr_ln_reg_3049[15]_i_8_n_0 ,\lshr_ln_reg_3049[15]_i_9_n_0 }));
  FDRE \lshr_ln_reg_3049_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(trunc_ln93_fu_1033_p1[1]),
        .Q(lshr_ln_reg_3049[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln_reg_3049_reg[1]_i_1_n_0 ,\lshr_ln_reg_3049_reg[1]_i_1_n_1 ,\lshr_ln_reg_3049_reg[1]_i_1_n_2 ,\lshr_ln_reg_3049_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ic_reg_315_reg_n_0_[3] ,\ic_reg_315_reg_n_0_[2] ,\ic_reg_315_reg_n_0_[1] ,\ic_reg_315_reg_n_0_[0] }),
        .O({trunc_ln93_fu_1033_p1__0[3:2],trunc_ln93_fu_1033_p1}),
        .S({\lshr_ln_reg_3049[1]_i_2_n_0 ,\lshr_ln_reg_3049[1]_i_3_n_0 ,\lshr_ln_reg_3049[1]_i_4_n_0 ,\lshr_ln_reg_3049[1]_i_5_n_0 }));
  FDRE \lshr_ln_reg_3049_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[3]),
        .Q(lshr_ln_reg_3049[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[4]),
        .Q(lshr_ln_reg_3049[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[5]),
        .Q(lshr_ln_reg_3049[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[6]),
        .Q(lshr_ln_reg_3049[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\lshr_ln_reg_3049_reg[5]_i_1_n_0 ,\lshr_ln_reg_3049_reg[5]_i_1_n_1 ,\lshr_ln_reg_3049_reg[5]_i_1_n_2 ,\lshr_ln_reg_3049_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({trunc_ln93_fu_1033_p1__0[2],trunc_ln93_fu_1033_p1,1'b0}),
        .O(add_ln93_8_fu_1053_p2[6:3]),
        .S({\lshr_ln_reg_3049[5]_i_2_n_0 ,\lshr_ln_reg_3049[5]_i_3_n_0 ,\lshr_ln_reg_3049[5]_i_4_n_0 ,trunc_ln93_fu_1033_p1__0[2]}));
  FDRE \lshr_ln_reg_3049_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[7]),
        .Q(lshr_ln_reg_3049[6]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[8]),
        .Q(lshr_ln_reg_3049[7]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[9]),
        .Q(lshr_ln_reg_3049[8]),
        .R(1'b0));
  FDRE \lshr_ln_reg_3049_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_30490),
        .D(add_ln93_8_fu_1053_p2[10]),
        .Q(lshr_ln_reg_3049[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lshr_ln_reg_3049_reg[9]_i_1 
       (.CI(\lshr_ln_reg_3049_reg[5]_i_1_n_0 ),
        .CO({\lshr_ln_reg_3049_reg[9]_i_1_n_0 ,\lshr_ln_reg_3049_reg[9]_i_1_n_1 ,\lshr_ln_reg_3049_reg[9]_i_1_n_2 ,\lshr_ln_reg_3049_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln93_fu_1033_p1__0[6:3]),
        .O(add_ln93_8_fu_1053_p2[10:7]),
        .S({\lshr_ln_reg_3049[9]_i_2_n_0 ,\lshr_ln_reg_3049[9]_i_3_n_0 ,\lshr_ln_reg_3049[9]_i_4_n_0 ,\lshr_ln_reg_3049[9]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_32ns_32ns_64_2_1 mul_32ns_32ns_64_2_1_U1
       (.D(height),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .dout_reg_0(width),
        .dout_reg__0_0({dout_reg__1,mul_32ns_32ns_64_2_1_U1_n_48,mul_32ns_32ns_64_2_1_U1_n_49,mul_32ns_32ns_64_2_1_U1_n_50,mul_32ns_32ns_64_2_1_U1_n_51,mul_32ns_32ns_64_2_1_U1_n_52,mul_32ns_32ns_64_2_1_U1_n_53,mul_32ns_32ns_64_2_1_U1_n_54,mul_32ns_32ns_64_2_1_U1_n_55,mul_32ns_32ns_64_2_1_U1_n_56,mul_32ns_32ns_64_2_1_U1_n_57,mul_32ns_32ns_64_2_1_U1_n_58,mul_32ns_32ns_64_2_1_U1_n_59,mul_32ns_32ns_64_2_1_U1_n_60,mul_32ns_32ns_64_2_1_U1_n_61,mul_32ns_32ns_64_2_1_U1_n_62,mul_32ns_32ns_64_2_1_U1_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_32ns_64ns_96_5_1 mul_32ns_64ns_96_5_1_U2
       (.D({dout_reg__1,mul_32ns_32ns_64_2_1_U1_n_48,mul_32ns_32ns_64_2_1_U1_n_49,mul_32ns_32ns_64_2_1_U1_n_50,mul_32ns_32ns_64_2_1_U1_n_51,mul_32ns_32ns_64_2_1_U1_n_52,mul_32ns_32ns_64_2_1_U1_n_53,mul_32ns_32ns_64_2_1_U1_n_54,mul_32ns_32ns_64_2_1_U1_n_55,mul_32ns_32ns_64_2_1_U1_n_56,mul_32ns_32ns_64_2_1_U1_n_57,mul_32ns_32ns_64_2_1_U1_n_58,mul_32ns_32ns_64_2_1_U1_n_59,mul_32ns_32ns_64_2_1_U1_n_60,mul_32ns_32ns_64_2_1_U1_n_61,mul_32ns_32ns_64_2_1_U1_n_62,mul_32ns_32ns_64_2_1_U1_n_63}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .\buff2_reg[95]_0 (buff2),
        .out_channels(out_channels));
  FDRE \mul_ln26_1_reg_2869_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[0]),
        .Q(mul_ln26_1_reg_2869[0]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[10]),
        .Q(mul_ln26_1_reg_2869[10]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[11]),
        .Q(mul_ln26_1_reg_2869[11]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[12]),
        .Q(mul_ln26_1_reg_2869[12]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[13]),
        .Q(mul_ln26_1_reg_2869[13]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[14]),
        .Q(mul_ln26_1_reg_2869[14]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[15]),
        .Q(mul_ln26_1_reg_2869[15]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[16]),
        .Q(mul_ln26_1_reg_2869[16]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[17]),
        .Q(mul_ln26_1_reg_2869[17]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[18]),
        .Q(mul_ln26_1_reg_2869[18]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[19]),
        .Q(mul_ln26_1_reg_2869[19]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[1]),
        .Q(mul_ln26_1_reg_2869[1]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[20]),
        .Q(mul_ln26_1_reg_2869[20]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[21]),
        .Q(mul_ln26_1_reg_2869[21]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[22]),
        .Q(mul_ln26_1_reg_2869[22]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[23]),
        .Q(mul_ln26_1_reg_2869[23]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[24]),
        .Q(mul_ln26_1_reg_2869[24]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[25]),
        .Q(mul_ln26_1_reg_2869[25]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[26]),
        .Q(mul_ln26_1_reg_2869[26]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[27]),
        .Q(mul_ln26_1_reg_2869[27]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[28]),
        .Q(mul_ln26_1_reg_2869[28]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[29]),
        .Q(mul_ln26_1_reg_2869[29]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[2]),
        .Q(mul_ln26_1_reg_2869[2]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[30]),
        .Q(mul_ln26_1_reg_2869[30]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[31]),
        .Q(mul_ln26_1_reg_2869[31]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[32]),
        .Q(mul_ln26_1_reg_2869[32]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[33]),
        .Q(mul_ln26_1_reg_2869[33]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[34]),
        .Q(mul_ln26_1_reg_2869[34]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[35]),
        .Q(mul_ln26_1_reg_2869[35]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[36]),
        .Q(mul_ln26_1_reg_2869[36]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[37]),
        .Q(mul_ln26_1_reg_2869[37]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[38]),
        .Q(mul_ln26_1_reg_2869[38]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[39]),
        .Q(mul_ln26_1_reg_2869[39]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[3]),
        .Q(mul_ln26_1_reg_2869[3]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[40]),
        .Q(mul_ln26_1_reg_2869[40]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[41]),
        .Q(mul_ln26_1_reg_2869[41]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[42]),
        .Q(mul_ln26_1_reg_2869[42]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[43]),
        .Q(mul_ln26_1_reg_2869[43]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[44]),
        .Q(mul_ln26_1_reg_2869[44]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[45]),
        .Q(mul_ln26_1_reg_2869[45]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[46]),
        .Q(mul_ln26_1_reg_2869[46]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[47]),
        .Q(mul_ln26_1_reg_2869[47]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[48]),
        .Q(mul_ln26_1_reg_2869[48]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[49]),
        .Q(mul_ln26_1_reg_2869[49]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[4]),
        .Q(mul_ln26_1_reg_2869[4]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[50]),
        .Q(mul_ln26_1_reg_2869[50]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[51]),
        .Q(mul_ln26_1_reg_2869[51]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[52]),
        .Q(mul_ln26_1_reg_2869[52]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[53]),
        .Q(mul_ln26_1_reg_2869[53]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[54]),
        .Q(mul_ln26_1_reg_2869[54]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[55]),
        .Q(mul_ln26_1_reg_2869[55]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[56]),
        .Q(mul_ln26_1_reg_2869[56]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[57]),
        .Q(mul_ln26_1_reg_2869[57]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[58]),
        .Q(mul_ln26_1_reg_2869[58]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[59]),
        .Q(mul_ln26_1_reg_2869[59]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[5]),
        .Q(mul_ln26_1_reg_2869[5]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[60]),
        .Q(mul_ln26_1_reg_2869[60]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[61]),
        .Q(mul_ln26_1_reg_2869[61]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[62]),
        .Q(mul_ln26_1_reg_2869[62]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[63]),
        .Q(mul_ln26_1_reg_2869[63]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[64]),
        .Q(mul_ln26_1_reg_2869[64]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[65]),
        .Q(mul_ln26_1_reg_2869[65]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[66] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[66]),
        .Q(mul_ln26_1_reg_2869[66]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[67] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[67]),
        .Q(mul_ln26_1_reg_2869[67]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[68] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[68]),
        .Q(mul_ln26_1_reg_2869[68]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[69] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[69]),
        .Q(mul_ln26_1_reg_2869[69]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[6]),
        .Q(mul_ln26_1_reg_2869[6]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[70] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[70]),
        .Q(mul_ln26_1_reg_2869[70]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[71] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[71]),
        .Q(mul_ln26_1_reg_2869[71]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[72] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[72]),
        .Q(mul_ln26_1_reg_2869[72]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[73] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[73]),
        .Q(mul_ln26_1_reg_2869[73]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[74] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[74]),
        .Q(mul_ln26_1_reg_2869[74]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[75] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[75]),
        .Q(mul_ln26_1_reg_2869[75]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[76] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[76]),
        .Q(mul_ln26_1_reg_2869[76]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[77] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[77]),
        .Q(mul_ln26_1_reg_2869[77]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[78] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[78]),
        .Q(mul_ln26_1_reg_2869[78]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[79] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[79]),
        .Q(mul_ln26_1_reg_2869[79]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[7]),
        .Q(mul_ln26_1_reg_2869[7]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[80] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[80]),
        .Q(mul_ln26_1_reg_2869[80]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[81] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[81]),
        .Q(mul_ln26_1_reg_2869[81]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[82] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[82]),
        .Q(mul_ln26_1_reg_2869[82]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[83] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[83]),
        .Q(mul_ln26_1_reg_2869[83]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[84] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[84]),
        .Q(mul_ln26_1_reg_2869[84]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[85] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[85]),
        .Q(mul_ln26_1_reg_2869[85]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[86] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[86]),
        .Q(mul_ln26_1_reg_2869[86]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[87] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[87]),
        .Q(mul_ln26_1_reg_2869[87]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[88] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[88]),
        .Q(mul_ln26_1_reg_2869[88]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[89] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[89]),
        .Q(mul_ln26_1_reg_2869[89]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[8]),
        .Q(mul_ln26_1_reg_2869[8]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[90] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[90]),
        .Q(mul_ln26_1_reg_2869[90]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[91] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[91]),
        .Q(mul_ln26_1_reg_2869[91]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[92] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[92]),
        .Q(mul_ln26_1_reg_2869[92]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[93] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[93]),
        .Q(mul_ln26_1_reg_2869[93]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[94] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[94]),
        .Q(mul_ln26_1_reg_2869[94]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[95] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[95]),
        .Q(mul_ln26_1_reg_2869[95]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_2869_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(buff2[9]),
        .Q(mul_ln26_1_reg_2869[9]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_63),
        .Q(mul_ln26_reg_2853[0]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_53),
        .Q(mul_ln26_reg_2853[10]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_52),
        .Q(mul_ln26_reg_2853[11]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_51),
        .Q(mul_ln26_reg_2853[12]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_50),
        .Q(mul_ln26_reg_2853[13]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_49),
        .Q(mul_ln26_reg_2853[14]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_48),
        .Q(mul_ln26_reg_2853[15]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[16]),
        .Q(mul_ln26_reg_2853[16]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[17]),
        .Q(mul_ln26_reg_2853[17]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[18]),
        .Q(mul_ln26_reg_2853[18]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[19]),
        .Q(mul_ln26_reg_2853[19]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_62),
        .Q(mul_ln26_reg_2853[1]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[20]),
        .Q(mul_ln26_reg_2853[20]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[21]),
        .Q(mul_ln26_reg_2853[21]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[22]),
        .Q(mul_ln26_reg_2853[22]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[23]),
        .Q(mul_ln26_reg_2853[23]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[24]),
        .Q(mul_ln26_reg_2853[24]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[25]),
        .Q(mul_ln26_reg_2853[25]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[26]),
        .Q(mul_ln26_reg_2853[26]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[27]),
        .Q(mul_ln26_reg_2853[27]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[28]),
        .Q(mul_ln26_reg_2853[28]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[29]),
        .Q(mul_ln26_reg_2853[29]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_61),
        .Q(mul_ln26_reg_2853[2]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[30]),
        .Q(mul_ln26_reg_2853[30]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[31]),
        .Q(mul_ln26_reg_2853[31]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[32]),
        .Q(mul_ln26_reg_2853[32]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[33]),
        .Q(mul_ln26_reg_2853[33]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[34]),
        .Q(mul_ln26_reg_2853[34]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[35]),
        .Q(mul_ln26_reg_2853[35]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[36]),
        .Q(mul_ln26_reg_2853[36]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[37]),
        .Q(mul_ln26_reg_2853[37]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[38]),
        .Q(mul_ln26_reg_2853[38]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[39]),
        .Q(mul_ln26_reg_2853[39]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_60),
        .Q(mul_ln26_reg_2853[3]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[40]),
        .Q(mul_ln26_reg_2853[40]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[41]),
        .Q(mul_ln26_reg_2853[41]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[42]),
        .Q(mul_ln26_reg_2853[42]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[43]),
        .Q(mul_ln26_reg_2853[43]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[44]),
        .Q(mul_ln26_reg_2853[44]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[45]),
        .Q(mul_ln26_reg_2853[45]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[46]),
        .Q(mul_ln26_reg_2853[46]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[47]),
        .Q(mul_ln26_reg_2853[47]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[48]),
        .Q(mul_ln26_reg_2853[48]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[49]),
        .Q(mul_ln26_reg_2853[49]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_59),
        .Q(mul_ln26_reg_2853[4]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[50]),
        .Q(mul_ln26_reg_2853[50]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[51]),
        .Q(mul_ln26_reg_2853[51]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[52]),
        .Q(mul_ln26_reg_2853[52]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[53]),
        .Q(mul_ln26_reg_2853[53]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[54]),
        .Q(mul_ln26_reg_2853[54]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[55]),
        .Q(mul_ln26_reg_2853[55]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[56]),
        .Q(mul_ln26_reg_2853[56]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[57]),
        .Q(mul_ln26_reg_2853[57]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[58]),
        .Q(mul_ln26_reg_2853[58]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[59]),
        .Q(mul_ln26_reg_2853[59]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_58),
        .Q(mul_ln26_reg_2853[5]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[60]),
        .Q(mul_ln26_reg_2853[60]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[61]),
        .Q(mul_ln26_reg_2853[61]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[62]),
        .Q(mul_ln26_reg_2853[62]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout_reg__1[63]),
        .Q(mul_ln26_reg_2853[63]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_57),
        .Q(mul_ln26_reg_2853[6]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_56),
        .Q(mul_ln26_reg_2853[7]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_55),
        .Q(mul_ln26_reg_2853[8]),
        .R(1'b0));
  FDRE \mul_ln26_reg_2853_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U1_n_54),
        .Q(mul_ln26_reg_2853[9]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_15),
        .Q(mul_ln52_reg_3009[0]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_5),
        .Q(mul_ln52_reg_3009[10]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_4),
        .Q(mul_ln52_reg_3009[11]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_3),
        .Q(mul_ln52_reg_3009[12]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_2),
        .Q(mul_ln52_reg_3009[13]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_1),
        .Q(mul_ln52_reg_3009[14]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_0),
        .Q(mul_ln52_reg_3009[15]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_14),
        .Q(mul_ln52_reg_3009[1]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_13),
        .Q(mul_ln52_reg_3009[2]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_12),
        .Q(mul_ln52_reg_3009[3]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_11),
        .Q(mul_ln52_reg_3009[4]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_10),
        .Q(mul_ln52_reg_3009[5]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_9),
        .Q(mul_ln52_reg_3009[6]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_8),
        .Q(mul_ln52_reg_3009[7]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_7),
        .Q(mul_ln52_reg_3009[8]),
        .R(1'b0));
  FDRE \mul_ln52_reg_3009_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(mul_mul_16s_16s_16_4_1_U3_n_6),
        .Q(mul_ln52_reg_3009[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_mul_16s_16s_16_4_1 mul_mul_16s_16s_16_4_1_U3
       (.A({mul_mul_16s_16s_16_4_1_U3_n_16,mul_mul_16s_16s_16_4_1_U3_n_17,mul_mul_16s_16s_16_4_1_U3_n_18,mul_mul_16s_16s_16_4_1_U3_n_19,mul_mul_16s_16s_16_4_1_U3_n_20,mul_mul_16s_16s_16_4_1_U3_n_21,mul_mul_16s_16s_16_4_1_U3_n_22,mul_mul_16s_16s_16_4_1_U3_n_23,mul_mul_16s_16s_16_4_1_U3_n_24,mul_mul_16s_16s_16_4_1_U3_n_25,mul_mul_16s_16s_16_4_1_U3_n_26,mul_mul_16s_16s_16_4_1_U3_n_27,mul_mul_16s_16s_16_4_1_U3_n_28,mul_mul_16s_16s_16_4_1_U3_n_29,mul_mul_16s_16s_16_4_1_U3_n_30,mul_mul_16s_16s_16_4_1_U3_n_31}),
        .CO(mul_mul_16s_16s_16_4_1_U3_n_48),
        .D({mul_mul_16s_16s_16_4_1_U3_n_0,mul_mul_16s_16s_16_4_1_U3_n_1,mul_mul_16s_16s_16_4_1_U3_n_2,mul_mul_16s_16s_16_4_1_U3_n_3,mul_mul_16s_16s_16_4_1_U3_n_4,mul_mul_16s_16s_16_4_1_U3_n_5,mul_mul_16s_16s_16_4_1_U3_n_6,mul_mul_16s_16s_16_4_1_U3_n_7,mul_mul_16s_16s_16_4_1_U3_n_8,mul_mul_16s_16s_16_4_1_U3_n_9,mul_mul_16s_16s_16_4_1_U3_n_10,mul_mul_16s_16s_16_4_1_U3_n_11,mul_mul_16s_16s_16_4_1_U3_n_12,mul_mul_16s_16s_16_4_1_U3_n_13,mul_mul_16s_16s_16_4_1_U3_n_14,mul_mul_16s_16s_16_4_1_U3_n_15}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .\bias_Addr_A[31]_INST_0_i_20 (\indvar_flatten_fu_156_reg_n_0_[0] ),
        .bias_Addr_B(\^bias_Addr_B [17:2]),
        .\bias_Addr_B[17] (oc_fu_160[16:0]),
        .grp_fu_2760_ce(grp_fu_2760_ce),
        .\icmp_ln56_reg_2923_reg[0] (mul_ln26_reg_2853),
        .\icmp_ln56_reg_2923_reg[0]_0 ({\indvar_flatten_fu_156_reg_n_0_[63] ,\indvar_flatten_fu_156_reg_n_0_[62] ,\indvar_flatten_fu_156_reg_n_0_[61] ,\indvar_flatten_fu_156_reg_n_0_[60] ,\indvar_flatten_fu_156_reg_n_0_[59] ,\indvar_flatten_fu_156_reg_n_0_[58] ,\indvar_flatten_fu_156_reg_n_0_[57] ,\indvar_flatten_fu_156_reg_n_0_[56] ,\indvar_flatten_fu_156_reg_n_0_[55] ,\indvar_flatten_fu_156_reg_n_0_[54] ,\indvar_flatten_fu_156_reg_n_0_[53] ,\indvar_flatten_fu_156_reg_n_0_[52] ,\indvar_flatten_fu_156_reg_n_0_[51] ,\indvar_flatten_fu_156_reg_n_0_[50] ,\indvar_flatten_fu_156_reg_n_0_[49] ,\indvar_flatten_fu_156_reg_n_0_[48] ,\indvar_flatten_fu_156_reg_n_0_[47] ,\indvar_flatten_fu_156_reg_n_0_[46] ,\indvar_flatten_fu_156_reg_n_0_[45] ,\indvar_flatten_fu_156_reg_n_0_[44] ,\indvar_flatten_fu_156_reg_n_0_[43] ,\indvar_flatten_fu_156_reg_n_0_[42] ,\indvar_flatten_fu_156_reg_n_0_[41] ,\indvar_flatten_fu_156_reg_n_0_[40] ,\indvar_flatten_fu_156_reg_n_0_[39] ,\indvar_flatten_fu_156_reg_n_0_[38] ,\indvar_flatten_fu_156_reg_n_0_[37] ,\indvar_flatten_fu_156_reg_n_0_[36] ,\indvar_flatten_fu_156_reg_n_0_[35] ,\indvar_flatten_fu_156_reg_n_0_[34] ,\indvar_flatten_fu_156_reg_n_0_[33] ,\indvar_flatten_fu_156_reg_n_0_[32] ,\indvar_flatten_fu_156_reg_n_0_[31] ,\indvar_flatten_fu_156_reg_n_0_[30] ,\indvar_flatten_fu_156_reg_n_0_[29] ,\indvar_flatten_fu_156_reg_n_0_[28] ,\indvar_flatten_fu_156_reg_n_0_[27] ,\indvar_flatten_fu_156_reg_n_0_[26] ,\indvar_flatten_fu_156_reg_n_0_[25] ,\indvar_flatten_fu_156_reg_n_0_[24] ,\indvar_flatten_fu_156_reg_n_0_[23] ,\indvar_flatten_fu_156_reg_n_0_[22] ,\indvar_flatten_fu_156_reg_n_0_[21] ,\indvar_flatten_fu_156_reg_n_0_[20] ,\indvar_flatten_fu_156_reg_n_0_[19] ,\indvar_flatten_fu_156_reg_n_0_[18] ,\indvar_flatten_fu_156_reg_n_0_[17] ,\indvar_flatten_fu_156_reg_n_0_[16] ,\indvar_flatten_fu_156_reg_n_0_[15] ,\indvar_flatten_fu_156_reg_n_0_[14] ,\indvar_flatten_fu_156_reg_n_0_[13] ,\indvar_flatten_fu_156_reg_n_0_[12] ,\indvar_flatten_fu_156_reg_n_0_[11] ,\indvar_flatten_fu_156_reg_n_0_[10] ,\indvar_flatten_fu_156_reg_n_0_[9] ,\indvar_flatten_fu_156_reg_n_0_[8] ,\indvar_flatten_fu_156_reg_n_0_[7] ,\indvar_flatten_fu_156_reg_n_0_[6] ,\indvar_flatten_fu_156_reg_n_0_[5] ,\indvar_flatten_fu_156_reg_n_0_[4] ,\indvar_flatten_fu_156_reg_n_0_[3] ,\indvar_flatten_fu_156_reg_n_0_[2] ,\indvar_flatten_fu_156_reg_n_0_[1] }),
        .in_channels(in_channels[15:0]),
        .\oc_fu_160_reg[16] (mul_mul_16s_16s_16_4_1_U3_n_49));
  FDRE \oc_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[0]),
        .Q(oc_fu_160[0]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[10]),
        .Q(oc_fu_160[10]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[11]),
        .Q(oc_fu_160[11]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[12]),
        .Q(oc_fu_160[12]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[13]),
        .Q(oc_fu_160[13]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[14]),
        .Q(oc_fu_160[14]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[15]),
        .Q(oc_fu_160[15]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[16]),
        .Q(oc_fu_160[16]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[17]),
        .Q(oc_fu_160[17]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[18]),
        .Q(oc_fu_160[18]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[19]),
        .Q(oc_fu_160[19]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[1]),
        .Q(oc_fu_160[1]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[20]),
        .Q(oc_fu_160[20]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[21]),
        .Q(oc_fu_160[21]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[22]),
        .Q(oc_fu_160[22]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[23] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[23]),
        .Q(oc_fu_160[23]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[24] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[24]),
        .Q(oc_fu_160[24]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[25] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[25]),
        .Q(oc_fu_160[25]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[26] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[26]),
        .Q(oc_fu_160[26]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[27] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[27]),
        .Q(oc_fu_160[27]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[28] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[28]),
        .Q(oc_fu_160[28]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[29] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[29]),
        .Q(oc_fu_160[29]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[2]),
        .Q(oc_fu_160[2]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[30] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[30]),
        .Q(oc_fu_160[30]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[3]),
        .Q(oc_fu_160[3]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[4]),
        .Q(oc_fu_160[4]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[5]),
        .Q(oc_fu_160[5]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[6]),
        .Q(oc_fu_160[6]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[7]),
        .Q(oc_fu_160[7]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[8]),
        .Q(oc_fu_160[8]),
        .R(ap_NS_fsm153_out));
  FDRE \oc_fu_160_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln52_2_reg_2934[9]),
        .Q(oc_fu_160[9]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[0]),
        .Q(oh_fu_152[0]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[10] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[10]),
        .Q(oh_fu_152[10]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[11] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[11]),
        .Q(oh_fu_152[11]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[12] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[12]),
        .Q(oh_fu_152[12]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[13] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[13]),
        .Q(oh_fu_152[13]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[14] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[14]),
        .Q(oh_fu_152[14]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[15] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[15]),
        .Q(oh_fu_152[15]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[16] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[16]),
        .Q(oh_fu_152[16]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[17] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[17]),
        .Q(oh_fu_152[17]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[18] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[18]),
        .Q(oh_fu_152[18]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[19] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[19]),
        .Q(oh_fu_152[19]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[1]),
        .Q(oh_fu_152[1]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[20] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[20]),
        .Q(oh_fu_152[20]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[21] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[21]),
        .Q(oh_fu_152[21]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[22] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[22]),
        .Q(oh_fu_152[22]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[23] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[23]),
        .Q(oh_fu_152[23]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[24] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[24]),
        .Q(oh_fu_152[24]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[25] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[25]),
        .Q(oh_fu_152[25]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[26] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[26]),
        .Q(oh_fu_152[26]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[27] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[27]),
        .Q(oh_fu_152[27]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[28] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[28]),
        .Q(oh_fu_152[28]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[29] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[29]),
        .Q(oh_fu_152[29]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[2]),
        .Q(oh_fu_152[2]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[30] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[30]),
        .Q(oh_fu_152[30]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[3]),
        .Q(oh_fu_152[3]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[4]),
        .Q(oh_fu_152[4]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[5]),
        .Q(oh_fu_152[5]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[6]),
        .Q(oh_fu_152[6]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[7]),
        .Q(oh_fu_152[7]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[8] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[8]),
        .Q(oh_fu_152[8]),
        .R(ap_NS_fsm153_out));
  FDRE \oh_fu_152_reg[9] 
       (.C(ap_clk),
        .CE(output_stream_TVALID_int_regslice),
        .D(select_ln56_5_reg_2994[9]),
        .Q(oh_fu_152[9]),
        .R(ap_NS_fsm153_out));
  FDRE \p_Result_s_reg_2900_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[15]),
        .Q(p_Result_s_reg_2900),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[0]),
        .Q(p_Val2_s_reg_2890[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[1]),
        .Q(p_Val2_s_reg_2890[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[2]),
        .Q(p_Val2_s_reg_2890[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[3]),
        .Q(p_Val2_s_reg_2890[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[4]),
        .Q(p_Val2_s_reg_2890[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[5]),
        .Q(p_Val2_s_reg_2890[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[6]),
        .Q(p_Val2_s_reg_2890[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[7]),
        .Q(p_Val2_s_reg_2890[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \reg_603[15]_i_1 
       (.I0(weights_Dout_A[15]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state24),
        .I4(\reg_603[15]_i_2_n_0 ),
        .I5(\reg_603_reg[15]_rep__0_n_0 ),
        .O(\reg_603[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_603[15]_i_2 
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state32),
        .I5(ap_CS_fsm_state28),
        .O(\reg_603[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \reg_603[15]_rep__0_i_1 
       (.I0(weights_Dout_A[15]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state24),
        .I4(\reg_603[15]_i_2_n_0 ),
        .I5(\reg_603_reg[15]_rep__0_n_0 ),
        .O(\reg_603[15]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \reg_603[15]_rep_i_1 
       (.I0(weights_Dout_A[15]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state24),
        .I4(\reg_603[15]_i_2_n_0 ),
        .I5(\reg_603_reg[15]_rep__0_n_0 ),
        .O(\reg_603[15]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "reg_603_reg[15]" *) 
  FDRE \reg_603_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_603[15]_i_1_n_0 ),
        .Q(p_Result_10_fu_1906_p3),
        .R(1'b0));
  (* ORIG_CELL_NAME = "reg_603_reg[15]" *) 
  FDRE \reg_603_reg[15]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_603[15]_rep_i_1_n_0 ),
        .Q(\reg_603_reg[15]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "reg_603_reg[15]" *) 
  FDRE \reg_603_reg[15]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_603[15]_rep__0_i_1_n_0 ),
        .Q(\reg_603_reg[15]_rep__0_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_regslice_both regslice_both_input_stream_U
       (.\B_V_data_1_state_reg[0]_0 (p_50_in),
        .\B_V_data_1_state_reg[0]_1 (ack_out873_out),
        .\B_V_data_1_state_reg[1]_0 (input_stream_TREADY),
        .\B_V_data_1_state_reg[1]_1 (bias_Rst_B),
        .CO(icmp_ln76_8_fu_2517_p2),
        .D(input_stream_TDATA_int_regslice),
        .E(regslice_both_input_stream_U_n_35),
        .Q({ap_CS_fsm_state49,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .ack_in(output_stream_TREADY_int_regslice),
        .\ap_CS_fsm_reg[17] (p_45_in),
        .\ap_CS_fsm_reg[17]_i_2_0 (in_channels_read_reg_2805),
        .\ap_CS_fsm_reg[17]_i_2_1 ({\ic_reg_315_reg_n_0_[30] ,\ic_reg_315_reg_n_0_[29] ,\ic_reg_315_reg_n_0_[28] ,\ic_reg_315_reg_n_0_[27] ,\ic_reg_315_reg_n_0_[26] ,\ic_reg_315_reg_n_0_[25] ,\ic_reg_315_reg_n_0_[24] ,\ic_reg_315_reg_n_0_[23] ,\ic_reg_315_reg_n_0_[22] ,\ic_reg_315_reg_n_0_[21] ,\ic_reg_315_reg_n_0_[20] ,\ic_reg_315_reg_n_0_[19] ,\ic_reg_315_reg_n_0_[18] ,\ic_reg_315_reg_n_0_[17] ,\ic_reg_315_reg_n_0_[16] ,\ic_reg_315_reg_n_0_[15] ,\ic_reg_315_reg_n_0_[14] ,\ic_reg_315_reg_n_0_[13] ,\ic_reg_315_reg_n_0_[12] ,\ic_reg_315_reg_n_0_[11] ,\ic_reg_315_reg_n_0_[10] ,\ic_reg_315_reg_n_0_[9] ,\ic_reg_315_reg_n_0_[8] ,\ic_reg_315_reg_n_0_[7] ,\ic_reg_315_reg_n_0_[6] ,\ic_reg_315_reg_n_0_[5] ,\ic_reg_315_reg_n_0_[4] ,\ic_reg_315_reg_n_0_[3] ,\ic_reg_315_reg_n_0_[2] ,\ic_reg_315_reg_n_0_[1] ,\ic_reg_315_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[18]_i_2_0 ({\ic_1_reg_347_reg_n_0_[30] ,\ic_1_reg_347_reg_n_0_[29] ,\ic_1_reg_347_reg_n_0_[28] ,\ic_1_reg_347_reg_n_0_[27] ,\ic_1_reg_347_reg_n_0_[26] ,\ic_1_reg_347_reg_n_0_[25] ,\ic_1_reg_347_reg_n_0_[24] ,\ic_1_reg_347_reg_n_0_[23] ,\ic_1_reg_347_reg_n_0_[22] ,\ic_1_reg_347_reg_n_0_[21] ,\ic_1_reg_347_reg_n_0_[20] ,\ic_1_reg_347_reg_n_0_[19] ,\ic_1_reg_347_reg_n_0_[18] ,\ic_1_reg_347_reg_n_0_[17] ,\ic_1_reg_347_reg_n_0_[16] ,\ic_1_reg_347_reg_n_0_[15] ,\ic_1_reg_347_reg_n_0_[14] ,\ic_1_reg_347_reg_n_0_[13] ,\ic_1_reg_347_reg_n_0_[12] ,\ic_1_reg_347_reg_n_0_[11] ,\ic_1_reg_347_reg_n_0_[10] ,\ic_1_reg_347_reg_n_0_[9] ,\ic_1_reg_347_reg_n_0_[8] ,\ic_1_reg_347_reg_n_0_[7] ,\ic_1_reg_347_reg_n_0_[6] ,\ic_1_reg_347_reg_n_0_[5] ,\ic_1_reg_347_reg_n_0_[4] ,\ic_1_reg_347_reg_n_0_[3] ,\ic_1_reg_347_reg_n_0_[2] ,\ic_1_reg_347_reg_n_0_[1] ,\ic_1_reg_347_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[25]_i_2_0 ({\ic_2_reg_380_reg_n_0_[30] ,\ic_2_reg_380_reg_n_0_[29] ,\ic_2_reg_380_reg_n_0_[28] ,\ic_2_reg_380_reg_n_0_[27] ,\ic_2_reg_380_reg_n_0_[26] ,\ic_2_reg_380_reg_n_0_[25] ,\ic_2_reg_380_reg_n_0_[24] ,\ic_2_reg_380_reg_n_0_[23] ,\ic_2_reg_380_reg_n_0_[22] ,\ic_2_reg_380_reg_n_0_[21] ,\ic_2_reg_380_reg_n_0_[20] ,\ic_2_reg_380_reg_n_0_[19] ,\ic_2_reg_380_reg_n_0_[18] ,\ic_2_reg_380_reg_n_0_[17] ,\ic_2_reg_380_reg_n_0_[16] ,\ic_2_reg_380_reg_n_0_[15] ,\ic_2_reg_380_reg_n_0_[14] ,\ic_2_reg_380_reg_n_0_[13] ,\ic_2_reg_380_reg_n_0_[12] ,\ic_2_reg_380_reg_n_0_[11] ,\ic_2_reg_380_reg_n_0_[10] ,\ic_2_reg_380_reg_n_0_[9] ,\ic_2_reg_380_reg_n_0_[8] ,\ic_2_reg_380_reg_n_0_[7] ,\ic_2_reg_380_reg_n_0_[6] ,\ic_2_reg_380_reg_n_0_[5] ,\ic_2_reg_380_reg_n_0_[4] ,\ic_2_reg_380_reg_n_0_[3] ,\ic_2_reg_380_reg_n_0_[2] ,\ic_2_reg_380_reg_n_0_[1] ,\ic_2_reg_380_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[29]_i_2_0 ({\ic_3_reg_413_reg_n_0_[30] ,\ic_3_reg_413_reg_n_0_[29] ,\ic_3_reg_413_reg_n_0_[28] ,\ic_3_reg_413_reg_n_0_[27] ,\ic_3_reg_413_reg_n_0_[26] ,\ic_3_reg_413_reg_n_0_[25] ,\ic_3_reg_413_reg_n_0_[24] ,\ic_3_reg_413_reg_n_0_[23] ,\ic_3_reg_413_reg_n_0_[22] ,\ic_3_reg_413_reg_n_0_[21] ,\ic_3_reg_413_reg_n_0_[20] ,\ic_3_reg_413_reg_n_0_[19] ,\ic_3_reg_413_reg_n_0_[18] ,\ic_3_reg_413_reg_n_0_[17] ,\ic_3_reg_413_reg_n_0_[16] ,\ic_3_reg_413_reg_n_0_[15] ,\ic_3_reg_413_reg_n_0_[14] ,\ic_3_reg_413_reg_n_0_[13] ,\ic_3_reg_413_reg_n_0_[12] ,\ic_3_reg_413_reg_n_0_[11] ,\ic_3_reg_413_reg_n_0_[10] ,\ic_3_reg_413_reg_n_0_[9] ,\ic_3_reg_413_reg_n_0_[8] ,\ic_3_reg_413_reg_n_0_[7] ,\ic_3_reg_413_reg_n_0_[6] ,\ic_3_reg_413_reg_n_0_[5] ,\ic_3_reg_413_reg_n_0_[4] ,\ic_3_reg_413_reg_n_0_[3] ,\ic_3_reg_413_reg_n_0_[2] ,\ic_3_reg_413_reg_n_0_[1] ,\ic_3_reg_413_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[32] (regslice_both_input_stream_U_n_45),
        .\ap_CS_fsm_reg[33]_i_2_0 ({\ic_4_reg_446_reg_n_0_[30] ,\ic_4_reg_446_reg_n_0_[29] ,\ic_4_reg_446_reg_n_0_[28] ,\ic_4_reg_446_reg_n_0_[27] ,\ic_4_reg_446_reg_n_0_[26] ,\ic_4_reg_446_reg_n_0_[25] ,\ic_4_reg_446_reg_n_0_[24] ,\ic_4_reg_446_reg_n_0_[23] ,\ic_4_reg_446_reg_n_0_[22] ,\ic_4_reg_446_reg_n_0_[21] ,\ic_4_reg_446_reg_n_0_[20] ,\ic_4_reg_446_reg_n_0_[19] ,\ic_4_reg_446_reg_n_0_[18] ,\ic_4_reg_446_reg_n_0_[17] ,\ic_4_reg_446_reg_n_0_[16] ,\ic_4_reg_446_reg_n_0_[15] ,\ic_4_reg_446_reg_n_0_[14] ,\ic_4_reg_446_reg_n_0_[13] ,\ic_4_reg_446_reg_n_0_[12] ,\ic_4_reg_446_reg_n_0_[11] ,\ic_4_reg_446_reg_n_0_[10] ,\ic_4_reg_446_reg_n_0_[9] ,\ic_4_reg_446_reg_n_0_[8] ,\ic_4_reg_446_reg_n_0_[7] ,\ic_4_reg_446_reg_n_0_[6] ,\ic_4_reg_446_reg_n_0_[5] ,\ic_4_reg_446_reg_n_0_[4] ,\ic_4_reg_446_reg_n_0_[3] ,\ic_4_reg_446_reg_n_0_[2] ,\ic_4_reg_446_reg_n_0_[1] ,\ic_4_reg_446_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[37] (lshr_ln93_6_reg_32850),
        .\ap_CS_fsm_reg[37]_i_2_0 ({\ic_5_reg_468_reg_n_0_[30] ,\ic_5_reg_468_reg_n_0_[29] ,\ic_5_reg_468_reg_n_0_[28] ,\ic_5_reg_468_reg_n_0_[27] ,\ic_5_reg_468_reg_n_0_[26] ,\ic_5_reg_468_reg_n_0_[25] ,\ic_5_reg_468_reg_n_0_[24] ,\ic_5_reg_468_reg_n_0_[23] ,\ic_5_reg_468_reg_n_0_[22] ,\ic_5_reg_468_reg_n_0_[21] ,\ic_5_reg_468_reg_n_0_[20] ,\ic_5_reg_468_reg_n_0_[19] ,\ic_5_reg_468_reg_n_0_[18] ,\ic_5_reg_468_reg_n_0_[17] ,\ic_5_reg_468_reg_n_0_[16] ,\ic_5_reg_468_reg_n_0_[15] ,\ic_5_reg_468_reg_n_0_[14] ,\ic_5_reg_468_reg_n_0_[13] ,\ic_5_reg_468_reg_n_0_[12] ,\ic_5_reg_468_reg_n_0_[11] ,\ic_5_reg_468_reg_n_0_[10] ,\ic_5_reg_468_reg_n_0_[9] ,\ic_5_reg_468_reg_n_0_[8] ,\ic_5_reg_468_reg_n_0_[7] ,\ic_5_reg_468_reg_n_0_[6] ,\ic_5_reg_468_reg_n_0_[5] ,\ic_5_reg_468_reg_n_0_[4] ,\ic_5_reg_468_reg_n_0_[3] ,\ic_5_reg_468_reg_n_0_[2] ,\ic_5_reg_468_reg_n_0_[1] ,\ic_5_reg_468_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[41] (lshr_ln93_7_reg_33230),
        .\ap_CS_fsm_reg[41]_i_2_0 ({\ic_6_reg_501_reg_n_0_[30] ,\ic_6_reg_501_reg_n_0_[29] ,\ic_6_reg_501_reg_n_0_[28] ,\ic_6_reg_501_reg_n_0_[27] ,\ic_6_reg_501_reg_n_0_[26] ,\ic_6_reg_501_reg_n_0_[25] ,\ic_6_reg_501_reg_n_0_[24] ,\ic_6_reg_501_reg_n_0_[23] ,\ic_6_reg_501_reg_n_0_[22] ,\ic_6_reg_501_reg_n_0_[21] ,\ic_6_reg_501_reg_n_0_[20] ,\ic_6_reg_501_reg_n_0_[19] ,\ic_6_reg_501_reg_n_0_[18] ,\ic_6_reg_501_reg_n_0_[17] ,\ic_6_reg_501_reg_n_0_[16] ,\ic_6_reg_501_reg_n_0_[15] ,\ic_6_reg_501_reg_n_0_[14] ,\ic_6_reg_501_reg_n_0_[13] ,\ic_6_reg_501_reg_n_0_[12] ,\ic_6_reg_501_reg_n_0_[11] ,\ic_6_reg_501_reg_n_0_[10] ,\ic_6_reg_501_reg_n_0_[9] ,\ic_6_reg_501_reg_n_0_[8] ,\ic_6_reg_501_reg_n_0_[7] ,\ic_6_reg_501_reg_n_0_[6] ,\ic_6_reg_501_reg_n_0_[5] ,\ic_6_reg_501_reg_n_0_[4] ,\ic_6_reg_501_reg_n_0_[3] ,\ic_6_reg_501_reg_n_0_[2] ,\ic_6_reg_501_reg_n_0_[1] ,\ic_6_reg_501_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[42]_i_2_0 ({\ic_7_reg_534_reg_n_0_[30] ,\ic_7_reg_534_reg_n_0_[29] ,\ic_7_reg_534_reg_n_0_[28] ,\ic_7_reg_534_reg_n_0_[27] ,\ic_7_reg_534_reg_n_0_[26] ,\ic_7_reg_534_reg_n_0_[25] ,\ic_7_reg_534_reg_n_0_[24] ,\ic_7_reg_534_reg_n_0_[23] ,\ic_7_reg_534_reg_n_0_[22] ,\ic_7_reg_534_reg_n_0_[21] ,\ic_7_reg_534_reg_n_0_[20] ,\ic_7_reg_534_reg_n_0_[19] ,\ic_7_reg_534_reg_n_0_[18] ,\ic_7_reg_534_reg_n_0_[17] ,\ic_7_reg_534_reg_n_0_[16] ,\ic_7_reg_534_reg_n_0_[15] ,\ic_7_reg_534_reg_n_0_[14] ,\ic_7_reg_534_reg_n_0_[13] ,\ic_7_reg_534_reg_n_0_[12] ,\ic_7_reg_534_reg_n_0_[11] ,\ic_7_reg_534_reg_n_0_[10] ,\ic_7_reg_534_reg_n_0_[9] ,\ic_7_reg_534_reg_n_0_[8] ,\ic_7_reg_534_reg_n_0_[7] ,\ic_7_reg_534_reg_n_0_[6] ,\ic_7_reg_534_reg_n_0_[5] ,\ic_7_reg_534_reg_n_0_[4] ,\ic_7_reg_534_reg_n_0_[3] ,\ic_7_reg_534_reg_n_0_[2] ,\ic_7_reg_534_reg_n_0_[1] ,\ic_7_reg_534_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[45] ({ap_NS_fsm[46:45],ap_NS_fsm[42:41],ap_NS_fsm[38:37],ap_NS_fsm[34:32],ap_NS_fsm[29],ap_NS_fsm[26:25],ap_NS_fsm[22:21],ap_NS_fsm[18:17],ap_NS_fsm[14:13]}),
        .ap_NS_fsm140_out(ap_NS_fsm140_out),
        .ap_NS_fsm146_out(ap_NS_fsm146_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .brmerge126_reg_3032(brmerge126_reg_3032),
        .brmerge136_reg_3102(brmerge136_reg_3102),
        .\brmerge136_reg_3102_reg[0] (add_ln76_2_reg_31290),
        .brmerge145_reg_3248(brmerge145_reg_3248),
        .\brmerge145_reg_3248_reg[0] (p_28_in),
        .brmerge155_reg_3328(brmerge155_reg_3328),
        .cmp26_not_reg_3027(cmp26_not_reg_3027),
        .\cmp26_not_reg_3027_reg[0] (p_39_in),
        .icmp_ln1002_4_reg_3220(icmp_ln1002_4_reg_3220),
        .\in_channels_read_reg_2805_reg[31] (icmp_ln76_fu_1017_p2),
        .\in_channels_read_reg_2805_reg[31]_0 (icmp_ln76_1_fu_1195_p2),
        .\in_channels_read_reg_2805_reg[31]_1 (icmp_ln76_2_fu_1404_p2),
        .\in_channels_read_reg_2805_reg[31]_2 (icmp_ln76_3_fu_1588_p2),
        .\in_channels_read_reg_2805_reg[31]_3 (icmp_ln76_4_fu_1772_p2),
        .\in_channels_read_reg_2805_reg[31]_4 (icmp_ln76_5_fu_1957_p2),
        .\in_channels_read_reg_2805_reg[31]_5 (icmp_ln76_6_fu_2145_p2),
        .\in_channels_read_reg_2805_reg[31]_6 (icmp_ln76_7_fu_2329_p2),
        .input_stream_TDATA(input_stream_TDATA),
        .input_stream_TVALID(input_stream_TVALID),
        .input_stream_TVALID_int_regslice(input_stream_TVALID_int_regslice),
        .out({regslice_both_input_stream_U_n_58,regslice_both_input_stream_U_n_59,regslice_both_input_stream_U_n_60,regslice_both_input_stream_U_n_61,regslice_both_input_stream_U_n_62,regslice_both_input_stream_U_n_63,regslice_both_input_stream_U_n_64,regslice_both_input_stream_U_n_65,regslice_both_input_stream_U_n_66,regslice_both_input_stream_U_n_67,regslice_both_input_stream_U_n_68,regslice_both_input_stream_U_n_69,regslice_both_input_stream_U_n_70,regslice_both_input_stream_U_n_71,regslice_both_input_stream_U_n_72,regslice_both_input_stream_U_n_73,regslice_both_input_stream_U_n_74,regslice_both_input_stream_U_n_75,regslice_both_input_stream_U_n_76,regslice_both_input_stream_U_n_77,regslice_both_input_stream_U_n_78,regslice_both_input_stream_U_n_79,regslice_both_input_stream_U_n_80,regslice_both_input_stream_U_n_81,regslice_both_input_stream_U_n_82,regslice_both_input_stream_U_n_83,regslice_both_input_stream_U_n_84,regslice_both_input_stream_U_n_85,regslice_both_input_stream_U_n_86,regslice_both_input_stream_U_n_87,regslice_both_input_stream_U_n_88,regslice_both_input_stream_U_n_89}),
        .rev138_reg_3097(rev138_reg_3097),
        .\rev138_reg_3097_reg[0] (p_32_in),
        .select_ln56_3_reg_2982(select_ln56_3_reg_2982),
        .select_ln56_4_reg_2988(select_ln56_4_reg_2988),
        .\select_ln56_4_reg_2988_reg[0] (p_24_in),
        .\sum_V_7_reg_457_reg[31] (sum_V_7_reg_457),
        .\sum_V_7_reg_457_reg[31]_0 (sum_V_5_reg_424),
        .\sum_V_7_reg_457_reg[3] (\reg_603_reg[15]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_regslice_both_0 regslice_both_output_stream_U
       (.\B_V_data_1_payload_A_reg[15]_i_3_0 ({\sum_V_16_reg_578_reg_n_0_[31] ,\sum_V_16_reg_578_reg_n_0_[30] ,\sum_V_16_reg_578_reg_n_0_[29] ,\sum_V_16_reg_578_reg_n_0_[28] ,\sum_V_16_reg_578_reg_n_0_[27] ,\sum_V_16_reg_578_reg_n_0_[26] ,\sum_V_16_reg_578_reg_n_0_[25] ,\sum_V_16_reg_578_reg_n_0_[24] ,\sum_V_16_reg_578_reg_n_0_[23] ,\sum_V_16_reg_578_reg_n_0_[22] ,\sum_V_16_reg_578_reg_n_0_[21] ,\sum_V_16_reg_578_reg_n_0_[20] ,\sum_V_16_reg_578_reg_n_0_[19] ,\sum_V_16_reg_578_reg_n_0_[18] ,\sum_V_16_reg_578_reg_n_0_[17] ,\sum_V_16_reg_578_reg_n_0_[16] ,tmp_s_fu_2581_p4,\sum_V_16_reg_578_reg_n_0_[7] ,\sum_V_16_reg_578_reg_n_0_[6] ,\sum_V_16_reg_578_reg_n_0_[5] ,\sum_V_16_reg_578_reg_n_0_[4] ,\sum_V_16_reg_578_reg_n_0_[3] ,\sum_V_16_reg_578_reg_n_0_[2] ,\sum_V_16_reg_578_reg_n_0_[1] ,\sum_V_16_reg_578_reg_n_0_[0] }),
        .B_V_data_1_sel_rd_reg_0(bias_Rst_B),
        .\B_V_data_1_state_reg[0]_0 (output_stream_TVALID),
        .\B_V_data_1_state_reg[0]_i_2_0 ({\ic_8_reg_567_reg_n_0_[30] ,\ic_8_reg_567_reg_n_0_[29] ,\ic_8_reg_567_reg_n_0_[28] ,\ic_8_reg_567_reg_n_0_[27] ,\ic_8_reg_567_reg_n_0_[26] ,\ic_8_reg_567_reg_n_0_[25] ,\ic_8_reg_567_reg_n_0_[24] ,\ic_8_reg_567_reg_n_0_[23] ,\ic_8_reg_567_reg_n_0_[22] ,\ic_8_reg_567_reg_n_0_[21] ,\ic_8_reg_567_reg_n_0_[20] ,\ic_8_reg_567_reg_n_0_[19] ,\ic_8_reg_567_reg_n_0_[18] ,\ic_8_reg_567_reg_n_0_[17] ,\ic_8_reg_567_reg_n_0_[16] ,\ic_8_reg_567_reg_n_0_[15] ,\ic_8_reg_567_reg_n_0_[14] ,\ic_8_reg_567_reg_n_0_[13] ,\ic_8_reg_567_reg_n_0_[12] ,\ic_8_reg_567_reg_n_0_[11] ,\ic_8_reg_567_reg_n_0_[10] ,\ic_8_reg_567_reg_n_0_[9] ,\ic_8_reg_567_reg_n_0_[8] ,\ic_8_reg_567_reg_n_0_[7] ,\ic_8_reg_567_reg_n_0_[6] ,\ic_8_reg_567_reg_n_0_[5] ,\ic_8_reg_567_reg_n_0_[4] ,\ic_8_reg_567_reg_n_0_[3] ,\ic_8_reg_567_reg_n_0_[2] ,\ic_8_reg_567_reg_n_0_[1] ,\ic_8_reg_567_reg_n_0_[0] }),
        .\B_V_data_1_state_reg[0]_i_2_1 (in_channels_read_reg_2805),
        .CO(icmp_ln52_fu_752_p2),
        .D({ap_NS_fsm[49],ap_NS_fsm[10:8],ap_NS_fsm[0]}),
        .E(output_stream_TVALID_int_regslice),
        .Q({ap_CS_fsm_state50,ap_CS_fsm_state46,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state1}),
        .SR(indvar_flatten_fu_156),
        .ack_in(output_stream_TREADY_int_regslice),
        .\ap_CS_fsm_reg[45] (p_75_in),
        .\ap_CS_fsm_reg[45]_0 (regslice_both_output_stream_U_n_15),
        .\ap_CS_fsm_reg[9] (bias_EN_B),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .bias_EN_A(bias_EN_A),
        .brmerge155_reg_3328(brmerge155_reg_3328),
        .grp_fu_2760_ce(grp_fu_2760_ce),
        .icmp_ln56_reg_2923(icmp_ln56_reg_2923),
        .\in_channels_read_reg_2805_reg[31] (icmp_ln76_8_fu_2517_p2),
        .\indvar_flatten_fu_156_reg[0] (\indvar_flatten_fu_156_reg_n_0_[0] ),
        .\indvar_flatten_fu_156_reg[0]_0 (ap_NS_fsm153_out),
        .input_stream_TVALID_int_regslice(input_stream_TVALID_int_regslice),
        .output_stream_TDATA(\^output_stream_TDATA ),
        .output_stream_TREADY(output_stream_TREADY));
  LUT3 #(
    .INIT(8'h6A)) 
    \ret_V_47_reg_3004[0]_i_1 
       (.I0(select_ln56_1_reg_2970[0]),
        .I1(select_ln56_2_reg_2977),
        .I2(icmp_ln1003_reg_2999),
        .O(ret_V_47_fu_990_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ret_V_47_reg_3004[1]_i_1 
       (.I0(select_ln56_1_reg_2970[0]),
        .I1(icmp_ln1003_reg_2999),
        .I2(select_ln56_2_reg_2977),
        .I3(select_ln56_1_reg_2970[1]),
        .O(ret_V_47_fu_990_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ret_V_47_reg_3004[2]_i_1 
       (.I0(select_ln56_2_reg_2977),
        .I1(icmp_ln1003_reg_2999),
        .I2(select_ln56_1_reg_2970[0]),
        .I3(select_ln56_1_reg_2970[1]),
        .I4(select_ln56_1_reg_2970[2]),
        .O(ret_V_47_fu_990_p3[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ret_V_47_reg_3004[3]_i_1 
       (.I0(select_ln56_1_reg_2970[1]),
        .I1(select_ln56_1_reg_2970[0]),
        .I2(icmp_ln1003_reg_2999),
        .I3(select_ln56_2_reg_2977),
        .I4(select_ln56_1_reg_2970[2]),
        .I5(select_ln56_1_reg_2970[3]),
        .O(ret_V_47_fu_990_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_47_reg_3004[4]_i_1 
       (.I0(\ret_V_47_reg_3004[7]_i_2_n_0 ),
        .I1(select_ln56_1_reg_2970[4]),
        .O(ret_V_47_fu_990_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ret_V_47_reg_3004[5]_i_1 
       (.I0(\ret_V_47_reg_3004[7]_i_2_n_0 ),
        .I1(select_ln56_1_reg_2970[4]),
        .I2(select_ln56_1_reg_2970[5]),
        .O(ret_V_47_fu_990_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ret_V_47_reg_3004[6]_i_1 
       (.I0(select_ln56_1_reg_2970[4]),
        .I1(\ret_V_47_reg_3004[7]_i_2_n_0 ),
        .I2(select_ln56_1_reg_2970[5]),
        .I3(select_ln56_1_reg_2970[6]),
        .O(ret_V_47_fu_990_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ret_V_47_reg_3004[7]_i_1 
       (.I0(select_ln56_1_reg_2970[5]),
        .I1(\ret_V_47_reg_3004[7]_i_2_n_0 ),
        .I2(select_ln56_1_reg_2970[4]),
        .I3(select_ln56_1_reg_2970[6]),
        .I4(select_ln56_2_reg_2977),
        .O(ret_V_47_fu_990_p3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ret_V_47_reg_3004[7]_i_2 
       (.I0(select_ln56_1_reg_2970[3]),
        .I1(select_ln56_1_reg_2970[1]),
        .I2(select_ln56_1_reg_2970[0]),
        .I3(icmp_ln1003_reg_2999),
        .I4(select_ln56_2_reg_2977),
        .I5(select_ln56_1_reg_2970[2]),
        .O(\ret_V_47_reg_3004[7]_i_2_n_0 ));
  FDRE \ret_V_47_reg_3004_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[0]),
        .Q(ret_V_47_reg_3004[0]),
        .R(1'b0));
  FDRE \ret_V_47_reg_3004_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[1]),
        .Q(ret_V_47_reg_3004[1]),
        .R(1'b0));
  FDRE \ret_V_47_reg_3004_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[2]),
        .Q(ret_V_47_reg_3004[2]),
        .R(1'b0));
  FDRE \ret_V_47_reg_3004_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[3]),
        .Q(ret_V_47_reg_3004[3]),
        .R(1'b0));
  FDRE \ret_V_47_reg_3004_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[4]),
        .Q(ret_V_47_reg_3004[4]),
        .R(1'b0));
  FDRE \ret_V_47_reg_3004_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[5]),
        .Q(ret_V_47_reg_3004[5]),
        .R(1'b0));
  FDRE \ret_V_47_reg_3004_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[6]),
        .Q(ret_V_47_reg_3004[6]),
        .R(1'b0));
  FDRE \ret_V_47_reg_3004_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(ret_V_47_fu_990_p3[7]),
        .Q(ret_V_47_reg_3004[7]),
        .R(1'b0));
  FDRE \ret_V_reg_2895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[8]),
        .Q(ret_V_reg_2895[0]),
        .R(1'b0));
  FDRE \ret_V_reg_2895_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[9]),
        .Q(ret_V_reg_2895[1]),
        .R(1'b0));
  FDRE \ret_V_reg_2895_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[10]),
        .Q(ret_V_reg_2895[2]),
        .R(1'b0));
  FDRE \ret_V_reg_2895_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[11]),
        .Q(ret_V_reg_2895[3]),
        .R(1'b0));
  FDRE \ret_V_reg_2895_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[12]),
        .Q(ret_V_reg_2895[4]),
        .R(1'b0));
  FDRE \ret_V_reg_2895_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[13]),
        .Q(ret_V_reg_2895[5]),
        .R(1'b0));
  FDRE \ret_V_reg_2895_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(bias_Dout_A[14]),
        .Q(ret_V_reg_2895[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_10 
       (.I0(\rev134_reg_2910_reg[0]_i_22_n_5 ),
        .I1(height_read_reg_2826[27]),
        .I2(\rev134_reg_2910_reg[0]_i_22_n_6 ),
        .I3(height_read_reg_2826[26]),
        .O(\rev134_reg_2910[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_11 
       (.I0(\rev134_reg_2910_reg[0]_i_22_n_7 ),
        .I1(height_read_reg_2826[25]),
        .I2(\rev134_reg_2910_reg[0]_i_23_n_4 ),
        .I3(height_read_reg_2826[24]),
        .O(\rev134_reg_2910[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_13 
       (.I0(height_read_reg_2826[23]),
        .I1(\rev134_reg_2910_reg[0]_i_23_n_5 ),
        .I2(height_read_reg_2826[22]),
        .I3(\rev134_reg_2910_reg[0]_i_23_n_6 ),
        .O(\rev134_reg_2910[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_14 
       (.I0(height_read_reg_2826[21]),
        .I1(\rev134_reg_2910_reg[0]_i_23_n_7 ),
        .I2(height_read_reg_2826[20]),
        .I3(\rev134_reg_2910_reg[0]_i_33_n_4 ),
        .O(\rev134_reg_2910[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_15 
       (.I0(height_read_reg_2826[19]),
        .I1(\rev134_reg_2910_reg[0]_i_33_n_5 ),
        .I2(height_read_reg_2826[18]),
        .I3(\rev134_reg_2910_reg[0]_i_33_n_6 ),
        .O(\rev134_reg_2910[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_16 
       (.I0(height_read_reg_2826[17]),
        .I1(\rev134_reg_2910_reg[0]_i_33_n_7 ),
        .I2(height_read_reg_2826[16]),
        .I3(\rev134_reg_2910_reg[0]_i_34_n_4 ),
        .O(\rev134_reg_2910[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_17 
       (.I0(\rev134_reg_2910_reg[0]_i_23_n_5 ),
        .I1(height_read_reg_2826[23]),
        .I2(\rev134_reg_2910_reg[0]_i_23_n_6 ),
        .I3(height_read_reg_2826[22]),
        .O(\rev134_reg_2910[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_18 
       (.I0(\rev134_reg_2910_reg[0]_i_23_n_7 ),
        .I1(height_read_reg_2826[21]),
        .I2(\rev134_reg_2910_reg[0]_i_33_n_4 ),
        .I3(height_read_reg_2826[20]),
        .O(\rev134_reg_2910[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_19 
       (.I0(\rev134_reg_2910_reg[0]_i_33_n_5 ),
        .I1(height_read_reg_2826[19]),
        .I2(\rev134_reg_2910_reg[0]_i_33_n_6 ),
        .I3(height_read_reg_2826[18]),
        .O(\rev134_reg_2910[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_20 
       (.I0(\rev134_reg_2910_reg[0]_i_33_n_7 ),
        .I1(height_read_reg_2826[17]),
        .I2(\rev134_reg_2910_reg[0]_i_34_n_4 ),
        .I3(height_read_reg_2826[16]),
        .O(\rev134_reg_2910[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_25 
       (.I0(height_read_reg_2826[15]),
        .I1(\rev134_reg_2910_reg[0]_i_34_n_5 ),
        .I2(height_read_reg_2826[14]),
        .I3(\rev134_reg_2910_reg[0]_i_34_n_6 ),
        .O(\rev134_reg_2910[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_26 
       (.I0(height_read_reg_2826[13]),
        .I1(\rev134_reg_2910_reg[0]_i_34_n_7 ),
        .I2(height_read_reg_2826[12]),
        .I3(\rev134_reg_2910_reg[0]_i_43_n_4 ),
        .O(\rev134_reg_2910[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_27 
       (.I0(height_read_reg_2826[11]),
        .I1(\rev134_reg_2910_reg[0]_i_43_n_5 ),
        .I2(height_read_reg_2826[10]),
        .I3(\rev134_reg_2910_reg[0]_i_43_n_6 ),
        .O(\rev134_reg_2910[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_28 
       (.I0(height_read_reg_2826[9]),
        .I1(\rev134_reg_2910_reg[0]_i_43_n_7 ),
        .I2(height_read_reg_2826[8]),
        .I3(\rev134_reg_2910_reg[0]_i_44_n_4 ),
        .O(\rev134_reg_2910[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_29 
       (.I0(\rev134_reg_2910_reg[0]_i_34_n_5 ),
        .I1(height_read_reg_2826[15]),
        .I2(\rev134_reg_2910_reg[0]_i_34_n_6 ),
        .I3(height_read_reg_2826[14]),
        .O(\rev134_reg_2910[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_30 
       (.I0(\rev134_reg_2910_reg[0]_i_34_n_7 ),
        .I1(height_read_reg_2826[13]),
        .I2(\rev134_reg_2910_reg[0]_i_43_n_4 ),
        .I3(height_read_reg_2826[12]),
        .O(\rev134_reg_2910[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_31 
       (.I0(\rev134_reg_2910_reg[0]_i_43_n_5 ),
        .I1(height_read_reg_2826[11]),
        .I2(\rev134_reg_2910_reg[0]_i_43_n_6 ),
        .I3(height_read_reg_2826[10]),
        .O(\rev134_reg_2910[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_32 
       (.I0(\rev134_reg_2910_reg[0]_i_43_n_7 ),
        .I1(height_read_reg_2826[9]),
        .I2(\rev134_reg_2910_reg[0]_i_44_n_4 ),
        .I3(height_read_reg_2826[8]),
        .O(\rev134_reg_2910[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_35 
       (.I0(height_read_reg_2826[7]),
        .I1(\rev134_reg_2910_reg[0]_i_44_n_5 ),
        .I2(height_read_reg_2826[6]),
        .I3(\rev134_reg_2910_reg[0]_i_44_n_6 ),
        .O(\rev134_reg_2910[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_36 
       (.I0(height_read_reg_2826[5]),
        .I1(\rev134_reg_2910_reg[0]_i_44_n_7 ),
        .I2(height_read_reg_2826[4]),
        .I3(\rev134_reg_2910_reg[0]_i_45_n_4 ),
        .O(\rev134_reg_2910[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_37 
       (.I0(height_read_reg_2826[3]),
        .I1(\rev134_reg_2910_reg[0]_i_45_n_5 ),
        .I2(height_read_reg_2826[2]),
        .I3(\rev134_reg_2910_reg[0]_i_45_n_6 ),
        .O(\rev134_reg_2910[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \rev134_reg_2910[0]_i_38 
       (.I0(height_read_reg_2826[1]),
        .I1(\rev134_reg_2910_reg[0]_i_45_n_7 ),
        .I2(height_read_reg_2826[0]),
        .I3(oh_fu_152[0]),
        .O(\rev134_reg_2910[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_39 
       (.I0(\rev134_reg_2910_reg[0]_i_44_n_5 ),
        .I1(height_read_reg_2826[7]),
        .I2(\rev134_reg_2910_reg[0]_i_44_n_6 ),
        .I3(height_read_reg_2826[6]),
        .O(\rev134_reg_2910[0]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rev134_reg_2910[0]_i_4 
       (.I0(height_read_reg_2826[31]),
        .I1(height_read_reg_2826[30]),
        .I2(\rev134_reg_2910_reg[0]_i_21_n_6 ),
        .O(\rev134_reg_2910[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_40 
       (.I0(\rev134_reg_2910_reg[0]_i_44_n_7 ),
        .I1(height_read_reg_2826[5]),
        .I2(\rev134_reg_2910_reg[0]_i_45_n_4 ),
        .I3(height_read_reg_2826[4]),
        .O(\rev134_reg_2910[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_41 
       (.I0(\rev134_reg_2910_reg[0]_i_45_n_5 ),
        .I1(height_read_reg_2826[3]),
        .I2(\rev134_reg_2910_reg[0]_i_45_n_6 ),
        .I3(height_read_reg_2826[2]),
        .O(\rev134_reg_2910[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rev134_reg_2910[0]_i_42 
       (.I0(height_read_reg_2826[0]),
        .I1(oh_fu_152[0]),
        .I2(\rev134_reg_2910_reg[0]_i_45_n_7 ),
        .I3(height_read_reg_2826[1]),
        .O(\rev134_reg_2910[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_5 
       (.I0(height_read_reg_2826[29]),
        .I1(\rev134_reg_2910_reg[0]_i_21_n_7 ),
        .I2(height_read_reg_2826[28]),
        .I3(\rev134_reg_2910_reg[0]_i_22_n_4 ),
        .O(\rev134_reg_2910[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_6 
       (.I0(height_read_reg_2826[27]),
        .I1(\rev134_reg_2910_reg[0]_i_22_n_5 ),
        .I2(height_read_reg_2826[26]),
        .I3(\rev134_reg_2910_reg[0]_i_22_n_6 ),
        .O(\rev134_reg_2910[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev134_reg_2910[0]_i_7 
       (.I0(height_read_reg_2826[25]),
        .I1(\rev134_reg_2910_reg[0]_i_22_n_7 ),
        .I2(height_read_reg_2826[24]),
        .I3(\rev134_reg_2910_reg[0]_i_23_n_4 ),
        .O(\rev134_reg_2910[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \rev134_reg_2910[0]_i_8 
       (.I0(\rev134_reg_2910_reg[0]_i_21_n_6 ),
        .I1(height_read_reg_2826[30]),
        .I2(height_read_reg_2826[31]),
        .O(\rev134_reg_2910[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev134_reg_2910[0]_i_9 
       (.I0(\rev134_reg_2910_reg[0]_i_21_n_7 ),
        .I1(height_read_reg_2826[29]),
        .I2(\rev134_reg_2910_reg[0]_i_22_n_4 ),
        .I3(height_read_reg_2826[28]),
        .O(\rev134_reg_2910[0]_i_9_n_0 ));
  FDRE \rev134_reg_2910_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(rev134_fu_737_p2),
        .Q(rev134_reg_2910),
        .R(1'b0));
  CARRY4 \rev134_reg_2910_reg[0]_i_1 
       (.CI(slt_fu_732_p2),
        .CO(\NLW_rev134_reg_2910_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rev134_reg_2910_reg[0]_i_1_O_UNCONNECTED [3:1],rev134_fu_737_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rev134_reg_2910_reg[0]_i_12 
       (.CI(\rev134_reg_2910_reg[0]_i_24_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_12_n_0 ,\rev134_reg_2910_reg[0]_i_12_n_1 ,\rev134_reg_2910_reg[0]_i_12_n_2 ,\rev134_reg_2910_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev134_reg_2910[0]_i_25_n_0 ,\rev134_reg_2910[0]_i_26_n_0 ,\rev134_reg_2910[0]_i_27_n_0 ,\rev134_reg_2910[0]_i_28_n_0 }),
        .O(\NLW_rev134_reg_2910_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\rev134_reg_2910[0]_i_29_n_0 ,\rev134_reg_2910[0]_i_30_n_0 ,\rev134_reg_2910[0]_i_31_n_0 ,\rev134_reg_2910[0]_i_32_n_0 }));
  CARRY4 \rev134_reg_2910_reg[0]_i_2 
       (.CI(\rev134_reg_2910_reg[0]_i_3_n_0 ),
        .CO({slt_fu_732_p2,\rev134_reg_2910_reg[0]_i_2_n_1 ,\rev134_reg_2910_reg[0]_i_2_n_2 ,\rev134_reg_2910_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev134_reg_2910[0]_i_4_n_0 ,\rev134_reg_2910[0]_i_5_n_0 ,\rev134_reg_2910[0]_i_6_n_0 ,\rev134_reg_2910[0]_i_7_n_0 }),
        .O(\NLW_rev134_reg_2910_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\rev134_reg_2910[0]_i_8_n_0 ,\rev134_reg_2910[0]_i_9_n_0 ,\rev134_reg_2910[0]_i_10_n_0 ,\rev134_reg_2910[0]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_21 
       (.CI(\rev134_reg_2910_reg[0]_i_22_n_0 ),
        .CO({\NLW_rev134_reg_2910_reg[0]_i_21_CO_UNCONNECTED [3:1],\rev134_reg_2910_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rev134_reg_2910_reg[0]_i_21_O_UNCONNECTED [3:2],\rev134_reg_2910_reg[0]_i_21_n_6 ,\rev134_reg_2910_reg[0]_i_21_n_7 }),
        .S({1'b0,1'b0,oh_fu_152[30:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_22 
       (.CI(\rev134_reg_2910_reg[0]_i_23_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_22_n_0 ,\rev134_reg_2910_reg[0]_i_22_n_1 ,\rev134_reg_2910_reg[0]_i_22_n_2 ,\rev134_reg_2910_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rev134_reg_2910_reg[0]_i_22_n_4 ,\rev134_reg_2910_reg[0]_i_22_n_5 ,\rev134_reg_2910_reg[0]_i_22_n_6 ,\rev134_reg_2910_reg[0]_i_22_n_7 }),
        .S(oh_fu_152[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_23 
       (.CI(\rev134_reg_2910_reg[0]_i_33_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_23_n_0 ,\rev134_reg_2910_reg[0]_i_23_n_1 ,\rev134_reg_2910_reg[0]_i_23_n_2 ,\rev134_reg_2910_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rev134_reg_2910_reg[0]_i_23_n_4 ,\rev134_reg_2910_reg[0]_i_23_n_5 ,\rev134_reg_2910_reg[0]_i_23_n_6 ,\rev134_reg_2910_reg[0]_i_23_n_7 }),
        .S(oh_fu_152[24:21]));
  CARRY4 \rev134_reg_2910_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\rev134_reg_2910_reg[0]_i_24_n_0 ,\rev134_reg_2910_reg[0]_i_24_n_1 ,\rev134_reg_2910_reg[0]_i_24_n_2 ,\rev134_reg_2910_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev134_reg_2910[0]_i_35_n_0 ,\rev134_reg_2910[0]_i_36_n_0 ,\rev134_reg_2910[0]_i_37_n_0 ,\rev134_reg_2910[0]_i_38_n_0 }),
        .O(\NLW_rev134_reg_2910_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\rev134_reg_2910[0]_i_39_n_0 ,\rev134_reg_2910[0]_i_40_n_0 ,\rev134_reg_2910[0]_i_41_n_0 ,\rev134_reg_2910[0]_i_42_n_0 }));
  CARRY4 \rev134_reg_2910_reg[0]_i_3 
       (.CI(\rev134_reg_2910_reg[0]_i_12_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_3_n_0 ,\rev134_reg_2910_reg[0]_i_3_n_1 ,\rev134_reg_2910_reg[0]_i_3_n_2 ,\rev134_reg_2910_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev134_reg_2910[0]_i_13_n_0 ,\rev134_reg_2910[0]_i_14_n_0 ,\rev134_reg_2910[0]_i_15_n_0 ,\rev134_reg_2910[0]_i_16_n_0 }),
        .O(\NLW_rev134_reg_2910_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\rev134_reg_2910[0]_i_17_n_0 ,\rev134_reg_2910[0]_i_18_n_0 ,\rev134_reg_2910[0]_i_19_n_0 ,\rev134_reg_2910[0]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_33 
       (.CI(\rev134_reg_2910_reg[0]_i_34_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_33_n_0 ,\rev134_reg_2910_reg[0]_i_33_n_1 ,\rev134_reg_2910_reg[0]_i_33_n_2 ,\rev134_reg_2910_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rev134_reg_2910_reg[0]_i_33_n_4 ,\rev134_reg_2910_reg[0]_i_33_n_5 ,\rev134_reg_2910_reg[0]_i_33_n_6 ,\rev134_reg_2910_reg[0]_i_33_n_7 }),
        .S(oh_fu_152[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_34 
       (.CI(\rev134_reg_2910_reg[0]_i_43_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_34_n_0 ,\rev134_reg_2910_reg[0]_i_34_n_1 ,\rev134_reg_2910_reg[0]_i_34_n_2 ,\rev134_reg_2910_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rev134_reg_2910_reg[0]_i_34_n_4 ,\rev134_reg_2910_reg[0]_i_34_n_5 ,\rev134_reg_2910_reg[0]_i_34_n_6 ,\rev134_reg_2910_reg[0]_i_34_n_7 }),
        .S(oh_fu_152[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_43 
       (.CI(\rev134_reg_2910_reg[0]_i_44_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_43_n_0 ,\rev134_reg_2910_reg[0]_i_43_n_1 ,\rev134_reg_2910_reg[0]_i_43_n_2 ,\rev134_reg_2910_reg[0]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rev134_reg_2910_reg[0]_i_43_n_4 ,\rev134_reg_2910_reg[0]_i_43_n_5 ,\rev134_reg_2910_reg[0]_i_43_n_6 ,\rev134_reg_2910_reg[0]_i_43_n_7 }),
        .S(oh_fu_152[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_44 
       (.CI(\rev134_reg_2910_reg[0]_i_45_n_0 ),
        .CO({\rev134_reg_2910_reg[0]_i_44_n_0 ,\rev134_reg_2910_reg[0]_i_44_n_1 ,\rev134_reg_2910_reg[0]_i_44_n_2 ,\rev134_reg_2910_reg[0]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rev134_reg_2910_reg[0]_i_44_n_4 ,\rev134_reg_2910_reg[0]_i_44_n_5 ,\rev134_reg_2910_reg[0]_i_44_n_6 ,\rev134_reg_2910_reg[0]_i_44_n_7 }),
        .S(oh_fu_152[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rev134_reg_2910_reg[0]_i_45 
       (.CI(1'b0),
        .CO({\rev134_reg_2910_reg[0]_i_45_n_0 ,\rev134_reg_2910_reg[0]_i_45_n_1 ,\rev134_reg_2910_reg[0]_i_45_n_2 ,\rev134_reg_2910_reg[0]_i_45_n_3 }),
        .CYINIT(oh_fu_152[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rev134_reg_2910_reg[0]_i_45_n_4 ,\rev134_reg_2910_reg[0]_i_45_n_5 ,\rev134_reg_2910_reg[0]_i_45_n_6 ,\rev134_reg_2910_reg[0]_i_45_n_7 }),
        .S(oh_fu_152[4:1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_10 
       (.I0(\iw_reg_3092_reg[28]_i_1_n_5 ),
        .I1(width_read_reg_2818[27]),
        .I2(\iw_reg_3092_reg[28]_i_1_n_6 ),
        .I3(width_read_reg_2818[26]),
        .O(\rev138_reg_3097[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_11 
       (.I0(\iw_reg_3092_reg[28]_i_1_n_7 ),
        .I1(width_read_reg_2818[25]),
        .I2(\iw_reg_3092_reg[24]_i_1_n_4 ),
        .I3(width_read_reg_2818[24]),
        .O(\rev138_reg_3097[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_13 
       (.I0(width_read_reg_2818[23]),
        .I1(\iw_reg_3092_reg[24]_i_1_n_5 ),
        .I2(width_read_reg_2818[22]),
        .I3(\iw_reg_3092_reg[24]_i_1_n_6 ),
        .O(\rev138_reg_3097[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_14 
       (.I0(width_read_reg_2818[21]),
        .I1(\iw_reg_3092_reg[24]_i_1_n_7 ),
        .I2(width_read_reg_2818[20]),
        .I3(\iw_reg_3092_reg[20]_i_1_n_4 ),
        .O(\rev138_reg_3097[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_15 
       (.I0(width_read_reg_2818[19]),
        .I1(\iw_reg_3092_reg[20]_i_1_n_5 ),
        .I2(width_read_reg_2818[18]),
        .I3(\iw_reg_3092_reg[20]_i_1_n_6 ),
        .O(\rev138_reg_3097[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_16 
       (.I0(width_read_reg_2818[17]),
        .I1(\iw_reg_3092_reg[20]_i_1_n_7 ),
        .I2(width_read_reg_2818[16]),
        .I3(\iw_reg_3092_reg[16]_i_1_n_4 ),
        .O(\rev138_reg_3097[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_17 
       (.I0(\iw_reg_3092_reg[24]_i_1_n_5 ),
        .I1(width_read_reg_2818[23]),
        .I2(\iw_reg_3092_reg[24]_i_1_n_6 ),
        .I3(width_read_reg_2818[22]),
        .O(\rev138_reg_3097[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_18 
       (.I0(\iw_reg_3092_reg[24]_i_1_n_7 ),
        .I1(width_read_reg_2818[21]),
        .I2(\iw_reg_3092_reg[20]_i_1_n_4 ),
        .I3(width_read_reg_2818[20]),
        .O(\rev138_reg_3097[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_19 
       (.I0(\iw_reg_3092_reg[20]_i_1_n_5 ),
        .I1(width_read_reg_2818[19]),
        .I2(\iw_reg_3092_reg[20]_i_1_n_6 ),
        .I3(width_read_reg_2818[18]),
        .O(\rev138_reg_3097[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_20 
       (.I0(\iw_reg_3092_reg[20]_i_1_n_7 ),
        .I1(width_read_reg_2818[17]),
        .I2(\iw_reg_3092_reg[16]_i_1_n_4 ),
        .I3(width_read_reg_2818[16]),
        .O(\rev138_reg_3097[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_22 
       (.I0(width_read_reg_2818[15]),
        .I1(\iw_reg_3092_reg[16]_i_1_n_5 ),
        .I2(width_read_reg_2818[14]),
        .I3(\iw_reg_3092_reg[16]_i_1_n_6 ),
        .O(\rev138_reg_3097[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_23 
       (.I0(width_read_reg_2818[13]),
        .I1(\iw_reg_3092_reg[16]_i_1_n_7 ),
        .I2(width_read_reg_2818[12]),
        .I3(\iw_reg_3092_reg[12]_i_1_n_4 ),
        .O(\rev138_reg_3097[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_24 
       (.I0(width_read_reg_2818[11]),
        .I1(\iw_reg_3092_reg[12]_i_1_n_5 ),
        .I2(width_read_reg_2818[10]),
        .I3(\iw_reg_3092_reg[12]_i_1_n_6 ),
        .O(\rev138_reg_3097[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_25 
       (.I0(width_read_reg_2818[9]),
        .I1(\iw_reg_3092_reg[12]_i_1_n_7 ),
        .I2(width_read_reg_2818[8]),
        .I3(\iw_reg_3092_reg[8]_i_1_n_4 ),
        .O(\rev138_reg_3097[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_26 
       (.I0(\iw_reg_3092_reg[16]_i_1_n_5 ),
        .I1(width_read_reg_2818[15]),
        .I2(\iw_reg_3092_reg[16]_i_1_n_6 ),
        .I3(width_read_reg_2818[14]),
        .O(\rev138_reg_3097[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_27 
       (.I0(\iw_reg_3092_reg[16]_i_1_n_7 ),
        .I1(width_read_reg_2818[13]),
        .I2(\iw_reg_3092_reg[12]_i_1_n_4 ),
        .I3(width_read_reg_2818[12]),
        .O(\rev138_reg_3097[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_28 
       (.I0(\iw_reg_3092_reg[12]_i_1_n_5 ),
        .I1(width_read_reg_2818[11]),
        .I2(\iw_reg_3092_reg[12]_i_1_n_6 ),
        .I3(width_read_reg_2818[10]),
        .O(\rev138_reg_3097[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_29 
       (.I0(\iw_reg_3092_reg[12]_i_1_n_7 ),
        .I1(width_read_reg_2818[9]),
        .I2(\iw_reg_3092_reg[8]_i_1_n_4 ),
        .I3(width_read_reg_2818[8]),
        .O(\rev138_reg_3097[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_30 
       (.I0(width_read_reg_2818[7]),
        .I1(\iw_reg_3092_reg[8]_i_1_n_5 ),
        .I2(width_read_reg_2818[6]),
        .I3(\iw_reg_3092_reg[8]_i_1_n_6 ),
        .O(\rev138_reg_3097[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_31 
       (.I0(width_read_reg_2818[5]),
        .I1(\iw_reg_3092_reg[8]_i_1_n_7 ),
        .I2(width_read_reg_2818[4]),
        .I3(\iw_reg_3092_reg[4]_i_1_n_4 ),
        .O(\rev138_reg_3097[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_32 
       (.I0(width_read_reg_2818[3]),
        .I1(\iw_reg_3092_reg[4]_i_1_n_5 ),
        .I2(width_read_reg_2818[2]),
        .I3(\iw_reg_3092_reg[4]_i_1_n_6 ),
        .O(\rev138_reg_3097[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \rev138_reg_3097[0]_i_33 
       (.I0(width_read_reg_2818[1]),
        .I1(\iw_reg_3092_reg[4]_i_1_n_7 ),
        .I2(width_read_reg_2818[0]),
        .I3(\select_ln56_reg_2964_reg_n_0_[0] ),
        .O(\rev138_reg_3097[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_34 
       (.I0(\iw_reg_3092_reg[8]_i_1_n_5 ),
        .I1(width_read_reg_2818[7]),
        .I2(\iw_reg_3092_reg[8]_i_1_n_6 ),
        .I3(width_read_reg_2818[6]),
        .O(\rev138_reg_3097[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_35 
       (.I0(\iw_reg_3092_reg[8]_i_1_n_7 ),
        .I1(width_read_reg_2818[5]),
        .I2(\iw_reg_3092_reg[4]_i_1_n_4 ),
        .I3(width_read_reg_2818[4]),
        .O(\rev138_reg_3097[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_36 
       (.I0(\iw_reg_3092_reg[4]_i_1_n_5 ),
        .I1(width_read_reg_2818[3]),
        .I2(\iw_reg_3092_reg[4]_i_1_n_6 ),
        .I3(width_read_reg_2818[2]),
        .O(\rev138_reg_3097[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \rev138_reg_3097[0]_i_37 
       (.I0(width_read_reg_2818[0]),
        .I1(\select_ln56_reg_2964_reg_n_0_[0] ),
        .I2(\iw_reg_3092_reg[4]_i_1_n_7 ),
        .I3(width_read_reg_2818[1]),
        .O(\rev138_reg_3097[0]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rev138_reg_3097[0]_i_4 
       (.I0(width_read_reg_2818[31]),
        .I1(width_read_reg_2818[30]),
        .I2(\iw_reg_3092_reg[30]_i_2_n_6 ),
        .O(\rev138_reg_3097[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_5 
       (.I0(width_read_reg_2818[29]),
        .I1(\iw_reg_3092_reg[30]_i_2_n_7 ),
        .I2(width_read_reg_2818[28]),
        .I3(\iw_reg_3092_reg[28]_i_1_n_4 ),
        .O(\rev138_reg_3097[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_6 
       (.I0(width_read_reg_2818[27]),
        .I1(\iw_reg_3092_reg[28]_i_1_n_5 ),
        .I2(width_read_reg_2818[26]),
        .I3(\iw_reg_3092_reg[28]_i_1_n_6 ),
        .O(\rev138_reg_3097[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rev138_reg_3097[0]_i_7 
       (.I0(width_read_reg_2818[25]),
        .I1(\iw_reg_3092_reg[28]_i_1_n_7 ),
        .I2(width_read_reg_2818[24]),
        .I3(\iw_reg_3092_reg[24]_i_1_n_4 ),
        .O(\rev138_reg_3097[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \rev138_reg_3097[0]_i_8 
       (.I0(\iw_reg_3092_reg[30]_i_2_n_6 ),
        .I1(width_read_reg_2818[30]),
        .I2(width_read_reg_2818[31]),
        .O(\rev138_reg_3097[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rev138_reg_3097[0]_i_9 
       (.I0(\iw_reg_3092_reg[30]_i_2_n_7 ),
        .I1(width_read_reg_2818[29]),
        .I2(\iw_reg_3092_reg[28]_i_1_n_4 ),
        .I3(width_read_reg_2818[28]),
        .O(\rev138_reg_3097[0]_i_9_n_0 ));
  FDRE \rev138_reg_3097_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(rev138_fu_1267_p2),
        .Q(rev138_reg_3097),
        .R(1'b0));
  CARRY4 \rev138_reg_3097_reg[0]_i_1 
       (.CI(slt137_fu_1262_p2),
        .CO(\NLW_rev138_reg_3097_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rev138_reg_3097_reg[0]_i_1_O_UNCONNECTED [3:1],rev138_fu_1267_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \rev138_reg_3097_reg[0]_i_12 
       (.CI(\rev138_reg_3097_reg[0]_i_21_n_0 ),
        .CO({\rev138_reg_3097_reg[0]_i_12_n_0 ,\rev138_reg_3097_reg[0]_i_12_n_1 ,\rev138_reg_3097_reg[0]_i_12_n_2 ,\rev138_reg_3097_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev138_reg_3097[0]_i_22_n_0 ,\rev138_reg_3097[0]_i_23_n_0 ,\rev138_reg_3097[0]_i_24_n_0 ,\rev138_reg_3097[0]_i_25_n_0 }),
        .O(\NLW_rev138_reg_3097_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\rev138_reg_3097[0]_i_26_n_0 ,\rev138_reg_3097[0]_i_27_n_0 ,\rev138_reg_3097[0]_i_28_n_0 ,\rev138_reg_3097[0]_i_29_n_0 }));
  CARRY4 \rev138_reg_3097_reg[0]_i_2 
       (.CI(\rev138_reg_3097_reg[0]_i_3_n_0 ),
        .CO({slt137_fu_1262_p2,\rev138_reg_3097_reg[0]_i_2_n_1 ,\rev138_reg_3097_reg[0]_i_2_n_2 ,\rev138_reg_3097_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev138_reg_3097[0]_i_4_n_0 ,\rev138_reg_3097[0]_i_5_n_0 ,\rev138_reg_3097[0]_i_6_n_0 ,\rev138_reg_3097[0]_i_7_n_0 }),
        .O(\NLW_rev138_reg_3097_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\rev138_reg_3097[0]_i_8_n_0 ,\rev138_reg_3097[0]_i_9_n_0 ,\rev138_reg_3097[0]_i_10_n_0 ,\rev138_reg_3097[0]_i_11_n_0 }));
  CARRY4 \rev138_reg_3097_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\rev138_reg_3097_reg[0]_i_21_n_0 ,\rev138_reg_3097_reg[0]_i_21_n_1 ,\rev138_reg_3097_reg[0]_i_21_n_2 ,\rev138_reg_3097_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev138_reg_3097[0]_i_30_n_0 ,\rev138_reg_3097[0]_i_31_n_0 ,\rev138_reg_3097[0]_i_32_n_0 ,\rev138_reg_3097[0]_i_33_n_0 }),
        .O(\NLW_rev138_reg_3097_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\rev138_reg_3097[0]_i_34_n_0 ,\rev138_reg_3097[0]_i_35_n_0 ,\rev138_reg_3097[0]_i_36_n_0 ,\rev138_reg_3097[0]_i_37_n_0 }));
  CARRY4 \rev138_reg_3097_reg[0]_i_3 
       (.CI(\rev138_reg_3097_reg[0]_i_12_n_0 ),
        .CO({\rev138_reg_3097_reg[0]_i_3_n_0 ,\rev138_reg_3097_reg[0]_i_3_n_1 ,\rev138_reg_3097_reg[0]_i_3_n_2 ,\rev138_reg_3097_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\rev138_reg_3097[0]_i_13_n_0 ,\rev138_reg_3097[0]_i_14_n_0 ,\rev138_reg_3097[0]_i_15_n_0 ,\rev138_reg_3097[0]_i_16_n_0 }),
        .O(\NLW_rev138_reg_3097_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\rev138_reg_3097[0]_i_17_n_0 ,\rev138_reg_3097[0]_i_18_n_0 ,\rev138_reg_3097[0]_i_19_n_0 ,\rev138_reg_3097[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[16]_i_1 
       (.I0(\^bias_Addr_B [17]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[16]),
        .O(\select_ln52_2_reg_2934[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[17]_i_1 
       (.I0(\^bias_Addr_B [18]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[17]),
        .O(\select_ln52_2_reg_2934[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[18]_i_1 
       (.I0(\^bias_Addr_B [19]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[18]),
        .O(\select_ln52_2_reg_2934[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[19]_i_1 
       (.I0(\^bias_Addr_B [20]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[19]),
        .O(\select_ln52_2_reg_2934[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[20]_i_1 
       (.I0(\^bias_Addr_B [21]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[20]),
        .O(\select_ln52_2_reg_2934[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[21]_i_1 
       (.I0(\^bias_Addr_B [22]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[21]),
        .O(\select_ln52_2_reg_2934[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[22]_i_1 
       (.I0(\^bias_Addr_B [23]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[22]),
        .O(\select_ln52_2_reg_2934[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[23]_i_1 
       (.I0(\^bias_Addr_B [24]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[23]),
        .O(\select_ln52_2_reg_2934[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[24]_i_1 
       (.I0(\^bias_Addr_B [25]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[24]),
        .O(\select_ln52_2_reg_2934[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[25]_i_1 
       (.I0(\^bias_Addr_B [26]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[25]),
        .O(\select_ln52_2_reg_2934[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[26]_i_1 
       (.I0(\^bias_Addr_B [27]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[26]),
        .O(\select_ln52_2_reg_2934[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[27]_i_1 
       (.I0(\^bias_Addr_B [28]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[27]),
        .O(\select_ln52_2_reg_2934[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[28]_i_1 
       (.I0(\^bias_Addr_B [29]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[28]),
        .O(\select_ln52_2_reg_2934[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[29]_i_1 
       (.I0(\^bias_Addr_B [30]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[29]),
        .O(\select_ln52_2_reg_2934[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[30]_i_1 
       (.I0(\^bias_Addr_B [31]),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(oc_fu_160[30]),
        .O(\select_ln52_2_reg_2934[30]_i_1_n_0 ));
  FDRE \select_ln52_2_reg_2934_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_31),
        .Q(select_ln52_2_reg_2934[0]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_21),
        .Q(select_ln52_2_reg_2934[10]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_20),
        .Q(select_ln52_2_reg_2934[11]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_19),
        .Q(select_ln52_2_reg_2934[12]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_18),
        .Q(select_ln52_2_reg_2934[13]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_17),
        .Q(select_ln52_2_reg_2934[14]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_16),
        .Q(select_ln52_2_reg_2934[15]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[16]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[16]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[17]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[17]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[18]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[18]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[19]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[19]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_30),
        .Q(select_ln52_2_reg_2934[1]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[20]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[20]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[21]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[21]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[22]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[22]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[23]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[23]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[24]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[24]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[25]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[25]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[26]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[26]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[27]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[27]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[28]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[28]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[29]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[29]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_29),
        .Q(select_ln52_2_reg_2934[2]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_2_reg_2934[30]_i_1_n_0 ),
        .Q(select_ln52_2_reg_2934[30]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_28),
        .Q(select_ln52_2_reg_2934[3]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_27),
        .Q(select_ln52_2_reg_2934[4]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_26),
        .Q(select_ln52_2_reg_2934[5]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_25),
        .Q(select_ln52_2_reg_2934[6]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_24),
        .Q(select_ln52_2_reg_2934[7]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_23),
        .Q(select_ln52_2_reg_2934[8]),
        .R(1'b0));
  FDRE \select_ln52_2_reg_2934_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(mul_mul_16s_16s_16_4_1_U3_n_22),
        .Q(select_ln52_2_reg_2934[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_6_reg_2949[0]_i_1 
       (.I0(exitcond21410_mid138_reg_2874),
        .I1(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I2(exitcond21410_fu_747_p2),
        .O(\select_ln52_6_reg_2949[0]_i_1_n_0 ));
  FDRE \select_ln52_6_reg_2949_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(\select_ln52_6_reg_2949[0]_i_1_n_0 ),
        .Q(select_ln52_6_reg_2949),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_1_reg_2970[0]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(ret_V_reg_2895[0]),
        .I2(bias_Dout_B[8]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[8]),
        .O(select_ln56_1_fu_896_p3[0]));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_1_reg_2970[1]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(ret_V_reg_2895[1]),
        .I2(bias_Dout_B[9]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[9]),
        .O(select_ln56_1_fu_896_p3[1]));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_1_reg_2970[2]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(ret_V_reg_2895[2]),
        .I2(bias_Dout_B[10]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[10]),
        .O(select_ln56_1_fu_896_p3[2]));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_1_reg_2970[3]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(ret_V_reg_2895[3]),
        .I2(bias_Dout_B[11]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[11]),
        .O(select_ln56_1_fu_896_p3[3]));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_1_reg_2970[4]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(ret_V_reg_2895[4]),
        .I2(bias_Dout_B[12]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[12]),
        .O(select_ln56_1_fu_896_p3[4]));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_1_reg_2970[5]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(ret_V_reg_2895[5]),
        .I2(bias_Dout_B[13]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[13]),
        .O(select_ln56_1_fu_896_p3[5]));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_1_reg_2970[6]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(ret_V_reg_2895[6]),
        .I2(bias_Dout_B[14]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[14]),
        .O(select_ln56_1_fu_896_p3[6]));
  FDRE \select_ln56_1_reg_2970_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_1_fu_896_p3[0]),
        .Q(select_ln56_1_reg_2970[0]),
        .R(1'b0));
  FDRE \select_ln56_1_reg_2970_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_1_fu_896_p3[1]),
        .Q(select_ln56_1_reg_2970[1]),
        .R(1'b0));
  FDRE \select_ln56_1_reg_2970_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_1_fu_896_p3[2]),
        .Q(select_ln56_1_reg_2970[2]),
        .R(1'b0));
  FDRE \select_ln56_1_reg_2970_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_1_fu_896_p3[3]),
        .Q(select_ln56_1_reg_2970[3]),
        .R(1'b0));
  FDRE \select_ln56_1_reg_2970_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_1_fu_896_p3[4]),
        .Q(select_ln56_1_reg_2970[4]),
        .R(1'b0));
  FDRE \select_ln56_1_reg_2970_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_1_fu_896_p3[5]),
        .Q(select_ln56_1_reg_2970[5]),
        .R(1'b0));
  FDRE \select_ln56_1_reg_2970_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_1_fu_896_p3[6]),
        .Q(select_ln56_1_reg_2970[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE4FFE400)) 
    \select_ln56_2_reg_2977[0]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(p_Result_s_reg_2900),
        .I2(bias_Dout_B[15]),
        .I3(select_ln52_6_reg_2949),
        .I4(bias_Dout_A[15]),
        .O(select_ln56_2_fu_903_p3));
  FDRE \select_ln56_2_reg_2977_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_2_fu_903_p3),
        .Q(select_ln56_2_reg_2977),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \select_ln56_3_reg_2982[0]_i_1 
       (.I0(select_ln52_6_reg_2949),
        .I1(icmp_ln56_reg_2923),
        .I2(\cmp23_not_reg_2905_reg_n_0_[0] ),
        .I3(\select_ln56_3_reg_2982[0]_i_2_n_0 ),
        .I4(\select_ln56_3_reg_2982[0]_i_3_n_0 ),
        .O(select_ln56_3_fu_916_p3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln56_3_reg_2982[0]_i_2 
       (.I0(add_ln56_fu_862_p2[27]),
        .I1(add_ln56_fu_862_p2[28]),
        .I2(add_ln56_fu_862_p2[25]),
        .I3(add_ln56_fu_862_p2[26]),
        .I4(add_ln56_fu_862_p2[30]),
        .I5(add_ln56_fu_862_p2[29]),
        .O(\select_ln56_3_reg_2982[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \select_ln56_3_reg_2982[0]_i_3 
       (.I0(\select_ln56_3_reg_2982[0]_i_4_n_0 ),
        .I1(\select_ln56_3_reg_2982[0]_i_5_n_0 ),
        .I2(\select_ln56_3_reg_2982[0]_i_6_n_0 ),
        .I3(\select_ln56_3_reg_2982[0]_i_7_n_0 ),
        .I4(add_ln56_fu_862_p2__0),
        .I5(select_ln52_6_reg_2949),
        .O(\select_ln56_3_reg_2982[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln56_3_reg_2982[0]_i_4 
       (.I0(add_ln56_fu_862_p2[21]),
        .I1(add_ln56_fu_862_p2[22]),
        .I2(add_ln56_fu_862_p2[19]),
        .I3(add_ln56_fu_862_p2[20]),
        .I4(add_ln56_fu_862_p2[24]),
        .I5(add_ln56_fu_862_p2[23]),
        .O(\select_ln56_3_reg_2982[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln56_3_reg_2982[0]_i_5 
       (.I0(add_ln56_fu_862_p2[15]),
        .I1(add_ln56_fu_862_p2[16]),
        .I2(add_ln56_fu_862_p2[13]),
        .I3(add_ln56_fu_862_p2[14]),
        .I4(add_ln56_fu_862_p2[18]),
        .I5(add_ln56_fu_862_p2[17]),
        .O(\select_ln56_3_reg_2982[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln56_3_reg_2982[0]_i_6 
       (.I0(add_ln56_fu_862_p2[9]),
        .I1(add_ln56_fu_862_p2[10]),
        .I2(add_ln56_fu_862_p2[7]),
        .I3(add_ln56_fu_862_p2[8]),
        .I4(add_ln56_fu_862_p2[12]),
        .I5(add_ln56_fu_862_p2[11]),
        .O(\select_ln56_3_reg_2982[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln56_3_reg_2982[0]_i_7 
       (.I0(add_ln56_fu_862_p2[3]),
        .I1(add_ln56_fu_862_p2[4]),
        .I2(add_ln56_fu_862_p2[1]),
        .I3(add_ln56_fu_862_p2[2]),
        .I4(add_ln56_fu_862_p2[6]),
        .I5(add_ln56_fu_862_p2[5]),
        .O(\select_ln56_3_reg_2982[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln56_3_reg_2982[0]_i_8 
       (.I0(icmp_ln56_reg_2923),
        .I1(oh_fu_152[0]),
        .O(add_ln56_fu_862_p2__0));
  FDRE \select_ln56_3_reg_2982_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_3_fu_916_p3),
        .Q(select_ln56_3_reg_2982),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hE400E4FF)) 
    \select_ln56_4_reg_2988[0]_i_1 
       (.I0(icmp_ln56_reg_2923),
        .I1(rev134_reg_2910),
        .I2(icmp_reg_2838),
        .I3(select_ln52_6_reg_2949),
        .I4(slt135_fu_923_p2),
        .O(select_ln56_4_fu_934_p3));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_10 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_22_n_4 ),
        .I1(height_read_reg_2826[27]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_22_n_5 ),
        .I3(height_read_reg_2826[26]),
        .O(\select_ln56_4_reg_2988[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_11 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_22_n_6 ),
        .I1(height_read_reg_2826[25]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_22_n_7 ),
        .I3(height_read_reg_2826[24]),
        .O(\select_ln56_4_reg_2988[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_13 
       (.I0(height_read_reg_2826[23]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_32_n_4 ),
        .I2(height_read_reg_2826[22]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_32_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_14 
       (.I0(height_read_reg_2826[21]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_32_n_6 ),
        .I2(height_read_reg_2826[20]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_32_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_15 
       (.I0(height_read_reg_2826[19]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_33_n_4 ),
        .I2(height_read_reg_2826[18]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_33_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_16 
       (.I0(height_read_reg_2826[17]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_33_n_6 ),
        .I2(height_read_reg_2826[16]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_33_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_17 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_32_n_4 ),
        .I1(height_read_reg_2826[23]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_32_n_5 ),
        .I3(height_read_reg_2826[22]),
        .O(\select_ln56_4_reg_2988[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_18 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_32_n_6 ),
        .I1(height_read_reg_2826[21]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_32_n_7 ),
        .I3(height_read_reg_2826[20]),
        .O(\select_ln56_4_reg_2988[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_19 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_33_n_4 ),
        .I1(height_read_reg_2826[19]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_33_n_5 ),
        .I3(height_read_reg_2826[18]),
        .O(\select_ln56_4_reg_2988[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_20 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_33_n_6 ),
        .I1(height_read_reg_2826[17]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_33_n_7 ),
        .I3(height_read_reg_2826[16]),
        .O(\select_ln56_4_reg_2988[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_24 
       (.I0(height_read_reg_2826[15]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_49_n_4 ),
        .I2(height_read_reg_2826[14]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_49_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_25 
       (.I0(height_read_reg_2826[13]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_49_n_6 ),
        .I2(height_read_reg_2826[12]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_49_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_26 
       (.I0(height_read_reg_2826[11]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_50_n_4 ),
        .I2(height_read_reg_2826[10]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_50_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_27 
       (.I0(height_read_reg_2826[9]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_50_n_6 ),
        .I2(height_read_reg_2826[8]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_50_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_28 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_49_n_4 ),
        .I1(height_read_reg_2826[15]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_49_n_5 ),
        .I3(height_read_reg_2826[14]),
        .O(\select_ln56_4_reg_2988[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_29 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_49_n_6 ),
        .I1(height_read_reg_2826[13]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_49_n_7 ),
        .I3(height_read_reg_2826[12]),
        .O(\select_ln56_4_reg_2988[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_30 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_50_n_4 ),
        .I1(height_read_reg_2826[11]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_50_n_5 ),
        .I3(height_read_reg_2826[10]),
        .O(\select_ln56_4_reg_2988[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_31 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_50_n_6 ),
        .I1(height_read_reg_2826[9]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_50_n_7 ),
        .I3(height_read_reg_2826[8]),
        .O(\select_ln56_4_reg_2988[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_34 
       (.I0(oh_fu_152[30]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_35 
       (.I0(oh_fu_152[29]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_36 
       (.I0(oh_fu_152[28]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_37 
       (.I0(oh_fu_152[27]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_38 
       (.I0(oh_fu_152[26]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_39 
       (.I0(oh_fu_152[25]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[25]));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln56_4_reg_2988[0]_i_4 
       (.I0(height_read_reg_2826[31]),
        .I1(height_read_reg_2826[30]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_21_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_40 
       (.I0(oh_fu_152[24]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[24]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_41 
       (.I0(height_read_reg_2826[7]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_59_n_4 ),
        .I2(height_read_reg_2826[6]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_59_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_42 
       (.I0(height_read_reg_2826[5]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_59_n_6 ),
        .I2(height_read_reg_2826[4]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_59_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_43 
       (.I0(height_read_reg_2826[3]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_60_n_4 ),
        .I2(height_read_reg_2826[2]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_60_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_44 
       (.I0(height_read_reg_2826[1]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_60_n_6 ),
        .I2(height_read_reg_2826[0]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_60_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_45 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_59_n_4 ),
        .I1(height_read_reg_2826[7]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_59_n_5 ),
        .I3(height_read_reg_2826[6]),
        .O(\select_ln56_4_reg_2988[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_46 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_59_n_6 ),
        .I1(height_read_reg_2826[5]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_59_n_7 ),
        .I3(height_read_reg_2826[4]),
        .O(\select_ln56_4_reg_2988[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_47 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_60_n_4 ),
        .I1(height_read_reg_2826[3]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_60_n_5 ),
        .I3(height_read_reg_2826[2]),
        .O(\select_ln56_4_reg_2988[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_48 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_60_n_6 ),
        .I1(height_read_reg_2826[1]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_60_n_7 ),
        .I3(height_read_reg_2826[0]),
        .O(\select_ln56_4_reg_2988[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_5 
       (.I0(height_read_reg_2826[29]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_21_n_6 ),
        .I2(height_read_reg_2826[28]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_21_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_51 
       (.I0(oh_fu_152[23]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_52 
       (.I0(oh_fu_152[22]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_53 
       (.I0(oh_fu_152[21]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_54 
       (.I0(oh_fu_152[20]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_55 
       (.I0(oh_fu_152[19]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_56 
       (.I0(oh_fu_152[18]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_57 
       (.I0(oh_fu_152[17]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_58 
       (.I0(oh_fu_152[16]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[16]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_6 
       (.I0(height_read_reg_2826[27]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_22_n_4 ),
        .I2(height_read_reg_2826[26]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_22_n_5 ),
        .O(\select_ln56_4_reg_2988[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_61 
       (.I0(oh_fu_152[15]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_62 
       (.I0(oh_fu_152[14]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_63 
       (.I0(oh_fu_152[13]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_64 
       (.I0(oh_fu_152[12]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_65 
       (.I0(oh_fu_152[11]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_66 
       (.I0(oh_fu_152[10]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_67 
       (.I0(oh_fu_152[9]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_68 
       (.I0(oh_fu_152[8]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_69 
       (.I0(oh_fu_152[7]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_4_reg_2988[0]_i_7 
       (.I0(height_read_reg_2826[25]),
        .I1(\select_ln56_4_reg_2988_reg[0]_i_22_n_6 ),
        .I2(height_read_reg_2826[24]),
        .I3(\select_ln56_4_reg_2988_reg[0]_i_22_n_7 ),
        .O(\select_ln56_4_reg_2988[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_70 
       (.I0(oh_fu_152[6]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_71 
       (.I0(oh_fu_152[5]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_72 
       (.I0(oh_fu_152[4]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_73 
       (.I0(oh_fu_152[1]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_74 
       (.I0(oh_fu_152[3]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_75 
       (.I0(oh_fu_152[2]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln56_4_reg_2988[0]_i_76 
       (.I0(icmp_ln56_reg_2923),
        .I1(oh_fu_152[1]),
        .O(\select_ln56_4_reg_2988[0]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_4_reg_2988[0]_i_77 
       (.I0(oh_fu_152[0]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_4_reg_2988[0]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \select_ln56_4_reg_2988[0]_i_8 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_21_n_5 ),
        .I1(height_read_reg_2826[30]),
        .I2(height_read_reg_2826[31]),
        .O(\select_ln56_4_reg_2988[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_4_reg_2988[0]_i_9 
       (.I0(\select_ln56_4_reg_2988_reg[0]_i_21_n_6 ),
        .I1(height_read_reg_2826[29]),
        .I2(\select_ln56_4_reg_2988_reg[0]_i_21_n_7 ),
        .I3(height_read_reg_2826[28]),
        .O(\select_ln56_4_reg_2988[0]_i_9_n_0 ));
  FDRE \select_ln56_4_reg_2988_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_4_fu_934_p3),
        .Q(select_ln56_4_reg_2988),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_12 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_23_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_12_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_12_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_12_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_4_reg_2988[0]_i_24_n_0 ,\select_ln56_4_reg_2988[0]_i_25_n_0 ,\select_ln56_4_reg_2988[0]_i_26_n_0 ,\select_ln56_4_reg_2988[0]_i_27_n_0 }),
        .O(\NLW_select_ln56_4_reg_2988_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\select_ln56_4_reg_2988[0]_i_28_n_0 ,\select_ln56_4_reg_2988[0]_i_29_n_0 ,\select_ln56_4_reg_2988[0]_i_30_n_0 ,\select_ln56_4_reg_2988[0]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_2 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_3_n_0 ),
        .CO({slt135_fu_923_p2,\select_ln56_4_reg_2988_reg[0]_i_2_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_2_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_4_reg_2988[0]_i_4_n_0 ,\select_ln56_4_reg_2988[0]_i_5_n_0 ,\select_ln56_4_reg_2988[0]_i_6_n_0 ,\select_ln56_4_reg_2988[0]_i_7_n_0 }),
        .O(\NLW_select_ln56_4_reg_2988_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\select_ln56_4_reg_2988[0]_i_8_n_0 ,\select_ln56_4_reg_2988[0]_i_9_n_0 ,\select_ln56_4_reg_2988[0]_i_10_n_0 ,\select_ln56_4_reg_2988[0]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_21 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_22_n_0 ),
        .CO({\NLW_select_ln56_4_reg_2988_reg[0]_i_21_CO_UNCONNECTED [3:2],\select_ln56_4_reg_2988_reg[0]_i_21_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln56_4_reg_2988_reg[0]_i_21_O_UNCONNECTED [3],\select_ln56_4_reg_2988_reg[0]_i_21_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_21_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_21_n_7 }),
        .S({1'b0,select_ln52_fu_817_p3[30:28]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_22 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_32_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_22_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_22_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_22_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln56_4_reg_2988_reg[0]_i_22_n_4 ,\select_ln56_4_reg_2988_reg[0]_i_22_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_22_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_22_n_7 }),
        .S(select_ln52_fu_817_p3[27:24]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_23_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_23_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_23_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_4_reg_2988[0]_i_41_n_0 ,\select_ln56_4_reg_2988[0]_i_42_n_0 ,\select_ln56_4_reg_2988[0]_i_43_n_0 ,\select_ln56_4_reg_2988[0]_i_44_n_0 }),
        .O(\NLW_select_ln56_4_reg_2988_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\select_ln56_4_reg_2988[0]_i_45_n_0 ,\select_ln56_4_reg_2988[0]_i_46_n_0 ,\select_ln56_4_reg_2988[0]_i_47_n_0 ,\select_ln56_4_reg_2988[0]_i_48_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_3 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_12_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_3_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_3_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_3_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_4_reg_2988[0]_i_13_n_0 ,\select_ln56_4_reg_2988[0]_i_14_n_0 ,\select_ln56_4_reg_2988[0]_i_15_n_0 ,\select_ln56_4_reg_2988[0]_i_16_n_0 }),
        .O(\NLW_select_ln56_4_reg_2988_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln56_4_reg_2988[0]_i_17_n_0 ,\select_ln56_4_reg_2988[0]_i_18_n_0 ,\select_ln56_4_reg_2988[0]_i_19_n_0 ,\select_ln56_4_reg_2988[0]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_32 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_33_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_32_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_32_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_32_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln56_4_reg_2988_reg[0]_i_32_n_4 ,\select_ln56_4_reg_2988_reg[0]_i_32_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_32_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_32_n_7 }),
        .S(select_ln52_fu_817_p3[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_33 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_49_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_33_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_33_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_33_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln56_4_reg_2988_reg[0]_i_33_n_4 ,\select_ln56_4_reg_2988_reg[0]_i_33_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_33_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_33_n_7 }),
        .S(select_ln52_fu_817_p3[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_49 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_50_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_49_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_49_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_49_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln56_4_reg_2988_reg[0]_i_49_n_4 ,\select_ln56_4_reg_2988_reg[0]_i_49_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_49_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_49_n_7 }),
        .S(select_ln52_fu_817_p3[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_50 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_59_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_50_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_50_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_50_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln56_4_reg_2988_reg[0]_i_50_n_4 ,\select_ln56_4_reg_2988_reg[0]_i_50_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_50_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_50_n_7 }),
        .S(select_ln52_fu_817_p3[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_59 
       (.CI(\select_ln56_4_reg_2988_reg[0]_i_60_n_0 ),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_59_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_59_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_59_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln56_4_reg_2988_reg[0]_i_59_n_4 ,\select_ln56_4_reg_2988_reg[0]_i_59_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_59_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_59_n_7 }),
        .S(select_ln52_fu_817_p3[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_4_reg_2988_reg[0]_i_60 
       (.CI(1'b0),
        .CO({\select_ln56_4_reg_2988_reg[0]_i_60_n_0 ,\select_ln56_4_reg_2988_reg[0]_i_60_n_1 ,\select_ln56_4_reg_2988_reg[0]_i_60_n_2 ,\select_ln56_4_reg_2988_reg[0]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln52_fu_817_p3[1],1'b0}),
        .O({\select_ln56_4_reg_2988_reg[0]_i_60_n_4 ,\select_ln56_4_reg_2988_reg[0]_i_60_n_5 ,\select_ln56_4_reg_2988_reg[0]_i_60_n_6 ,\select_ln56_4_reg_2988_reg[0]_i_60_n_7 }),
        .S({select_ln52_fu_817_p3[3:2],\select_ln56_4_reg_2988[0]_i_76_n_0 ,\select_ln56_4_reg_2988[0]_i_77_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \select_ln56_5_reg_2994[0]_i_1 
       (.I0(select_ln52_6_reg_2949),
        .I1(oh_fu_152[0]),
        .I2(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[0]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[10]_i_1 
       (.I0(add_ln56_fu_862_p2[10]),
        .I1(oh_fu_152[10]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[10]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[11]_i_1 
       (.I0(add_ln56_fu_862_p2[11]),
        .I1(oh_fu_152[11]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[11]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[12]_i_1 
       (.I0(add_ln56_fu_862_p2[12]),
        .I1(oh_fu_152[12]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[12]_i_3 
       (.I0(oh_fu_152[12]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[12]_i_4 
       (.I0(oh_fu_152[11]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[12]_i_5 
       (.I0(oh_fu_152[10]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[12]_i_6 
       (.I0(oh_fu_152[9]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[13]_i_1 
       (.I0(add_ln56_fu_862_p2[13]),
        .I1(oh_fu_152[13]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[13]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[14]_i_1 
       (.I0(add_ln56_fu_862_p2[14]),
        .I1(oh_fu_152[14]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[14]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[15]_i_1 
       (.I0(add_ln56_fu_862_p2[15]),
        .I1(oh_fu_152[15]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[15]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[16]_i_1 
       (.I0(add_ln56_fu_862_p2[16]),
        .I1(oh_fu_152[16]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[16]_i_3 
       (.I0(oh_fu_152[16]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[16]_i_4 
       (.I0(oh_fu_152[15]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[16]_i_5 
       (.I0(oh_fu_152[14]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[16]_i_6 
       (.I0(oh_fu_152[13]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[17]_i_1 
       (.I0(add_ln56_fu_862_p2[17]),
        .I1(oh_fu_152[17]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[17]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[18]_i_1 
       (.I0(add_ln56_fu_862_p2[18]),
        .I1(oh_fu_152[18]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[18]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[19]_i_1 
       (.I0(add_ln56_fu_862_p2[19]),
        .I1(oh_fu_152[19]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[19]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[1]_i_1 
       (.I0(add_ln56_fu_862_p2[1]),
        .I1(oh_fu_152[1]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[1]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[20]_i_1 
       (.I0(add_ln56_fu_862_p2[20]),
        .I1(oh_fu_152[20]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[20]_i_3 
       (.I0(oh_fu_152[20]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[20]_i_4 
       (.I0(oh_fu_152[19]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[20]_i_5 
       (.I0(oh_fu_152[18]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[20]_i_6 
       (.I0(oh_fu_152[17]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[21]_i_1 
       (.I0(add_ln56_fu_862_p2[21]),
        .I1(oh_fu_152[21]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[21]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[22]_i_1 
       (.I0(add_ln56_fu_862_p2[22]),
        .I1(oh_fu_152[22]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[22]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[23]_i_1 
       (.I0(add_ln56_fu_862_p2[23]),
        .I1(oh_fu_152[23]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[23]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[24]_i_1 
       (.I0(add_ln56_fu_862_p2[24]),
        .I1(oh_fu_152[24]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[24]_i_3 
       (.I0(oh_fu_152[24]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[24]_i_4 
       (.I0(oh_fu_152[23]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[24]_i_5 
       (.I0(oh_fu_152[22]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[24]_i_6 
       (.I0(oh_fu_152[21]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[25]_i_1 
       (.I0(add_ln56_fu_862_p2[25]),
        .I1(oh_fu_152[25]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[25]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[26]_i_1 
       (.I0(add_ln56_fu_862_p2[26]),
        .I1(oh_fu_152[26]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[26]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[27]_i_1 
       (.I0(add_ln56_fu_862_p2[27]),
        .I1(oh_fu_152[27]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[27]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[28]_i_1 
       (.I0(add_ln56_fu_862_p2[28]),
        .I1(oh_fu_152[28]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[28]_i_3 
       (.I0(oh_fu_152[28]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[28]_i_4 
       (.I0(oh_fu_152[27]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[28]_i_5 
       (.I0(oh_fu_152[26]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[28]_i_6 
       (.I0(oh_fu_152[25]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[29]_i_1 
       (.I0(add_ln56_fu_862_p2[29]),
        .I1(oh_fu_152[29]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[29]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[2]_i_1 
       (.I0(add_ln56_fu_862_p2[2]),
        .I1(oh_fu_152[2]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[30]_i_1 
       (.I0(add_ln56_fu_862_p2[30]),
        .I1(oh_fu_152[30]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[30]_i_3 
       (.I0(oh_fu_152[30]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[30]_i_4 
       (.I0(oh_fu_152[29]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[3]_i_1 
       (.I0(add_ln56_fu_862_p2[3]),
        .I1(oh_fu_152[3]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[3]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[4]_i_1 
       (.I0(add_ln56_fu_862_p2[4]),
        .I1(oh_fu_152[4]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[4]_i_3 
       (.I0(oh_fu_152[0]),
        .I1(icmp_ln56_reg_2923),
        .O(select_ln52_fu_817_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[4]_i_4 
       (.I0(oh_fu_152[4]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[4]_i_5 
       (.I0(oh_fu_152[3]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[4]_i_6 
       (.I0(oh_fu_152[2]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[4]_i_7 
       (.I0(oh_fu_152[1]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[5]_i_1 
       (.I0(add_ln56_fu_862_p2[5]),
        .I1(oh_fu_152[5]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[5]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[6]_i_1 
       (.I0(add_ln56_fu_862_p2[6]),
        .I1(oh_fu_152[6]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[6]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[7]_i_1 
       (.I0(add_ln56_fu_862_p2[7]),
        .I1(oh_fu_152[7]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[7]));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[8]_i_1 
       (.I0(add_ln56_fu_862_p2[8]),
        .I1(oh_fu_152[8]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[8]_i_3 
       (.I0(oh_fu_152[8]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[8]_i_4 
       (.I0(oh_fu_152[7]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[8]_i_5 
       (.I0(oh_fu_152[6]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_5_reg_2994[8]_i_6 
       (.I0(oh_fu_152[5]),
        .I1(icmp_ln56_reg_2923),
        .O(\select_ln56_5_reg_2994[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \select_ln56_5_reg_2994[9]_i_1 
       (.I0(add_ln56_fu_862_p2[9]),
        .I1(oh_fu_152[9]),
        .I2(select_ln52_6_reg_2949),
        .I3(icmp_ln56_reg_2923),
        .O(select_ln56_5_fu_941_p3[9]));
  FDRE \select_ln56_5_reg_2994_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[0]),
        .Q(select_ln56_5_reg_2994[0]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[10]),
        .Q(select_ln56_5_reg_2994[10]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[11]),
        .Q(select_ln56_5_reg_2994[11]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[12]),
        .Q(select_ln56_5_reg_2994[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[12]_i_2 
       (.CI(\select_ln56_5_reg_2994_reg[8]_i_2_n_0 ),
        .CO({\select_ln56_5_reg_2994_reg[12]_i_2_n_0 ,\select_ln56_5_reg_2994_reg[12]_i_2_n_1 ,\select_ln56_5_reg_2994_reg[12]_i_2_n_2 ,\select_ln56_5_reg_2994_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_862_p2[12:9]),
        .S({\select_ln56_5_reg_2994[12]_i_3_n_0 ,\select_ln56_5_reg_2994[12]_i_4_n_0 ,\select_ln56_5_reg_2994[12]_i_5_n_0 ,\select_ln56_5_reg_2994[12]_i_6_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[13]),
        .Q(select_ln56_5_reg_2994[13]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[14]),
        .Q(select_ln56_5_reg_2994[14]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[15]),
        .Q(select_ln56_5_reg_2994[15]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[16]),
        .Q(select_ln56_5_reg_2994[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[16]_i_2 
       (.CI(\select_ln56_5_reg_2994_reg[12]_i_2_n_0 ),
        .CO({\select_ln56_5_reg_2994_reg[16]_i_2_n_0 ,\select_ln56_5_reg_2994_reg[16]_i_2_n_1 ,\select_ln56_5_reg_2994_reg[16]_i_2_n_2 ,\select_ln56_5_reg_2994_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_862_p2[16:13]),
        .S({\select_ln56_5_reg_2994[16]_i_3_n_0 ,\select_ln56_5_reg_2994[16]_i_4_n_0 ,\select_ln56_5_reg_2994[16]_i_5_n_0 ,\select_ln56_5_reg_2994[16]_i_6_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[17]),
        .Q(select_ln56_5_reg_2994[17]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[18]),
        .Q(select_ln56_5_reg_2994[18]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[19]),
        .Q(select_ln56_5_reg_2994[19]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[1]),
        .Q(select_ln56_5_reg_2994[1]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[20]),
        .Q(select_ln56_5_reg_2994[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[20]_i_2 
       (.CI(\select_ln56_5_reg_2994_reg[16]_i_2_n_0 ),
        .CO({\select_ln56_5_reg_2994_reg[20]_i_2_n_0 ,\select_ln56_5_reg_2994_reg[20]_i_2_n_1 ,\select_ln56_5_reg_2994_reg[20]_i_2_n_2 ,\select_ln56_5_reg_2994_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_862_p2[20:17]),
        .S({\select_ln56_5_reg_2994[20]_i_3_n_0 ,\select_ln56_5_reg_2994[20]_i_4_n_0 ,\select_ln56_5_reg_2994[20]_i_5_n_0 ,\select_ln56_5_reg_2994[20]_i_6_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[21]),
        .Q(select_ln56_5_reg_2994[21]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[22]),
        .Q(select_ln56_5_reg_2994[22]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[23]),
        .Q(select_ln56_5_reg_2994[23]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[24]),
        .Q(select_ln56_5_reg_2994[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[24]_i_2 
       (.CI(\select_ln56_5_reg_2994_reg[20]_i_2_n_0 ),
        .CO({\select_ln56_5_reg_2994_reg[24]_i_2_n_0 ,\select_ln56_5_reg_2994_reg[24]_i_2_n_1 ,\select_ln56_5_reg_2994_reg[24]_i_2_n_2 ,\select_ln56_5_reg_2994_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_862_p2[24:21]),
        .S({\select_ln56_5_reg_2994[24]_i_3_n_0 ,\select_ln56_5_reg_2994[24]_i_4_n_0 ,\select_ln56_5_reg_2994[24]_i_5_n_0 ,\select_ln56_5_reg_2994[24]_i_6_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[25]),
        .Q(select_ln56_5_reg_2994[25]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[26]),
        .Q(select_ln56_5_reg_2994[26]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[27]),
        .Q(select_ln56_5_reg_2994[27]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[28]),
        .Q(select_ln56_5_reg_2994[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[28]_i_2 
       (.CI(\select_ln56_5_reg_2994_reg[24]_i_2_n_0 ),
        .CO({\select_ln56_5_reg_2994_reg[28]_i_2_n_0 ,\select_ln56_5_reg_2994_reg[28]_i_2_n_1 ,\select_ln56_5_reg_2994_reg[28]_i_2_n_2 ,\select_ln56_5_reg_2994_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_862_p2[28:25]),
        .S({\select_ln56_5_reg_2994[28]_i_3_n_0 ,\select_ln56_5_reg_2994[28]_i_4_n_0 ,\select_ln56_5_reg_2994[28]_i_5_n_0 ,\select_ln56_5_reg_2994[28]_i_6_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[29]),
        .Q(select_ln56_5_reg_2994[29]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[2]),
        .Q(select_ln56_5_reg_2994[2]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[30]),
        .Q(select_ln56_5_reg_2994[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[30]_i_2 
       (.CI(\select_ln56_5_reg_2994_reg[28]_i_2_n_0 ),
        .CO({\NLW_select_ln56_5_reg_2994_reg[30]_i_2_CO_UNCONNECTED [3:1],\select_ln56_5_reg_2994_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln56_5_reg_2994_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln56_fu_862_p2[30:29]}),
        .S({1'b0,1'b0,\select_ln56_5_reg_2994[30]_i_3_n_0 ,\select_ln56_5_reg_2994[30]_i_4_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[3]),
        .Q(select_ln56_5_reg_2994[3]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[4]),
        .Q(select_ln56_5_reg_2994[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln56_5_reg_2994_reg[4]_i_2_n_0 ,\select_ln56_5_reg_2994_reg[4]_i_2_n_1 ,\select_ln56_5_reg_2994_reg[4]_i_2_n_2 ,\select_ln56_5_reg_2994_reg[4]_i_2_n_3 }),
        .CYINIT(select_ln52_fu_817_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_862_p2[4:1]),
        .S({\select_ln56_5_reg_2994[4]_i_4_n_0 ,\select_ln56_5_reg_2994[4]_i_5_n_0 ,\select_ln56_5_reg_2994[4]_i_6_n_0 ,\select_ln56_5_reg_2994[4]_i_7_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[5]),
        .Q(select_ln56_5_reg_2994[5]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[6]),
        .Q(select_ln56_5_reg_2994[6]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[7]),
        .Q(select_ln56_5_reg_2994[7]),
        .R(1'b0));
  FDRE \select_ln56_5_reg_2994_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[8]),
        .Q(select_ln56_5_reg_2994[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln56_5_reg_2994_reg[8]_i_2 
       (.CI(\select_ln56_5_reg_2994_reg[4]_i_2_n_0 ),
        .CO({\select_ln56_5_reg_2994_reg[8]_i_2_n_0 ,\select_ln56_5_reg_2994_reg[8]_i_2_n_1 ,\select_ln56_5_reg_2994_reg[8]_i_2_n_2 ,\select_ln56_5_reg_2994_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_862_p2[8:5]),
        .S({\select_ln56_5_reg_2994[8]_i_3_n_0 ,\select_ln56_5_reg_2994[8]_i_4_n_0 ,\select_ln56_5_reg_2994[8]_i_5_n_0 ,\select_ln56_5_reg_2994[8]_i_6_n_0 }));
  FDRE \select_ln56_5_reg_2994_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(select_ln56_5_fu_941_p3[9]),
        .Q(select_ln56_5_reg_2994[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3100)) 
    \select_ln56_reg_2964[30]_i_1 
       (.I0(exitcond21410_fu_747_p2),
        .I1(icmp_ln52_fu_752_p2),
        .I2(mul_mul_16s_16s_16_4_1_U3_n_48),
        .I3(ap_CS_fsm_state10),
        .O(select_ln56_reg_2964));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_10 
       (.I0(iw_1_fu_148[27]),
        .I1(width_read_reg_2818[27]),
        .I2(iw_1_fu_148[26]),
        .I3(width_read_reg_2818[26]),
        .O(\select_ln56_reg_2964[30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_11 
       (.I0(iw_1_fu_148[25]),
        .I1(width_read_reg_2818[25]),
        .I2(iw_1_fu_148[24]),
        .I3(width_read_reg_2818[24]),
        .O(\select_ln56_reg_2964[30]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_13 
       (.I0(width_read_reg_2818[23]),
        .I1(iw_1_fu_148[23]),
        .I2(width_read_reg_2818[22]),
        .I3(iw_1_fu_148[22]),
        .O(\select_ln56_reg_2964[30]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_14 
       (.I0(width_read_reg_2818[21]),
        .I1(iw_1_fu_148[21]),
        .I2(width_read_reg_2818[20]),
        .I3(iw_1_fu_148[20]),
        .O(\select_ln56_reg_2964[30]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_15 
       (.I0(width_read_reg_2818[19]),
        .I1(iw_1_fu_148[19]),
        .I2(width_read_reg_2818[18]),
        .I3(iw_1_fu_148[18]),
        .O(\select_ln56_reg_2964[30]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_16 
       (.I0(width_read_reg_2818[17]),
        .I1(iw_1_fu_148[17]),
        .I2(width_read_reg_2818[16]),
        .I3(iw_1_fu_148[16]),
        .O(\select_ln56_reg_2964[30]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_17 
       (.I0(iw_1_fu_148[23]),
        .I1(width_read_reg_2818[23]),
        .I2(iw_1_fu_148[22]),
        .I3(width_read_reg_2818[22]),
        .O(\select_ln56_reg_2964[30]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_18 
       (.I0(iw_1_fu_148[21]),
        .I1(width_read_reg_2818[21]),
        .I2(iw_1_fu_148[20]),
        .I3(width_read_reg_2818[20]),
        .O(\select_ln56_reg_2964[30]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_19 
       (.I0(iw_1_fu_148[19]),
        .I1(width_read_reg_2818[19]),
        .I2(iw_1_fu_148[18]),
        .I3(width_read_reg_2818[18]),
        .O(\select_ln56_reg_2964[30]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_20 
       (.I0(iw_1_fu_148[17]),
        .I1(width_read_reg_2818[17]),
        .I2(iw_1_fu_148[16]),
        .I3(width_read_reg_2818[16]),
        .O(\select_ln56_reg_2964[30]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_22 
       (.I0(width_read_reg_2818[15]),
        .I1(iw_1_fu_148[15]),
        .I2(width_read_reg_2818[14]),
        .I3(iw_1_fu_148[14]),
        .O(\select_ln56_reg_2964[30]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_23 
       (.I0(width_read_reg_2818[13]),
        .I1(iw_1_fu_148[13]),
        .I2(width_read_reg_2818[12]),
        .I3(iw_1_fu_148[12]),
        .O(\select_ln56_reg_2964[30]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_24 
       (.I0(width_read_reg_2818[11]),
        .I1(iw_1_fu_148[11]),
        .I2(width_read_reg_2818[10]),
        .I3(iw_1_fu_148[10]),
        .O(\select_ln56_reg_2964[30]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_25 
       (.I0(width_read_reg_2818[9]),
        .I1(iw_1_fu_148[9]),
        .I2(width_read_reg_2818[8]),
        .I3(iw_1_fu_148[8]),
        .O(\select_ln56_reg_2964[30]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_26 
       (.I0(iw_1_fu_148[15]),
        .I1(width_read_reg_2818[15]),
        .I2(iw_1_fu_148[14]),
        .I3(width_read_reg_2818[14]),
        .O(\select_ln56_reg_2964[30]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_27 
       (.I0(iw_1_fu_148[13]),
        .I1(width_read_reg_2818[13]),
        .I2(iw_1_fu_148[12]),
        .I3(width_read_reg_2818[12]),
        .O(\select_ln56_reg_2964[30]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_28 
       (.I0(iw_1_fu_148[11]),
        .I1(width_read_reg_2818[11]),
        .I2(iw_1_fu_148[10]),
        .I3(width_read_reg_2818[10]),
        .O(\select_ln56_reg_2964[30]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_29 
       (.I0(iw_1_fu_148[9]),
        .I1(width_read_reg_2818[9]),
        .I2(iw_1_fu_148[8]),
        .I3(width_read_reg_2818[8]),
        .O(\select_ln56_reg_2964[30]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_30 
       (.I0(width_read_reg_2818[7]),
        .I1(iw_1_fu_148[7]),
        .I2(width_read_reg_2818[6]),
        .I3(iw_1_fu_148[6]),
        .O(\select_ln56_reg_2964[30]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_31 
       (.I0(width_read_reg_2818[5]),
        .I1(iw_1_fu_148[5]),
        .I2(width_read_reg_2818[4]),
        .I3(iw_1_fu_148[4]),
        .O(\select_ln56_reg_2964[30]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_32 
       (.I0(width_read_reg_2818[3]),
        .I1(iw_1_fu_148[3]),
        .I2(width_read_reg_2818[2]),
        .I3(iw_1_fu_148[2]),
        .O(\select_ln56_reg_2964[30]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_33 
       (.I0(width_read_reg_2818[1]),
        .I1(iw_1_fu_148[1]),
        .I2(width_read_reg_2818[0]),
        .I3(iw_1_fu_148[0]),
        .O(\select_ln56_reg_2964[30]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_34 
       (.I0(iw_1_fu_148[7]),
        .I1(width_read_reg_2818[7]),
        .I2(iw_1_fu_148[6]),
        .I3(width_read_reg_2818[6]),
        .O(\select_ln56_reg_2964[30]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_35 
       (.I0(iw_1_fu_148[5]),
        .I1(width_read_reg_2818[5]),
        .I2(iw_1_fu_148[4]),
        .I3(width_read_reg_2818[4]),
        .O(\select_ln56_reg_2964[30]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_36 
       (.I0(iw_1_fu_148[3]),
        .I1(width_read_reg_2818[3]),
        .I2(iw_1_fu_148[2]),
        .I3(width_read_reg_2818[2]),
        .O(\select_ln56_reg_2964[30]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_37 
       (.I0(iw_1_fu_148[1]),
        .I1(width_read_reg_2818[1]),
        .I2(iw_1_fu_148[0]),
        .I3(width_read_reg_2818[0]),
        .O(\select_ln56_reg_2964[30]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln56_reg_2964[30]_i_4 
       (.I0(width_read_reg_2818[31]),
        .I1(width_read_reg_2818[30]),
        .I2(iw_1_fu_148[30]),
        .O(\select_ln56_reg_2964[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_5 
       (.I0(width_read_reg_2818[29]),
        .I1(iw_1_fu_148[29]),
        .I2(width_read_reg_2818[28]),
        .I3(iw_1_fu_148[28]),
        .O(\select_ln56_reg_2964[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_6 
       (.I0(width_read_reg_2818[27]),
        .I1(iw_1_fu_148[27]),
        .I2(width_read_reg_2818[26]),
        .I3(iw_1_fu_148[26]),
        .O(\select_ln56_reg_2964[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln56_reg_2964[30]_i_7 
       (.I0(width_read_reg_2818[25]),
        .I1(iw_1_fu_148[25]),
        .I2(width_read_reg_2818[24]),
        .I3(iw_1_fu_148[24]),
        .O(\select_ln56_reg_2964[30]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \select_ln56_reg_2964[30]_i_8 
       (.I0(iw_1_fu_148[30]),
        .I1(width_read_reg_2818[30]),
        .I2(width_read_reg_2818[31]),
        .O(\select_ln56_reg_2964[30]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln56_reg_2964[30]_i_9 
       (.I0(iw_1_fu_148[29]),
        .I1(width_read_reg_2818[29]),
        .I2(iw_1_fu_148[28]),
        .I3(width_read_reg_2818[28]),
        .O(\select_ln56_reg_2964[30]_i_9_n_0 ));
  FDRE \select_ln56_reg_2964_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[0]),
        .Q(\select_ln56_reg_2964_reg_n_0_[0] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[10]),
        .Q(\select_ln56_reg_2964_reg_n_0_[10] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[11]),
        .Q(\select_ln56_reg_2964_reg_n_0_[11] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[12]),
        .Q(\select_ln56_reg_2964_reg_n_0_[12] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[13]),
        .Q(\select_ln56_reg_2964_reg_n_0_[13] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[14]),
        .Q(\select_ln56_reg_2964_reg_n_0_[14] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[15]),
        .Q(\select_ln56_reg_2964_reg_n_0_[15] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[16]),
        .Q(\select_ln56_reg_2964_reg_n_0_[16] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[17]),
        .Q(\select_ln56_reg_2964_reg_n_0_[17] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[18]),
        .Q(\select_ln56_reg_2964_reg_n_0_[18] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[19]),
        .Q(\select_ln56_reg_2964_reg_n_0_[19] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[1]),
        .Q(\select_ln56_reg_2964_reg_n_0_[1] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[20]),
        .Q(\select_ln56_reg_2964_reg_n_0_[20] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[21]),
        .Q(\select_ln56_reg_2964_reg_n_0_[21] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[22]),
        .Q(\select_ln56_reg_2964_reg_n_0_[22] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[23]),
        .Q(\select_ln56_reg_2964_reg_n_0_[23] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[24]),
        .Q(\select_ln56_reg_2964_reg_n_0_[24] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[25]),
        .Q(\select_ln56_reg_2964_reg_n_0_[25] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[26]),
        .Q(\select_ln56_reg_2964_reg_n_0_[26] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[27]),
        .Q(\select_ln56_reg_2964_reg_n_0_[27] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[28]),
        .Q(\select_ln56_reg_2964_reg_n_0_[28] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[29]),
        .Q(\select_ln56_reg_2964_reg_n_0_[29] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[2]),
        .Q(\select_ln56_reg_2964_reg_n_0_[2] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[30]),
        .Q(\select_ln56_reg_2964_reg_n_0_[30] ),
        .R(select_ln56_reg_2964));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_reg_2964_reg[30]_i_12 
       (.CI(\select_ln56_reg_2964_reg[30]_i_21_n_0 ),
        .CO({\select_ln56_reg_2964_reg[30]_i_12_n_0 ,\select_ln56_reg_2964_reg[30]_i_12_n_1 ,\select_ln56_reg_2964_reg[30]_i_12_n_2 ,\select_ln56_reg_2964_reg[30]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_reg_2964[30]_i_22_n_0 ,\select_ln56_reg_2964[30]_i_23_n_0 ,\select_ln56_reg_2964[30]_i_24_n_0 ,\select_ln56_reg_2964[30]_i_25_n_0 }),
        .O(\NLW_select_ln56_reg_2964_reg[30]_i_12_O_UNCONNECTED [3:0]),
        .S({\select_ln56_reg_2964[30]_i_26_n_0 ,\select_ln56_reg_2964[30]_i_27_n_0 ,\select_ln56_reg_2964[30]_i_28_n_0 ,\select_ln56_reg_2964[30]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_reg_2964_reg[30]_i_2 
       (.CI(\select_ln56_reg_2964_reg[30]_i_3_n_0 ),
        .CO({exitcond21410_fu_747_p2,\select_ln56_reg_2964_reg[30]_i_2_n_1 ,\select_ln56_reg_2964_reg[30]_i_2_n_2 ,\select_ln56_reg_2964_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_reg_2964[30]_i_4_n_0 ,\select_ln56_reg_2964[30]_i_5_n_0 ,\select_ln56_reg_2964[30]_i_6_n_0 ,\select_ln56_reg_2964[30]_i_7_n_0 }),
        .O(\NLW_select_ln56_reg_2964_reg[30]_i_2_O_UNCONNECTED [3:0]),
        .S({\select_ln56_reg_2964[30]_i_8_n_0 ,\select_ln56_reg_2964[30]_i_9_n_0 ,\select_ln56_reg_2964[30]_i_10_n_0 ,\select_ln56_reg_2964[30]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_reg_2964_reg[30]_i_21 
       (.CI(1'b0),
        .CO({\select_ln56_reg_2964_reg[30]_i_21_n_0 ,\select_ln56_reg_2964_reg[30]_i_21_n_1 ,\select_ln56_reg_2964_reg[30]_i_21_n_2 ,\select_ln56_reg_2964_reg[30]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_reg_2964[30]_i_30_n_0 ,\select_ln56_reg_2964[30]_i_31_n_0 ,\select_ln56_reg_2964[30]_i_32_n_0 ,\select_ln56_reg_2964[30]_i_33_n_0 }),
        .O(\NLW_select_ln56_reg_2964_reg[30]_i_21_O_UNCONNECTED [3:0]),
        .S({\select_ln56_reg_2964[30]_i_34_n_0 ,\select_ln56_reg_2964[30]_i_35_n_0 ,\select_ln56_reg_2964[30]_i_36_n_0 ,\select_ln56_reg_2964[30]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln56_reg_2964_reg[30]_i_3 
       (.CI(\select_ln56_reg_2964_reg[30]_i_12_n_0 ),
        .CO({\select_ln56_reg_2964_reg[30]_i_3_n_0 ,\select_ln56_reg_2964_reg[30]_i_3_n_1 ,\select_ln56_reg_2964_reg[30]_i_3_n_2 ,\select_ln56_reg_2964_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln56_reg_2964[30]_i_13_n_0 ,\select_ln56_reg_2964[30]_i_14_n_0 ,\select_ln56_reg_2964[30]_i_15_n_0 ,\select_ln56_reg_2964[30]_i_16_n_0 }),
        .O(\NLW_select_ln56_reg_2964_reg[30]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln56_reg_2964[30]_i_17_n_0 ,\select_ln56_reg_2964[30]_i_18_n_0 ,\select_ln56_reg_2964[30]_i_19_n_0 ,\select_ln56_reg_2964[30]_i_20_n_0 }));
  FDRE \select_ln56_reg_2964_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[3]),
        .Q(\select_ln56_reg_2964_reg_n_0_[3] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[4]),
        .Q(\select_ln56_reg_2964_reg_n_0_[4] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[5]),
        .Q(\select_ln56_reg_2964_reg_n_0_[5] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[6]),
        .Q(\select_ln56_reg_2964_reg_n_0_[6] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[7]),
        .Q(\select_ln56_reg_2964_reg_n_0_[7] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[8]),
        .Q(\select_ln56_reg_2964_reg_n_0_[8] ),
        .R(select_ln56_reg_2964));
  FDRE \select_ln56_reg_2964_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_29230),
        .D(iw_1_fu_148[9]),
        .Q(\select_ln56_reg_2964_reg_n_0_[9] ),
        .R(select_ln56_reg_2964));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_1_reg_3111[0]_i_1 
       (.I0(ret_V_7_fu_1282_p4__0[0]),
        .I1(p_4_out),
        .O(ret_V_9_fu_1324_p3));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_1_reg_3111[1]_i_1 
       (.I0(ret_V_7_fu_1282_p4__0[1]),
        .I1(p_4_out),
        .I2(ret_V_7_fu_1282_p4__0[0]),
        .O(\sub_ln840_1_reg_3111[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_1_reg_3111[2]_i_1 
       (.I0(ret_V_7_fu_1282_p4__0[2]),
        .I1(ret_V_7_fu_1282_p4__0[1]),
        .I2(ret_V_7_fu_1282_p4__0[0]),
        .I3(p_4_out),
        .O(\sub_ln840_1_reg_3111[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_1_reg_3111[3]_i_1 
       (.I0(ret_V_7_fu_1282_p4__0[3]),
        .I1(ret_V_7_fu_1282_p4__0[2]),
        .I2(p_4_out),
        .I3(ret_V_7_fu_1282_p4__0[0]),
        .I4(ret_V_7_fu_1282_p4__0[1]),
        .O(\sub_ln840_1_reg_3111[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_1_reg_3111[4]_i_1 
       (.I0(ret_V_7_fu_1282_p4__0[4]),
        .I1(ret_V_7_fu_1282_p4__0[3]),
        .I2(ret_V_7_fu_1282_p4__0[1]),
        .I3(ret_V_7_fu_1282_p4__0[0]),
        .I4(p_4_out),
        .I5(ret_V_7_fu_1282_p4__0[2]),
        .O(\sub_ln840_1_reg_3111[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_1_reg_3111[4]_i_2 
       (.I0(ret_V_7_fu_1282_p4),
        .I1(\sub_ln840_1_reg_3111[4]_i_3_n_0 ),
        .I2(\input_val_V_24_reg_369_reg_n_0_[7] ),
        .I3(\input_val_V_24_reg_369_reg_n_0_[6] ),
        .I4(\input_val_V_24_reg_369_reg_n_0_[4] ),
        .I5(\input_val_V_24_reg_369_reg_n_0_[5] ),
        .O(p_4_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_1_reg_3111[4]_i_3 
       (.I0(\input_val_V_24_reg_369_reg_n_0_[2] ),
        .I1(\input_val_V_24_reg_369_reg_n_0_[3] ),
        .I2(\input_val_V_24_reg_369_reg_n_0_[0] ),
        .I3(\input_val_V_24_reg_369_reg_n_0_[1] ),
        .O(\sub_ln840_1_reg_3111[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_1_reg_3111[5]_i_1 
       (.I0(\sub_ln840_1_reg_3111[8]_i_2_n_0 ),
        .I1(ret_V_7_fu_1282_p4__0[5]),
        .I2(\sub_ln840_1_reg_3111[8]_i_3_n_0 ),
        .O(\sub_ln840_1_reg_3111[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_1_reg_3111[6]_i_1 
       (.I0(\sub_ln840_1_reg_3111[8]_i_2_n_0 ),
        .I1(ret_V_7_fu_1282_p4__0[6]),
        .I2(ret_V_7_fu_1282_p4__0[5]),
        .I3(\sub_ln840_1_reg_3111[8]_i_3_n_0 ),
        .O(\sub_ln840_1_reg_3111[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_1_reg_3111[7]_i_1 
       (.I0(\sub_ln840_1_reg_3111[8]_i_2_n_0 ),
        .I1(ret_V_7_fu_1282_p4),
        .I2(ret_V_7_fu_1282_p4__0[6]),
        .I3(\sub_ln840_1_reg_3111[8]_i_3_n_0 ),
        .I4(ret_V_7_fu_1282_p4__0[5]),
        .O(\sub_ln840_1_reg_3111[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_1_reg_3111[8]_i_1 
       (.I0(\sub_ln840_1_reg_3111[8]_i_2_n_0 ),
        .I1(ret_V_7_fu_1282_p4),
        .I2(ret_V_7_fu_1282_p4__0[6]),
        .I3(\sub_ln840_1_reg_3111[8]_i_3_n_0 ),
        .I4(ret_V_7_fu_1282_p4__0[5]),
        .O(\sub_ln840_1_reg_3111[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_1_reg_3111[8]_i_2 
       (.I0(ret_V_7_fu_1282_p4__0[4]),
        .I1(ret_V_7_fu_1282_p4__0[3]),
        .I2(ret_V_7_fu_1282_p4__0[1]),
        .I3(ret_V_7_fu_1282_p4__0[0]),
        .I4(p_4_out),
        .I5(ret_V_7_fu_1282_p4__0[2]),
        .O(\sub_ln840_1_reg_3111[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_1_reg_3111[8]_i_3 
       (.I0(ret_V_7_fu_1282_p4__0[4]),
        .I1(ret_V_7_fu_1282_p4__0[2]),
        .I2(p_4_out),
        .I3(ret_V_7_fu_1282_p4__0[0]),
        .I4(ret_V_7_fu_1282_p4__0[1]),
        .I5(ret_V_7_fu_1282_p4__0[3]),
        .O(\sub_ln840_1_reg_3111[8]_i_3_n_0 ));
  FDRE \sub_ln840_1_reg_3111_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(ret_V_9_fu_1324_p3),
        .Q(sub_ln840_1_reg_3111[0]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[1]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[1]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[2]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[2]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[3]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[3]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[4]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[4]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[5]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[5]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[6]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[6]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[7]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[7]),
        .R(1'b0));
  FDRE \sub_ln840_1_reg_3111_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln840_1_reg_3111[8]_i_1_n_0 ),
        .Q(sub_ln840_1_reg_3111[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_2_reg_3149[0]_i_1 
       (.I0(ret_V_12_fu_1466_p4__0[0]),
        .I1(p_6_out),
        .O(ret_V_14_fu_1508_p3));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_2_reg_3149[1]_i_1 
       (.I0(ret_V_12_fu_1466_p4__0[1]),
        .I1(p_6_out),
        .I2(ret_V_12_fu_1466_p4__0[0]),
        .O(\sub_ln840_2_reg_3149[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_2_reg_3149[2]_i_1 
       (.I0(ret_V_12_fu_1466_p4__0[2]),
        .I1(ret_V_12_fu_1466_p4__0[1]),
        .I2(ret_V_12_fu_1466_p4__0[0]),
        .I3(p_6_out),
        .O(\sub_ln840_2_reg_3149[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_2_reg_3149[3]_i_1 
       (.I0(ret_V_12_fu_1466_p4__0[3]),
        .I1(ret_V_12_fu_1466_p4__0[2]),
        .I2(p_6_out),
        .I3(ret_V_12_fu_1466_p4__0[0]),
        .I4(ret_V_12_fu_1466_p4__0[1]),
        .O(\sub_ln840_2_reg_3149[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_2_reg_3149[4]_i_1 
       (.I0(ret_V_12_fu_1466_p4__0[4]),
        .I1(ret_V_12_fu_1466_p4__0[3]),
        .I2(ret_V_12_fu_1466_p4__0[1]),
        .I3(ret_V_12_fu_1466_p4__0[0]),
        .I4(p_6_out),
        .I5(ret_V_12_fu_1466_p4__0[2]),
        .O(\sub_ln840_2_reg_3149[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_2_reg_3149[4]_i_2 
       (.I0(ret_V_12_fu_1466_p4),
        .I1(\sub_ln840_2_reg_3149[4]_i_3_n_0 ),
        .I2(\input_val_V_25_reg_402_reg_n_0_[7] ),
        .I3(\input_val_V_25_reg_402_reg_n_0_[6] ),
        .I4(\input_val_V_25_reg_402_reg_n_0_[4] ),
        .I5(\input_val_V_25_reg_402_reg_n_0_[5] ),
        .O(p_6_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_2_reg_3149[4]_i_3 
       (.I0(\input_val_V_25_reg_402_reg_n_0_[2] ),
        .I1(\input_val_V_25_reg_402_reg_n_0_[3] ),
        .I2(\input_val_V_25_reg_402_reg_n_0_[0] ),
        .I3(\input_val_V_25_reg_402_reg_n_0_[1] ),
        .O(\sub_ln840_2_reg_3149[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_2_reg_3149[5]_i_1 
       (.I0(\sub_ln840_2_reg_3149[8]_i_2_n_0 ),
        .I1(ret_V_12_fu_1466_p4__0[5]),
        .I2(\sub_ln840_2_reg_3149[8]_i_3_n_0 ),
        .O(\sub_ln840_2_reg_3149[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_2_reg_3149[6]_i_1 
       (.I0(\sub_ln840_2_reg_3149[8]_i_2_n_0 ),
        .I1(ret_V_12_fu_1466_p4__0[6]),
        .I2(ret_V_12_fu_1466_p4__0[5]),
        .I3(\sub_ln840_2_reg_3149[8]_i_3_n_0 ),
        .O(\sub_ln840_2_reg_3149[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_2_reg_3149[7]_i_1 
       (.I0(\sub_ln840_2_reg_3149[8]_i_2_n_0 ),
        .I1(ret_V_12_fu_1466_p4),
        .I2(ret_V_12_fu_1466_p4__0[6]),
        .I3(\sub_ln840_2_reg_3149[8]_i_3_n_0 ),
        .I4(ret_V_12_fu_1466_p4__0[5]),
        .O(\sub_ln840_2_reg_3149[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_2_reg_3149[8]_i_1 
       (.I0(\sub_ln840_2_reg_3149[8]_i_2_n_0 ),
        .I1(ret_V_12_fu_1466_p4),
        .I2(ret_V_12_fu_1466_p4__0[6]),
        .I3(\sub_ln840_2_reg_3149[8]_i_3_n_0 ),
        .I4(ret_V_12_fu_1466_p4__0[5]),
        .O(\sub_ln840_2_reg_3149[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_2_reg_3149[8]_i_2 
       (.I0(ret_V_12_fu_1466_p4__0[4]),
        .I1(ret_V_12_fu_1466_p4__0[3]),
        .I2(ret_V_12_fu_1466_p4__0[1]),
        .I3(ret_V_12_fu_1466_p4__0[0]),
        .I4(p_6_out),
        .I5(ret_V_12_fu_1466_p4__0[2]),
        .O(\sub_ln840_2_reg_3149[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_2_reg_3149[8]_i_3 
       (.I0(ret_V_12_fu_1466_p4__0[4]),
        .I1(ret_V_12_fu_1466_p4__0[2]),
        .I2(p_6_out),
        .I3(ret_V_12_fu_1466_p4__0[0]),
        .I4(ret_V_12_fu_1466_p4__0[1]),
        .I5(ret_V_12_fu_1466_p4__0[3]),
        .O(\sub_ln840_2_reg_3149[8]_i_3_n_0 ));
  FDRE \sub_ln840_2_reg_3149_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ret_V_14_fu_1508_p3),
        .Q(sub_ln840_2_reg_3149[0]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[1]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[1]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[2]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[2]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[3]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[3]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[4]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[4]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[5]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[5]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[6]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[6]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[7]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[7]),
        .R(1'b0));
  FDRE \sub_ln840_2_reg_3149_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\sub_ln840_2_reg_3149[8]_i_1_n_0 ),
        .Q(sub_ln840_2_reg_3149[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_4_reg_3187[0]_i_1 
       (.I0(ret_V_17_fu_1650_p4__0[0]),
        .I1(p_8_out),
        .O(ret_V_19_fu_1692_p3));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_4_reg_3187[1]_i_1 
       (.I0(ret_V_17_fu_1650_p4__0[1]),
        .I1(p_8_out),
        .I2(ret_V_17_fu_1650_p4__0[0]),
        .O(\sub_ln840_4_reg_3187[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_4_reg_3187[2]_i_1 
       (.I0(ret_V_17_fu_1650_p4__0[2]),
        .I1(ret_V_17_fu_1650_p4__0[1]),
        .I2(ret_V_17_fu_1650_p4__0[0]),
        .I3(p_8_out),
        .O(\sub_ln840_4_reg_3187[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_4_reg_3187[3]_i_1 
       (.I0(ret_V_17_fu_1650_p4__0[3]),
        .I1(ret_V_17_fu_1650_p4__0[2]),
        .I2(p_8_out),
        .I3(ret_V_17_fu_1650_p4__0[0]),
        .I4(ret_V_17_fu_1650_p4__0[1]),
        .O(\sub_ln840_4_reg_3187[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_4_reg_3187[4]_i_1 
       (.I0(ret_V_17_fu_1650_p4__0[4]),
        .I1(ret_V_17_fu_1650_p4__0[3]),
        .I2(ret_V_17_fu_1650_p4__0[1]),
        .I3(ret_V_17_fu_1650_p4__0[0]),
        .I4(p_8_out),
        .I5(ret_V_17_fu_1650_p4__0[2]),
        .O(\sub_ln840_4_reg_3187[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_4_reg_3187[4]_i_2 
       (.I0(ret_V_17_fu_1650_p4),
        .I1(\sub_ln840_4_reg_3187[4]_i_3_n_0 ),
        .I2(\input_val_V_18_reg_435_reg_n_0_[7] ),
        .I3(\input_val_V_18_reg_435_reg_n_0_[6] ),
        .I4(\input_val_V_18_reg_435_reg_n_0_[4] ),
        .I5(\input_val_V_18_reg_435_reg_n_0_[5] ),
        .O(p_8_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_4_reg_3187[4]_i_3 
       (.I0(\input_val_V_18_reg_435_reg_n_0_[2] ),
        .I1(\input_val_V_18_reg_435_reg_n_0_[3] ),
        .I2(\input_val_V_18_reg_435_reg_n_0_[0] ),
        .I3(\input_val_V_18_reg_435_reg_n_0_[1] ),
        .O(\sub_ln840_4_reg_3187[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_4_reg_3187[5]_i_1 
       (.I0(\sub_ln840_4_reg_3187[8]_i_2_n_0 ),
        .I1(ret_V_17_fu_1650_p4__0[5]),
        .I2(\sub_ln840_4_reg_3187[8]_i_3_n_0 ),
        .O(\sub_ln840_4_reg_3187[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_4_reg_3187[6]_i_1 
       (.I0(\sub_ln840_4_reg_3187[8]_i_2_n_0 ),
        .I1(ret_V_17_fu_1650_p4__0[6]),
        .I2(ret_V_17_fu_1650_p4__0[5]),
        .I3(\sub_ln840_4_reg_3187[8]_i_3_n_0 ),
        .O(\sub_ln840_4_reg_3187[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_4_reg_3187[7]_i_1 
       (.I0(\sub_ln840_4_reg_3187[8]_i_2_n_0 ),
        .I1(ret_V_17_fu_1650_p4),
        .I2(ret_V_17_fu_1650_p4__0[6]),
        .I3(\sub_ln840_4_reg_3187[8]_i_3_n_0 ),
        .I4(ret_V_17_fu_1650_p4__0[5]),
        .O(\sub_ln840_4_reg_3187[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_4_reg_3187[8]_i_1 
       (.I0(\sub_ln840_4_reg_3187[8]_i_2_n_0 ),
        .I1(ret_V_17_fu_1650_p4),
        .I2(ret_V_17_fu_1650_p4__0[6]),
        .I3(\sub_ln840_4_reg_3187[8]_i_3_n_0 ),
        .I4(ret_V_17_fu_1650_p4__0[5]),
        .O(\sub_ln840_4_reg_3187[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_4_reg_3187[8]_i_2 
       (.I0(ret_V_17_fu_1650_p4__0[4]),
        .I1(ret_V_17_fu_1650_p4__0[3]),
        .I2(ret_V_17_fu_1650_p4__0[1]),
        .I3(ret_V_17_fu_1650_p4__0[0]),
        .I4(p_8_out),
        .I5(ret_V_17_fu_1650_p4__0[2]),
        .O(\sub_ln840_4_reg_3187[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_4_reg_3187[8]_i_3 
       (.I0(ret_V_17_fu_1650_p4__0[4]),
        .I1(ret_V_17_fu_1650_p4__0[2]),
        .I2(p_8_out),
        .I3(ret_V_17_fu_1650_p4__0[0]),
        .I4(ret_V_17_fu_1650_p4__0[1]),
        .I5(ret_V_17_fu_1650_p4__0[3]),
        .O(\sub_ln840_4_reg_3187[8]_i_3_n_0 ));
  FDRE \sub_ln840_4_reg_3187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(ret_V_19_fu_1692_p3),
        .Q(sub_ln840_4_reg_3187[0]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[1]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[1]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[2]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[2]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[3]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[3]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[4]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[4]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[5]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[5]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[6]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[6]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[7]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[7]),
        .R(1'b0));
  FDRE \sub_ln840_4_reg_3187_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(\sub_ln840_4_reg_3187[8]_i_1_n_0 ),
        .Q(sub_ln840_4_reg_3187[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_5_reg_3257[0]_i_1 
       (.I0(ret_V_27_fu_2023_p4__0[0]),
        .I1(p_12_out),
        .O(ret_V_29_fu_2065_p3));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_5_reg_3257[1]_i_1 
       (.I0(ret_V_27_fu_2023_p4__0[1]),
        .I1(p_12_out),
        .I2(ret_V_27_fu_2023_p4__0[0]),
        .O(\sub_ln840_5_reg_3257[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_5_reg_3257[2]_i_1 
       (.I0(ret_V_27_fu_2023_p4__0[2]),
        .I1(ret_V_27_fu_2023_p4__0[1]),
        .I2(ret_V_27_fu_2023_p4__0[0]),
        .I3(p_12_out),
        .O(\sub_ln840_5_reg_3257[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_5_reg_3257[3]_i_1 
       (.I0(ret_V_27_fu_2023_p4__0[3]),
        .I1(ret_V_27_fu_2023_p4__0[2]),
        .I2(p_12_out),
        .I3(ret_V_27_fu_2023_p4__0[0]),
        .I4(ret_V_27_fu_2023_p4__0[1]),
        .O(\sub_ln840_5_reg_3257[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_5_reg_3257[4]_i_1 
       (.I0(ret_V_27_fu_2023_p4__0[4]),
        .I1(ret_V_27_fu_2023_p4__0[3]),
        .I2(ret_V_27_fu_2023_p4__0[1]),
        .I3(ret_V_27_fu_2023_p4__0[0]),
        .I4(p_12_out),
        .I5(ret_V_27_fu_2023_p4__0[2]),
        .O(\sub_ln840_5_reg_3257[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_5_reg_3257[4]_i_2 
       (.I0(ret_V_27_fu_2023_p4),
        .I1(\sub_ln840_5_reg_3257[4]_i_3_n_0 ),
        .I2(\input_val_V_23_reg_490_reg_n_0_[7] ),
        .I3(\input_val_V_23_reg_490_reg_n_0_[6] ),
        .I4(\input_val_V_23_reg_490_reg_n_0_[4] ),
        .I5(\input_val_V_23_reg_490_reg_n_0_[5] ),
        .O(p_12_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_5_reg_3257[4]_i_3 
       (.I0(\input_val_V_23_reg_490_reg_n_0_[2] ),
        .I1(\input_val_V_23_reg_490_reg_n_0_[3] ),
        .I2(\input_val_V_23_reg_490_reg_n_0_[0] ),
        .I3(\input_val_V_23_reg_490_reg_n_0_[1] ),
        .O(\sub_ln840_5_reg_3257[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_5_reg_3257[5]_i_1 
       (.I0(\sub_ln840_5_reg_3257[8]_i_2_n_0 ),
        .I1(ret_V_27_fu_2023_p4__0[5]),
        .I2(\sub_ln840_5_reg_3257[8]_i_3_n_0 ),
        .O(\sub_ln840_5_reg_3257[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_5_reg_3257[6]_i_1 
       (.I0(\sub_ln840_5_reg_3257[8]_i_2_n_0 ),
        .I1(ret_V_27_fu_2023_p4__0[6]),
        .I2(ret_V_27_fu_2023_p4__0[5]),
        .I3(\sub_ln840_5_reg_3257[8]_i_3_n_0 ),
        .O(\sub_ln840_5_reg_3257[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_5_reg_3257[7]_i_1 
       (.I0(\sub_ln840_5_reg_3257[8]_i_2_n_0 ),
        .I1(ret_V_27_fu_2023_p4),
        .I2(ret_V_27_fu_2023_p4__0[6]),
        .I3(\sub_ln840_5_reg_3257[8]_i_3_n_0 ),
        .I4(ret_V_27_fu_2023_p4__0[5]),
        .O(\sub_ln840_5_reg_3257[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_5_reg_3257[8]_i_1 
       (.I0(\sub_ln840_5_reg_3257[8]_i_2_n_0 ),
        .I1(ret_V_27_fu_2023_p4),
        .I2(ret_V_27_fu_2023_p4__0[6]),
        .I3(\sub_ln840_5_reg_3257[8]_i_3_n_0 ),
        .I4(ret_V_27_fu_2023_p4__0[5]),
        .O(\sub_ln840_5_reg_3257[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_5_reg_3257[8]_i_2 
       (.I0(ret_V_27_fu_2023_p4__0[4]),
        .I1(ret_V_27_fu_2023_p4__0[3]),
        .I2(ret_V_27_fu_2023_p4__0[1]),
        .I3(ret_V_27_fu_2023_p4__0[0]),
        .I4(p_12_out),
        .I5(ret_V_27_fu_2023_p4__0[2]),
        .O(\sub_ln840_5_reg_3257[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_5_reg_3257[8]_i_3 
       (.I0(ret_V_27_fu_2023_p4__0[4]),
        .I1(ret_V_27_fu_2023_p4__0[2]),
        .I2(p_12_out),
        .I3(ret_V_27_fu_2023_p4__0[0]),
        .I4(ret_V_27_fu_2023_p4__0[1]),
        .I5(ret_V_27_fu_2023_p4__0[3]),
        .O(\sub_ln840_5_reg_3257[8]_i_3_n_0 ));
  FDRE \sub_ln840_5_reg_3257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(ret_V_29_fu_2065_p3),
        .Q(sub_ln840_5_reg_3257[0]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[1]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[1]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[2]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[2]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[3]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[3]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[4]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[4]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[5]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[5]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[6]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[6]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[7]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[7]),
        .R(1'b0));
  FDRE \sub_ln840_5_reg_3257_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\sub_ln840_5_reg_3257[8]_i_1_n_0 ),
        .Q(sub_ln840_5_reg_3257[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_6_reg_3295[0]_i_1 
       (.I0(ret_V_32_fu_2207_p4__0[0]),
        .I1(p_14_out),
        .O(ret_V_34_fu_2249_p3));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_6_reg_3295[1]_i_1 
       (.I0(ret_V_32_fu_2207_p4__0[1]),
        .I1(p_14_out),
        .I2(ret_V_32_fu_2207_p4__0[0]),
        .O(\sub_ln840_6_reg_3295[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_6_reg_3295[2]_i_1 
       (.I0(ret_V_32_fu_2207_p4__0[2]),
        .I1(ret_V_32_fu_2207_p4__0[1]),
        .I2(ret_V_32_fu_2207_p4__0[0]),
        .I3(p_14_out),
        .O(\sub_ln840_6_reg_3295[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_6_reg_3295[3]_i_1 
       (.I0(ret_V_32_fu_2207_p4__0[3]),
        .I1(ret_V_32_fu_2207_p4__0[2]),
        .I2(p_14_out),
        .I3(ret_V_32_fu_2207_p4__0[0]),
        .I4(ret_V_32_fu_2207_p4__0[1]),
        .O(\sub_ln840_6_reg_3295[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_6_reg_3295[4]_i_1 
       (.I0(ret_V_32_fu_2207_p4__0[4]),
        .I1(ret_V_32_fu_2207_p4__0[3]),
        .I2(ret_V_32_fu_2207_p4__0[1]),
        .I3(ret_V_32_fu_2207_p4__0[0]),
        .I4(p_14_out),
        .I5(ret_V_32_fu_2207_p4__0[2]),
        .O(\sub_ln840_6_reg_3295[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_6_reg_3295[4]_i_2 
       (.I0(ret_V_32_fu_2207_p4),
        .I1(\sub_ln840_6_reg_3295[4]_i_3_n_0 ),
        .I2(\input_val_V_19_reg_523_reg_n_0_[7] ),
        .I3(\input_val_V_19_reg_523_reg_n_0_[6] ),
        .I4(\input_val_V_19_reg_523_reg_n_0_[4] ),
        .I5(\input_val_V_19_reg_523_reg_n_0_[5] ),
        .O(p_14_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_6_reg_3295[4]_i_3 
       (.I0(\input_val_V_19_reg_523_reg_n_0_[2] ),
        .I1(\input_val_V_19_reg_523_reg_n_0_[3] ),
        .I2(\input_val_V_19_reg_523_reg_n_0_[0] ),
        .I3(\input_val_V_19_reg_523_reg_n_0_[1] ),
        .O(\sub_ln840_6_reg_3295[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_6_reg_3295[5]_i_1 
       (.I0(\sub_ln840_6_reg_3295[8]_i_2_n_0 ),
        .I1(ret_V_32_fu_2207_p4__0[5]),
        .I2(\sub_ln840_6_reg_3295[8]_i_3_n_0 ),
        .O(\sub_ln840_6_reg_3295[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_6_reg_3295[6]_i_1 
       (.I0(\sub_ln840_6_reg_3295[8]_i_2_n_0 ),
        .I1(ret_V_32_fu_2207_p4__0[6]),
        .I2(ret_V_32_fu_2207_p4__0[5]),
        .I3(\sub_ln840_6_reg_3295[8]_i_3_n_0 ),
        .O(\sub_ln840_6_reg_3295[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_6_reg_3295[7]_i_1 
       (.I0(\sub_ln840_6_reg_3295[8]_i_2_n_0 ),
        .I1(ret_V_32_fu_2207_p4),
        .I2(ret_V_32_fu_2207_p4__0[6]),
        .I3(\sub_ln840_6_reg_3295[8]_i_3_n_0 ),
        .I4(ret_V_32_fu_2207_p4__0[5]),
        .O(\sub_ln840_6_reg_3295[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_6_reg_3295[8]_i_1 
       (.I0(\sub_ln840_6_reg_3295[8]_i_2_n_0 ),
        .I1(ret_V_32_fu_2207_p4),
        .I2(ret_V_32_fu_2207_p4__0[6]),
        .I3(\sub_ln840_6_reg_3295[8]_i_3_n_0 ),
        .I4(ret_V_32_fu_2207_p4__0[5]),
        .O(\sub_ln840_6_reg_3295[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_6_reg_3295[8]_i_2 
       (.I0(ret_V_32_fu_2207_p4__0[4]),
        .I1(ret_V_32_fu_2207_p4__0[3]),
        .I2(ret_V_32_fu_2207_p4__0[1]),
        .I3(ret_V_32_fu_2207_p4__0[0]),
        .I4(p_14_out),
        .I5(ret_V_32_fu_2207_p4__0[2]),
        .O(\sub_ln840_6_reg_3295[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_6_reg_3295[8]_i_3 
       (.I0(ret_V_32_fu_2207_p4__0[4]),
        .I1(ret_V_32_fu_2207_p4__0[2]),
        .I2(p_14_out),
        .I3(ret_V_32_fu_2207_p4__0[0]),
        .I4(ret_V_32_fu_2207_p4__0[1]),
        .I5(ret_V_32_fu_2207_p4__0[3]),
        .O(\sub_ln840_6_reg_3295[8]_i_3_n_0 ));
  FDRE \sub_ln840_6_reg_3295_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(ret_V_34_fu_2249_p3),
        .Q(sub_ln840_6_reg_3295[0]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[1]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[1]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[2]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[2]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[3]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[3]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[4]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[4]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[5]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[5]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[6]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[6]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[7]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[7]),
        .R(1'b0));
  FDRE \sub_ln840_6_reg_3295_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\sub_ln840_6_reg_3295[8]_i_1_n_0 ),
        .Q(sub_ln840_6_reg_3295[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_7_reg_3337[0]_i_1 
       (.I0(ret_V_37_fu_2395_p4__0[0]),
        .I1(p_16_out),
        .O(ret_V_39_fu_2437_p3));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_7_reg_3337[1]_i_1 
       (.I0(ret_V_37_fu_2395_p4__0[1]),
        .I1(p_16_out),
        .I2(ret_V_37_fu_2395_p4__0[0]),
        .O(\sub_ln840_7_reg_3337[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_7_reg_3337[2]_i_1 
       (.I0(ret_V_37_fu_2395_p4__0[2]),
        .I1(ret_V_37_fu_2395_p4__0[1]),
        .I2(ret_V_37_fu_2395_p4__0[0]),
        .I3(p_16_out),
        .O(\sub_ln840_7_reg_3337[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_7_reg_3337[3]_i_1 
       (.I0(ret_V_37_fu_2395_p4__0[3]),
        .I1(ret_V_37_fu_2395_p4__0[2]),
        .I2(p_16_out),
        .I3(ret_V_37_fu_2395_p4__0[0]),
        .I4(ret_V_37_fu_2395_p4__0[1]),
        .O(\sub_ln840_7_reg_3337[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_7_reg_3337[4]_i_1 
       (.I0(ret_V_37_fu_2395_p4__0[4]),
        .I1(ret_V_37_fu_2395_p4__0[3]),
        .I2(ret_V_37_fu_2395_p4__0[1]),
        .I3(ret_V_37_fu_2395_p4__0[0]),
        .I4(p_16_out),
        .I5(ret_V_37_fu_2395_p4__0[2]),
        .O(\sub_ln840_7_reg_3337[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_7_reg_3337[4]_i_2 
       (.I0(ret_V_37_fu_2395_p4),
        .I1(\sub_ln840_7_reg_3337[4]_i_3_n_0 ),
        .I2(\input_val_V_20_reg_556_reg_n_0_[7] ),
        .I3(\input_val_V_20_reg_556_reg_n_0_[6] ),
        .I4(\input_val_V_20_reg_556_reg_n_0_[4] ),
        .I5(\input_val_V_20_reg_556_reg_n_0_[5] ),
        .O(p_16_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_7_reg_3337[4]_i_3 
       (.I0(\input_val_V_20_reg_556_reg_n_0_[2] ),
        .I1(\input_val_V_20_reg_556_reg_n_0_[3] ),
        .I2(\input_val_V_20_reg_556_reg_n_0_[0] ),
        .I3(\input_val_V_20_reg_556_reg_n_0_[1] ),
        .O(\sub_ln840_7_reg_3337[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_7_reg_3337[5]_i_1 
       (.I0(\sub_ln840_7_reg_3337[8]_i_2_n_0 ),
        .I1(ret_V_37_fu_2395_p4__0[5]),
        .I2(\sub_ln840_7_reg_3337[8]_i_3_n_0 ),
        .O(\sub_ln840_7_reg_3337[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_7_reg_3337[6]_i_1 
       (.I0(\sub_ln840_7_reg_3337[8]_i_2_n_0 ),
        .I1(ret_V_37_fu_2395_p4__0[6]),
        .I2(ret_V_37_fu_2395_p4__0[5]),
        .I3(\sub_ln840_7_reg_3337[8]_i_3_n_0 ),
        .O(\sub_ln840_7_reg_3337[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_7_reg_3337[7]_i_1 
       (.I0(\sub_ln840_7_reg_3337[8]_i_2_n_0 ),
        .I1(ret_V_37_fu_2395_p4),
        .I2(ret_V_37_fu_2395_p4__0[6]),
        .I3(\sub_ln840_7_reg_3337[8]_i_3_n_0 ),
        .I4(ret_V_37_fu_2395_p4__0[5]),
        .O(\sub_ln840_7_reg_3337[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_7_reg_3337[8]_i_1 
       (.I0(\sub_ln840_7_reg_3337[8]_i_2_n_0 ),
        .I1(ret_V_37_fu_2395_p4),
        .I2(ret_V_37_fu_2395_p4__0[6]),
        .I3(\sub_ln840_7_reg_3337[8]_i_3_n_0 ),
        .I4(ret_V_37_fu_2395_p4__0[5]),
        .O(\sub_ln840_7_reg_3337[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_7_reg_3337[8]_i_2 
       (.I0(ret_V_37_fu_2395_p4__0[4]),
        .I1(ret_V_37_fu_2395_p4__0[3]),
        .I2(ret_V_37_fu_2395_p4__0[1]),
        .I3(ret_V_37_fu_2395_p4__0[0]),
        .I4(p_16_out),
        .I5(ret_V_37_fu_2395_p4__0[2]),
        .O(\sub_ln840_7_reg_3337[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_7_reg_3337[8]_i_3 
       (.I0(ret_V_37_fu_2395_p4__0[4]),
        .I1(ret_V_37_fu_2395_p4__0[2]),
        .I2(p_16_out),
        .I3(ret_V_37_fu_2395_p4__0[0]),
        .I4(ret_V_37_fu_2395_p4__0[1]),
        .I5(ret_V_37_fu_2395_p4__0[3]),
        .O(\sub_ln840_7_reg_3337[8]_i_3_n_0 ));
  FDRE \sub_ln840_7_reg_3337_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(ret_V_39_fu_2437_p3),
        .Q(sub_ln840_7_reg_3337[0]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[1]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[1]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[2]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[2]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[3]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[3]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[4]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[4]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[5]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[5]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[6]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[6]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[7]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[7]),
        .R(1'b0));
  FDRE \sub_ln840_7_reg_3337_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(\sub_ln840_7_reg_3337[8]_i_1_n_0 ),
        .Q(sub_ln840_7_reg_3337[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_8_reg_3380[0]_i_1 
       (.I0(ret_V_42_fu_2646_p4__0[0]),
        .I1(p_18_out),
        .O(ret_V_44_fu_2688_p3));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_8_reg_3380[1]_i_1 
       (.I0(ret_V_42_fu_2646_p4__0[1]),
        .I1(p_18_out),
        .I2(ret_V_42_fu_2646_p4__0[0]),
        .O(\sub_ln840_8_reg_3380[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_8_reg_3380[2]_i_1 
       (.I0(ret_V_42_fu_2646_p4__0[2]),
        .I1(ret_V_42_fu_2646_p4__0[1]),
        .I2(ret_V_42_fu_2646_p4__0[0]),
        .I3(p_18_out),
        .O(\sub_ln840_8_reg_3380[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_8_reg_3380[3]_i_1 
       (.I0(ret_V_42_fu_2646_p4__0[3]),
        .I1(ret_V_42_fu_2646_p4__0[2]),
        .I2(p_18_out),
        .I3(ret_V_42_fu_2646_p4__0[0]),
        .I4(ret_V_42_fu_2646_p4__0[1]),
        .O(\sub_ln840_8_reg_3380[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_8_reg_3380[4]_i_1 
       (.I0(ret_V_42_fu_2646_p4__0[4]),
        .I1(ret_V_42_fu_2646_p4__0[3]),
        .I2(ret_V_42_fu_2646_p4__0[1]),
        .I3(ret_V_42_fu_2646_p4__0[0]),
        .I4(p_18_out),
        .I5(ret_V_42_fu_2646_p4__0[2]),
        .O(\sub_ln840_8_reg_3380[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_8_reg_3380[4]_i_2 
       (.I0(ret_V_42_fu_2646_p4),
        .I1(\sub_ln840_8_reg_3380[4]_i_3_n_0 ),
        .I2(\input_val_V_21_reg_589_reg_n_0_[7] ),
        .I3(\input_val_V_21_reg_589_reg_n_0_[6] ),
        .I4(\input_val_V_21_reg_589_reg_n_0_[4] ),
        .I5(\input_val_V_21_reg_589_reg_n_0_[5] ),
        .O(p_18_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_8_reg_3380[4]_i_3 
       (.I0(\input_val_V_21_reg_589_reg_n_0_[2] ),
        .I1(\input_val_V_21_reg_589_reg_n_0_[3] ),
        .I2(\input_val_V_21_reg_589_reg_n_0_[0] ),
        .I3(\input_val_V_21_reg_589_reg_n_0_[1] ),
        .O(\sub_ln840_8_reg_3380[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_8_reg_3380[5]_i_1 
       (.I0(\sub_ln840_8_reg_3380[8]_i_2_n_0 ),
        .I1(ret_V_42_fu_2646_p4__0[5]),
        .I2(\sub_ln840_8_reg_3380[8]_i_3_n_0 ),
        .O(\sub_ln840_8_reg_3380[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_8_reg_3380[6]_i_1 
       (.I0(\sub_ln840_8_reg_3380[8]_i_2_n_0 ),
        .I1(ret_V_42_fu_2646_p4__0[6]),
        .I2(ret_V_42_fu_2646_p4__0[5]),
        .I3(\sub_ln840_8_reg_3380[8]_i_3_n_0 ),
        .O(\sub_ln840_8_reg_3380[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_8_reg_3380[7]_i_1 
       (.I0(\sub_ln840_8_reg_3380[8]_i_2_n_0 ),
        .I1(ret_V_42_fu_2646_p4),
        .I2(ret_V_42_fu_2646_p4__0[6]),
        .I3(\sub_ln840_8_reg_3380[8]_i_3_n_0 ),
        .I4(ret_V_42_fu_2646_p4__0[5]),
        .O(\sub_ln840_8_reg_3380[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_8_reg_3380[8]_i_1 
       (.I0(\sub_ln840_8_reg_3380[8]_i_2_n_0 ),
        .I1(ret_V_42_fu_2646_p4),
        .I2(ret_V_42_fu_2646_p4__0[6]),
        .I3(\sub_ln840_8_reg_3380[8]_i_3_n_0 ),
        .I4(ret_V_42_fu_2646_p4__0[5]),
        .O(\sub_ln840_8_reg_3380[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_8_reg_3380[8]_i_2 
       (.I0(ret_V_42_fu_2646_p4__0[4]),
        .I1(ret_V_42_fu_2646_p4__0[3]),
        .I2(ret_V_42_fu_2646_p4__0[1]),
        .I3(ret_V_42_fu_2646_p4__0[0]),
        .I4(p_18_out),
        .I5(ret_V_42_fu_2646_p4__0[2]),
        .O(\sub_ln840_8_reg_3380[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_8_reg_3380[8]_i_3 
       (.I0(ret_V_42_fu_2646_p4__0[4]),
        .I1(ret_V_42_fu_2646_p4__0[2]),
        .I2(p_18_out),
        .I3(ret_V_42_fu_2646_p4__0[0]),
        .I4(ret_V_42_fu_2646_p4__0[1]),
        .I5(ret_V_42_fu_2646_p4__0[3]),
        .O(\sub_ln840_8_reg_3380[8]_i_3_n_0 ));
  FDRE \sub_ln840_8_reg_3380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(ret_V_44_fu_2688_p3),
        .Q(sub_ln840_8_reg_3380[0]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[1]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[1]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[2]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[2]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[3]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[3]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[4]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[4]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[5]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[5]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[6]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[6]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[7]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[7]),
        .R(1'b0));
  FDRE \sub_ln840_8_reg_3380_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\sub_ln840_8_reg_3380[8]_i_1_n_0 ),
        .Q(sub_ln840_8_reg_3380[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln840_reg_3059[0]_i_1 
       (.I0(ret_V_2_fu_1073_p4__0[0]),
        .I1(p_1_out),
        .O(ret_V_4_fu_1115_p3));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln840_reg_3059[1]_i_1 
       (.I0(ret_V_2_fu_1073_p4__0[1]),
        .I1(p_1_out),
        .I2(ret_V_2_fu_1073_p4__0[0]),
        .O(\sub_ln840_reg_3059[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln840_reg_3059[2]_i_1 
       (.I0(ret_V_2_fu_1073_p4__0[2]),
        .I1(ret_V_2_fu_1073_p4__0[1]),
        .I2(ret_V_2_fu_1073_p4__0[0]),
        .I3(p_1_out),
        .O(\sub_ln840_reg_3059[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sub_ln840_reg_3059[3]_i_1 
       (.I0(ret_V_2_fu_1073_p4__0[3]),
        .I1(ret_V_2_fu_1073_p4__0[2]),
        .I2(p_1_out),
        .I3(ret_V_2_fu_1073_p4__0[0]),
        .I4(ret_V_2_fu_1073_p4__0[1]),
        .O(\sub_ln840_reg_3059[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sub_ln840_reg_3059[4]_i_1 
       (.I0(ret_V_2_fu_1073_p4__0[4]),
        .I1(ret_V_2_fu_1073_p4__0[3]),
        .I2(ret_V_2_fu_1073_p4__0[1]),
        .I3(ret_V_2_fu_1073_p4__0[0]),
        .I4(p_1_out),
        .I5(ret_V_2_fu_1073_p4__0[2]),
        .O(\sub_ln840_reg_3059[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sub_ln840_reg_3059[4]_i_2 
       (.I0(ret_V_2_fu_1073_p4),
        .I1(\sub_ln840_reg_3059[4]_i_3_n_0 ),
        .I2(\input_val_V_17_reg_336_reg_n_0_[7] ),
        .I3(\input_val_V_17_reg_336_reg_n_0_[6] ),
        .I4(\input_val_V_17_reg_336_reg_n_0_[4] ),
        .I5(\input_val_V_17_reg_336_reg_n_0_[5] ),
        .O(p_1_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln840_reg_3059[4]_i_3 
       (.I0(\input_val_V_17_reg_336_reg_n_0_[2] ),
        .I1(\input_val_V_17_reg_336_reg_n_0_[3] ),
        .I2(\input_val_V_17_reg_336_reg_n_0_[0] ),
        .I3(\input_val_V_17_reg_336_reg_n_0_[1] ),
        .O(\sub_ln840_reg_3059[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln840_reg_3059[5]_i_1 
       (.I0(\sub_ln840_reg_3059[8]_i_2_n_0 ),
        .I1(ret_V_2_fu_1073_p4__0[5]),
        .I2(\sub_ln840_reg_3059[8]_i_3_n_0 ),
        .O(\sub_ln840_reg_3059[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6339)) 
    \sub_ln840_reg_3059[6]_i_1 
       (.I0(\sub_ln840_reg_3059[8]_i_2_n_0 ),
        .I1(ret_V_2_fu_1073_p4__0[6]),
        .I2(ret_V_2_fu_1073_p4__0[5]),
        .I3(\sub_ln840_reg_3059[8]_i_3_n_0 ),
        .O(\sub_ln840_reg_3059[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h63333339)) 
    \sub_ln840_reg_3059[7]_i_1 
       (.I0(\sub_ln840_reg_3059[8]_i_2_n_0 ),
        .I1(ret_V_2_fu_1073_p4),
        .I2(ret_V_2_fu_1073_p4__0[6]),
        .I3(\sub_ln840_reg_3059[8]_i_3_n_0 ),
        .I4(ret_V_2_fu_1073_p4__0[5]),
        .O(\sub_ln840_reg_3059[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h43333331)) 
    \sub_ln840_reg_3059[8]_i_1 
       (.I0(\sub_ln840_reg_3059[8]_i_2_n_0 ),
        .I1(ret_V_2_fu_1073_p4),
        .I2(ret_V_2_fu_1073_p4__0[6]),
        .I3(\sub_ln840_reg_3059[8]_i_3_n_0 ),
        .I4(ret_V_2_fu_1073_p4__0[5]),
        .O(\sub_ln840_reg_3059[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \sub_ln840_reg_3059[8]_i_2 
       (.I0(ret_V_2_fu_1073_p4__0[4]),
        .I1(ret_V_2_fu_1073_p4__0[3]),
        .I2(ret_V_2_fu_1073_p4__0[1]),
        .I3(ret_V_2_fu_1073_p4__0[0]),
        .I4(p_1_out),
        .I5(ret_V_2_fu_1073_p4__0[2]),
        .O(\sub_ln840_reg_3059[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln840_reg_3059[8]_i_3 
       (.I0(ret_V_2_fu_1073_p4__0[4]),
        .I1(ret_V_2_fu_1073_p4__0[2]),
        .I2(p_1_out),
        .I3(ret_V_2_fu_1073_p4__0[0]),
        .I4(ret_V_2_fu_1073_p4__0[1]),
        .I5(ret_V_2_fu_1073_p4__0[3]),
        .O(\sub_ln840_reg_3059[8]_i_3_n_0 ));
  FDRE \sub_ln840_reg_3059_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(ret_V_4_fu_1115_p3),
        .Q(sub_ln840_reg_3059[0]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[1]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[1]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[2]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[2]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[3]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[3]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[4]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[4]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[5]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[5]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[6]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[6]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[7]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[7]),
        .R(1'b0));
  FDRE \sub_ln840_reg_3059_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\sub_ln840_reg_3059[8]_i_1_n_0 ),
        .Q(sub_ln840_reg_3059[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAE)) 
    \sum_V_11_reg_479[0]_i_1 
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state30),
        .I2(icmp_ln76_4_fu_1772_p2),
        .O(\sum_V_11_reg_479[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[0]_i_10 
       (.I0(sub_ln840_5_reg_3257[0]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[0]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[0]),
        .O(\sum_V_11_reg_479[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sum_V_11_reg_479[0]_i_11 
       (.I0(icmp_ln76_4_fu_1772_p2),
        .I1(ap_CS_fsm_state30),
        .O(\sum_V_11_reg_479[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[0]_i_3 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[3]),
        .O(\sum_V_11_reg_479[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[0]_i_4 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[2]),
        .O(\sum_V_11_reg_479[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[0]_i_5 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[1]),
        .O(\sum_V_11_reg_479[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[0]_i_6 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[0]),
        .O(\sum_V_11_reg_479[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[0]_i_7 
       (.I0(sub_ln840_5_reg_3257[3]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[3]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[3]),
        .O(\sum_V_11_reg_479[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[0]_i_8 
       (.I0(sub_ln840_5_reg_3257[2]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[2]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[2]),
        .O(\sum_V_11_reg_479[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[0]_i_9 
       (.I0(sub_ln840_5_reg_3257[1]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[1]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[1]),
        .O(\sum_V_11_reg_479[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[12]_i_2 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[15]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[15]),
        .O(\sum_V_11_reg_479[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[12]_i_3 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[14]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[14]),
        .O(\sum_V_11_reg_479[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[12]_i_4 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[13]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[13]),
        .O(\sum_V_11_reg_479[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[12]_i_5 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[12]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[12]),
        .O(\sum_V_11_reg_479[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[16]_i_2 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[19]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[19]),
        .O(\sum_V_11_reg_479[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[16]_i_3 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[18]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[18]),
        .O(\sum_V_11_reg_479[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[16]_i_4 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[17]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[17]),
        .O(\sum_V_11_reg_479[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[16]_i_5 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[16]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[16]),
        .O(\sum_V_11_reg_479[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[20]_i_2 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[23]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[23]),
        .O(\sum_V_11_reg_479[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[20]_i_3 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[22]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[22]),
        .O(\sum_V_11_reg_479[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[20]_i_4 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[21]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[21]),
        .O(\sum_V_11_reg_479[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[20]_i_5 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[20]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[20]),
        .O(\sum_V_11_reg_479[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[24]_i_2 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[27]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[27]),
        .O(\sum_V_11_reg_479[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[24]_i_3 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[26]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[26]),
        .O(\sum_V_11_reg_479[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[24]_i_4 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[25]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[25]),
        .O(\sum_V_11_reg_479[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[24]_i_5 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[24]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[24]),
        .O(\sum_V_11_reg_479[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[28]_i_2 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[31]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[31]),
        .O(\sum_V_11_reg_479[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[28]_i_3 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[30]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[30]),
        .O(\sum_V_11_reg_479[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[28]_i_4 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[29]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[29]),
        .O(\sum_V_11_reg_479[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[28]_i_5 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[28]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[28]),
        .O(\sum_V_11_reg_479[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[4]_i_2 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[7]),
        .O(\sum_V_11_reg_479[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[4]_i_3 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[6]),
        .O(\sum_V_11_reg_479[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[4]_i_4 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[5]),
        .O(\sum_V_11_reg_479[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[4]_i_5 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[4]),
        .O(\sum_V_11_reg_479[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[4]_i_6 
       (.I0(sub_ln840_5_reg_3257[7]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[7]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[7]),
        .O(\sum_V_11_reg_479[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[4]_i_7 
       (.I0(sub_ln840_5_reg_3257[6]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[6]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[6]),
        .O(\sum_V_11_reg_479[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[4]_i_8 
       (.I0(sub_ln840_5_reg_3257[5]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[5]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[5]),
        .O(\sum_V_11_reg_479[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_11_reg_479[4]_i_9 
       (.I0(sub_ln840_5_reg_3257[4]),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln1002_5_reg_3262),
        .I3(sum_V_7_reg_457[4]),
        .I4(\sum_V_11_reg_479[0]_i_11_n_0 ),
        .I5(sum_V_11_reg_479_reg[4]),
        .O(\sum_V_11_reg_479[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \sum_V_11_reg_479[8]_i_2 
       (.I0(icmp_ln1002_5_reg_3262),
        .I1(p_Result_10_fu_1906_p3),
        .I2(icmp_ln76_4_fu_1772_p2),
        .I3(ap_CS_fsm_state30),
        .I4(sub_ln840_5_reg_3257[8]),
        .O(\sum_V_11_reg_479[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[8]_i_3 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[11]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[11]),
        .O(\sum_V_11_reg_479[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[8]_i_4 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[10]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[10]),
        .O(\sum_V_11_reg_479[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[8]_i_5 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[9]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[9]),
        .O(\sum_V_11_reg_479[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \sum_V_11_reg_479[8]_i_6 
       (.I0(\sum_V_11_reg_479[8]_i_2_n_0 ),
        .I1(sum_V_7_reg_457[8]),
        .I2(ap_CS_fsm_state30),
        .I3(icmp_ln76_4_fu_1772_p2),
        .I4(sum_V_11_reg_479_reg[8]),
        .O(\sum_V_11_reg_479[8]_i_6_n_0 ));
  FDRE \sum_V_11_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[0]_i_2_n_7 ),
        .Q(sum_V_11_reg_479_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sum_V_11_reg_479_reg[0]_i_2_n_0 ,\sum_V_11_reg_479_reg[0]_i_2_n_1 ,\sum_V_11_reg_479_reg[0]_i_2_n_2 ,\sum_V_11_reg_479_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_11_reg_479[0]_i_3_n_0 ,\sum_V_11_reg_479[0]_i_4_n_0 ,\sum_V_11_reg_479[0]_i_5_n_0 ,\sum_V_11_reg_479[0]_i_6_n_0 }),
        .O({\sum_V_11_reg_479_reg[0]_i_2_n_4 ,\sum_V_11_reg_479_reg[0]_i_2_n_5 ,\sum_V_11_reg_479_reg[0]_i_2_n_6 ,\sum_V_11_reg_479_reg[0]_i_2_n_7 }),
        .S({\sum_V_11_reg_479[0]_i_7_n_0 ,\sum_V_11_reg_479[0]_i_8_n_0 ,\sum_V_11_reg_479[0]_i_9_n_0 ,\sum_V_11_reg_479[0]_i_10_n_0 }));
  FDRE \sum_V_11_reg_479_reg[10] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[8]_i_1_n_5 ),
        .Q(sum_V_11_reg_479_reg[10]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[11] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[8]_i_1_n_4 ),
        .Q(sum_V_11_reg_479_reg[11]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[12] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[12]_i_1_n_7 ),
        .Q(sum_V_11_reg_479_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[12]_i_1 
       (.CI(\sum_V_11_reg_479_reg[8]_i_1_n_0 ),
        .CO({\sum_V_11_reg_479_reg[12]_i_1_n_0 ,\sum_V_11_reg_479_reg[12]_i_1_n_1 ,\sum_V_11_reg_479_reg[12]_i_1_n_2 ,\sum_V_11_reg_479_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 }),
        .O({\sum_V_11_reg_479_reg[12]_i_1_n_4 ,\sum_V_11_reg_479_reg[12]_i_1_n_5 ,\sum_V_11_reg_479_reg[12]_i_1_n_6 ,\sum_V_11_reg_479_reg[12]_i_1_n_7 }),
        .S({\sum_V_11_reg_479[12]_i_2_n_0 ,\sum_V_11_reg_479[12]_i_3_n_0 ,\sum_V_11_reg_479[12]_i_4_n_0 ,\sum_V_11_reg_479[12]_i_5_n_0 }));
  FDRE \sum_V_11_reg_479_reg[13] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[12]_i_1_n_6 ),
        .Q(sum_V_11_reg_479_reg[13]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[14] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[12]_i_1_n_5 ),
        .Q(sum_V_11_reg_479_reg[14]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[15] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[12]_i_1_n_4 ),
        .Q(sum_V_11_reg_479_reg[15]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[16] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[16]_i_1_n_7 ),
        .Q(sum_V_11_reg_479_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[16]_i_1 
       (.CI(\sum_V_11_reg_479_reg[12]_i_1_n_0 ),
        .CO({\sum_V_11_reg_479_reg[16]_i_1_n_0 ,\sum_V_11_reg_479_reg[16]_i_1_n_1 ,\sum_V_11_reg_479_reg[16]_i_1_n_2 ,\sum_V_11_reg_479_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 }),
        .O({\sum_V_11_reg_479_reg[16]_i_1_n_4 ,\sum_V_11_reg_479_reg[16]_i_1_n_5 ,\sum_V_11_reg_479_reg[16]_i_1_n_6 ,\sum_V_11_reg_479_reg[16]_i_1_n_7 }),
        .S({\sum_V_11_reg_479[16]_i_2_n_0 ,\sum_V_11_reg_479[16]_i_3_n_0 ,\sum_V_11_reg_479[16]_i_4_n_0 ,\sum_V_11_reg_479[16]_i_5_n_0 }));
  FDRE \sum_V_11_reg_479_reg[17] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[16]_i_1_n_6 ),
        .Q(sum_V_11_reg_479_reg[17]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[18] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[16]_i_1_n_5 ),
        .Q(sum_V_11_reg_479_reg[18]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[19] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[16]_i_1_n_4 ),
        .Q(sum_V_11_reg_479_reg[19]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[1] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[0]_i_2_n_6 ),
        .Q(sum_V_11_reg_479_reg[1]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[20] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[20]_i_1_n_7 ),
        .Q(sum_V_11_reg_479_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[20]_i_1 
       (.CI(\sum_V_11_reg_479_reg[16]_i_1_n_0 ),
        .CO({\sum_V_11_reg_479_reg[20]_i_1_n_0 ,\sum_V_11_reg_479_reg[20]_i_1_n_1 ,\sum_V_11_reg_479_reg[20]_i_1_n_2 ,\sum_V_11_reg_479_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 }),
        .O({\sum_V_11_reg_479_reg[20]_i_1_n_4 ,\sum_V_11_reg_479_reg[20]_i_1_n_5 ,\sum_V_11_reg_479_reg[20]_i_1_n_6 ,\sum_V_11_reg_479_reg[20]_i_1_n_7 }),
        .S({\sum_V_11_reg_479[20]_i_2_n_0 ,\sum_V_11_reg_479[20]_i_3_n_0 ,\sum_V_11_reg_479[20]_i_4_n_0 ,\sum_V_11_reg_479[20]_i_5_n_0 }));
  FDRE \sum_V_11_reg_479_reg[21] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[20]_i_1_n_6 ),
        .Q(sum_V_11_reg_479_reg[21]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[22] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[20]_i_1_n_5 ),
        .Q(sum_V_11_reg_479_reg[22]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[23] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[20]_i_1_n_4 ),
        .Q(sum_V_11_reg_479_reg[23]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[24] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[24]_i_1_n_7 ),
        .Q(sum_V_11_reg_479_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[24]_i_1 
       (.CI(\sum_V_11_reg_479_reg[20]_i_1_n_0 ),
        .CO({\sum_V_11_reg_479_reg[24]_i_1_n_0 ,\sum_V_11_reg_479_reg[24]_i_1_n_1 ,\sum_V_11_reg_479_reg[24]_i_1_n_2 ,\sum_V_11_reg_479_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 }),
        .O({\sum_V_11_reg_479_reg[24]_i_1_n_4 ,\sum_V_11_reg_479_reg[24]_i_1_n_5 ,\sum_V_11_reg_479_reg[24]_i_1_n_6 ,\sum_V_11_reg_479_reg[24]_i_1_n_7 }),
        .S({\sum_V_11_reg_479[24]_i_2_n_0 ,\sum_V_11_reg_479[24]_i_3_n_0 ,\sum_V_11_reg_479[24]_i_4_n_0 ,\sum_V_11_reg_479[24]_i_5_n_0 }));
  FDRE \sum_V_11_reg_479_reg[25] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[24]_i_1_n_6 ),
        .Q(sum_V_11_reg_479_reg[25]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[26] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[24]_i_1_n_5 ),
        .Q(sum_V_11_reg_479_reg[26]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[27] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[24]_i_1_n_4 ),
        .Q(sum_V_11_reg_479_reg[27]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[28] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[28]_i_1_n_7 ),
        .Q(sum_V_11_reg_479_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[28]_i_1 
       (.CI(\sum_V_11_reg_479_reg[24]_i_1_n_0 ),
        .CO({\NLW_sum_V_11_reg_479_reg[28]_i_1_CO_UNCONNECTED [3],\sum_V_11_reg_479_reg[28]_i_1_n_1 ,\sum_V_11_reg_479_reg[28]_i_1_n_2 ,\sum_V_11_reg_479_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 }),
        .O({\sum_V_11_reg_479_reg[28]_i_1_n_4 ,\sum_V_11_reg_479_reg[28]_i_1_n_5 ,\sum_V_11_reg_479_reg[28]_i_1_n_6 ,\sum_V_11_reg_479_reg[28]_i_1_n_7 }),
        .S({\sum_V_11_reg_479[28]_i_2_n_0 ,\sum_V_11_reg_479[28]_i_3_n_0 ,\sum_V_11_reg_479[28]_i_4_n_0 ,\sum_V_11_reg_479[28]_i_5_n_0 }));
  FDRE \sum_V_11_reg_479_reg[29] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[28]_i_1_n_6 ),
        .Q(sum_V_11_reg_479_reg[29]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[2] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[0]_i_2_n_5 ),
        .Q(sum_V_11_reg_479_reg[2]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[30] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[28]_i_1_n_5 ),
        .Q(sum_V_11_reg_479_reg[30]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[31] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[28]_i_1_n_4 ),
        .Q(sum_V_11_reg_479_reg[31]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[3] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[0]_i_2_n_4 ),
        .Q(sum_V_11_reg_479_reg[3]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[4] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[4]_i_1_n_7 ),
        .Q(sum_V_11_reg_479_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[4]_i_1 
       (.CI(\sum_V_11_reg_479_reg[0]_i_2_n_0 ),
        .CO({\sum_V_11_reg_479_reg[4]_i_1_n_0 ,\sum_V_11_reg_479_reg[4]_i_1_n_1 ,\sum_V_11_reg_479_reg[4]_i_1_n_2 ,\sum_V_11_reg_479_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_11_reg_479[4]_i_2_n_0 ,\sum_V_11_reg_479[4]_i_3_n_0 ,\sum_V_11_reg_479[4]_i_4_n_0 ,\sum_V_11_reg_479[4]_i_5_n_0 }),
        .O({\sum_V_11_reg_479_reg[4]_i_1_n_4 ,\sum_V_11_reg_479_reg[4]_i_1_n_5 ,\sum_V_11_reg_479_reg[4]_i_1_n_6 ,\sum_V_11_reg_479_reg[4]_i_1_n_7 }),
        .S({\sum_V_11_reg_479[4]_i_6_n_0 ,\sum_V_11_reg_479[4]_i_7_n_0 ,\sum_V_11_reg_479[4]_i_8_n_0 ,\sum_V_11_reg_479[4]_i_9_n_0 }));
  FDRE \sum_V_11_reg_479_reg[5] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[4]_i_1_n_6 ),
        .Q(sum_V_11_reg_479_reg[5]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[6] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[4]_i_1_n_5 ),
        .Q(sum_V_11_reg_479_reg[6]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[7] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[4]_i_1_n_4 ),
        .Q(sum_V_11_reg_479_reg[7]),
        .R(1'b0));
  FDRE \sum_V_11_reg_479_reg[8] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[8]_i_1_n_7 ),
        .Q(sum_V_11_reg_479_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_11_reg_479_reg[8]_i_1 
       (.CI(\sum_V_11_reg_479_reg[4]_i_1_n_0 ),
        .CO({\sum_V_11_reg_479_reg[8]_i_1_n_0 ,\sum_V_11_reg_479_reg[8]_i_1_n_1 ,\sum_V_11_reg_479_reg[8]_i_1_n_2 ,\sum_V_11_reg_479_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 ,\sum_V_11_reg_479[8]_i_2_n_0 }),
        .O({\sum_V_11_reg_479_reg[8]_i_1_n_4 ,\sum_V_11_reg_479_reg[8]_i_1_n_5 ,\sum_V_11_reg_479_reg[8]_i_1_n_6 ,\sum_V_11_reg_479_reg[8]_i_1_n_7 }),
        .S({\sum_V_11_reg_479[8]_i_3_n_0 ,\sum_V_11_reg_479[8]_i_4_n_0 ,\sum_V_11_reg_479[8]_i_5_n_0 ,\sum_V_11_reg_479[8]_i_6_n_0 }));
  FDRE \sum_V_11_reg_479_reg[9] 
       (.C(ap_clk),
        .CE(\sum_V_11_reg_479[0]_i_1_n_0 ),
        .D(\sum_V_11_reg_479_reg[8]_i_1_n_6 ),
        .Q(sum_V_11_reg_479_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[11]_i_2 
       (.I0(sum_V_12_reg_512[11]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[11]_i_3 
       (.I0(sum_V_12_reg_512[10]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[11]_i_4 
       (.I0(sum_V_12_reg_512[9]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[11]_i_5 
       (.I0(sum_V_12_reg_512[8]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[11]_i_6 
       (.I0(sum_V_12_reg_512[11]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[11]),
        .O(\sum_V_12_reg_512[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[11]_i_7 
       (.I0(sum_V_12_reg_512[10]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[10]),
        .O(\sum_V_12_reg_512[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[11]_i_8 
       (.I0(sum_V_12_reg_512[9]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[9]),
        .O(\sum_V_12_reg_512[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[11]_i_9 
       (.I0(sum_V_12_reg_512[8]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[8]),
        .O(\sum_V_12_reg_512[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[15]_i_2 
       (.I0(sum_V_12_reg_512[15]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[15]_i_3 
       (.I0(sum_V_12_reg_512[14]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[15]_i_4 
       (.I0(sum_V_12_reg_512[13]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[15]_i_5 
       (.I0(sum_V_12_reg_512[12]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[15]_i_6 
       (.I0(sum_V_12_reg_512[15]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[15]),
        .O(\sum_V_12_reg_512[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[15]_i_7 
       (.I0(sum_V_12_reg_512[14]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[14]),
        .O(\sum_V_12_reg_512[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[15]_i_8 
       (.I0(sum_V_12_reg_512[13]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[13]),
        .O(\sum_V_12_reg_512[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[15]_i_9 
       (.I0(sum_V_12_reg_512[12]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[12]),
        .O(\sum_V_12_reg_512[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[19]_i_2 
       (.I0(sum_V_12_reg_512[19]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[19]_i_3 
       (.I0(sum_V_12_reg_512[18]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[19]_i_4 
       (.I0(sum_V_12_reg_512[17]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[19]_i_5 
       (.I0(sum_V_12_reg_512[16]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[19]_i_6 
       (.I0(sum_V_12_reg_512[19]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[19]),
        .O(\sum_V_12_reg_512[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[19]_i_7 
       (.I0(sum_V_12_reg_512[18]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[18]),
        .O(\sum_V_12_reg_512[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[19]_i_8 
       (.I0(sum_V_12_reg_512[17]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[17]),
        .O(\sum_V_12_reg_512[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[19]_i_9 
       (.I0(sum_V_12_reg_512[16]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[16]),
        .O(\sum_V_12_reg_512[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[23]_i_2 
       (.I0(sum_V_12_reg_512[23]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[23]_i_3 
       (.I0(sum_V_12_reg_512[22]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[23]_i_4 
       (.I0(sum_V_12_reg_512[21]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[23]_i_5 
       (.I0(sum_V_12_reg_512[20]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[23]_i_6 
       (.I0(sum_V_12_reg_512[23]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[23]),
        .O(\sum_V_12_reg_512[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[23]_i_7 
       (.I0(sum_V_12_reg_512[22]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[22]),
        .O(\sum_V_12_reg_512[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[23]_i_8 
       (.I0(sum_V_12_reg_512[21]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[21]),
        .O(\sum_V_12_reg_512[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[23]_i_9 
       (.I0(sum_V_12_reg_512[20]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[20]),
        .O(\sum_V_12_reg_512[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[27]_i_2 
       (.I0(sum_V_12_reg_512[27]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[27]_i_3 
       (.I0(sum_V_12_reg_512[26]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[27]_i_4 
       (.I0(sum_V_12_reg_512[25]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[27]_i_5 
       (.I0(sum_V_12_reg_512[24]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[27]_i_6 
       (.I0(sum_V_12_reg_512[27]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[27]),
        .O(\sum_V_12_reg_512[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[27]_i_7 
       (.I0(sum_V_12_reg_512[26]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[26]),
        .O(\sum_V_12_reg_512[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[27]_i_8 
       (.I0(sum_V_12_reg_512[25]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[25]),
        .O(\sum_V_12_reg_512[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[27]_i_9 
       (.I0(sum_V_12_reg_512[24]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[24]),
        .O(\sum_V_12_reg_512[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sum_V_12_reg_512[31]_i_1 
       (.I0(icmp_ln76_5_fu_1957_p2),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state41),
        .O(\sum_V_12_reg_512[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[31]_i_3 
       (.I0(sum_V_12_reg_512[30]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[31]_i_4 
       (.I0(sum_V_12_reg_512[29]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[31]_i_5 
       (.I0(sum_V_12_reg_512[28]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[31]_i_6 
       (.I0(sum_V_12_reg_512[31]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[31]),
        .O(\sum_V_12_reg_512[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[31]_i_7 
       (.I0(sum_V_12_reg_512[30]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[30]),
        .O(\sum_V_12_reg_512[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[31]_i_8 
       (.I0(sum_V_12_reg_512[29]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[29]),
        .O(\sum_V_12_reg_512[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[31]_i_9 
       (.I0(sum_V_12_reg_512[28]),
        .I1(sub_ln840_6_reg_3295[8]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[28]),
        .O(\sum_V_12_reg_512[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[3]_i_2 
       (.I0(sum_V_12_reg_512[3]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[3]_i_3 
       (.I0(sum_V_12_reg_512[2]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[3]_i_4 
       (.I0(sum_V_12_reg_512[1]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[3]_i_5 
       (.I0(sum_V_12_reg_512[0]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[3]_i_6 
       (.I0(sum_V_12_reg_512[3]),
        .I1(sub_ln840_6_reg_3295[3]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[3]),
        .O(\sum_V_12_reg_512[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[3]_i_7 
       (.I0(sum_V_12_reg_512[2]),
        .I1(sub_ln840_6_reg_3295[2]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[2]),
        .O(\sum_V_12_reg_512[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[3]_i_8 
       (.I0(sum_V_12_reg_512[1]),
        .I1(sub_ln840_6_reg_3295[1]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[1]),
        .O(\sum_V_12_reg_512[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[3]_i_9 
       (.I0(sum_V_12_reg_512[0]),
        .I1(sub_ln840_6_reg_3295[0]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[0]),
        .O(\sum_V_12_reg_512[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[7]_i_2 
       (.I0(sum_V_12_reg_512[7]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[7]_i_3 
       (.I0(sum_V_12_reg_512[6]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[7]_i_4 
       (.I0(sum_V_12_reg_512[5]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_12_reg_512[7]_i_5 
       (.I0(sum_V_12_reg_512[4]),
        .I1(icmp_ln76_5_fu_1957_p2),
        .I2(ap_CS_fsm_state34),
        .O(\sum_V_12_reg_512[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[7]_i_6 
       (.I0(sum_V_12_reg_512[7]),
        .I1(sub_ln840_6_reg_3295[7]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[7]),
        .O(\sum_V_12_reg_512[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[7]_i_7 
       (.I0(sum_V_12_reg_512[6]),
        .I1(sub_ln840_6_reg_3295[6]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[6]),
        .O(\sum_V_12_reg_512[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[7]_i_8 
       (.I0(sum_V_12_reg_512[5]),
        .I1(sub_ln840_6_reg_3295[5]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[5]),
        .O(\sum_V_12_reg_512[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_12_reg_512[7]_i_9 
       (.I0(sum_V_12_reg_512[4]),
        .I1(sub_ln840_6_reg_3295[4]),
        .I2(icmp_ln1002_6_reg_3300),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm133_out),
        .I5(sum_V_11_reg_479_reg[4]),
        .O(\sum_V_12_reg_512[7]_i_9_n_0 ));
  FDRE \sum_V_12_reg_512_reg[0] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[3]_i_1_n_7 ),
        .Q(sum_V_12_reg_512[0]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[10] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[11]_i_1_n_5 ),
        .Q(sum_V_12_reg_512[10]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[11] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[11]_i_1_n_4 ),
        .Q(sum_V_12_reg_512[11]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[11]_i_1 
       (.CI(\sum_V_12_reg_512_reg[7]_i_1_n_0 ),
        .CO({\sum_V_12_reg_512_reg[11]_i_1_n_0 ,\sum_V_12_reg_512_reg[11]_i_1_n_1 ,\sum_V_12_reg_512_reg[11]_i_1_n_2 ,\sum_V_12_reg_512_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_12_reg_512[11]_i_2_n_0 ,\sum_V_12_reg_512[11]_i_3_n_0 ,\sum_V_12_reg_512[11]_i_4_n_0 ,\sum_V_12_reg_512[11]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[11]_i_1_n_4 ,\sum_V_12_reg_512_reg[11]_i_1_n_5 ,\sum_V_12_reg_512_reg[11]_i_1_n_6 ,\sum_V_12_reg_512_reg[11]_i_1_n_7 }),
        .S({\sum_V_12_reg_512[11]_i_6_n_0 ,\sum_V_12_reg_512[11]_i_7_n_0 ,\sum_V_12_reg_512[11]_i_8_n_0 ,\sum_V_12_reg_512[11]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[12] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[15]_i_1_n_7 ),
        .Q(sum_V_12_reg_512[12]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[13] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[15]_i_1_n_6 ),
        .Q(sum_V_12_reg_512[13]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[14] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[15]_i_1_n_5 ),
        .Q(sum_V_12_reg_512[14]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[15] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[15]_i_1_n_4 ),
        .Q(sum_V_12_reg_512[15]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[15]_i_1 
       (.CI(\sum_V_12_reg_512_reg[11]_i_1_n_0 ),
        .CO({\sum_V_12_reg_512_reg[15]_i_1_n_0 ,\sum_V_12_reg_512_reg[15]_i_1_n_1 ,\sum_V_12_reg_512_reg[15]_i_1_n_2 ,\sum_V_12_reg_512_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_12_reg_512[15]_i_2_n_0 ,\sum_V_12_reg_512[15]_i_3_n_0 ,\sum_V_12_reg_512[15]_i_4_n_0 ,\sum_V_12_reg_512[15]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[15]_i_1_n_4 ,\sum_V_12_reg_512_reg[15]_i_1_n_5 ,\sum_V_12_reg_512_reg[15]_i_1_n_6 ,\sum_V_12_reg_512_reg[15]_i_1_n_7 }),
        .S({\sum_V_12_reg_512[15]_i_6_n_0 ,\sum_V_12_reg_512[15]_i_7_n_0 ,\sum_V_12_reg_512[15]_i_8_n_0 ,\sum_V_12_reg_512[15]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[16] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[19]_i_1_n_7 ),
        .Q(sum_V_12_reg_512[16]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[17] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[19]_i_1_n_6 ),
        .Q(sum_V_12_reg_512[17]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[18] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[19]_i_1_n_5 ),
        .Q(sum_V_12_reg_512[18]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[19] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[19]_i_1_n_4 ),
        .Q(sum_V_12_reg_512[19]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[19]_i_1 
       (.CI(\sum_V_12_reg_512_reg[15]_i_1_n_0 ),
        .CO({\sum_V_12_reg_512_reg[19]_i_1_n_0 ,\sum_V_12_reg_512_reg[19]_i_1_n_1 ,\sum_V_12_reg_512_reg[19]_i_1_n_2 ,\sum_V_12_reg_512_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_12_reg_512[19]_i_2_n_0 ,\sum_V_12_reg_512[19]_i_3_n_0 ,\sum_V_12_reg_512[19]_i_4_n_0 ,\sum_V_12_reg_512[19]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[19]_i_1_n_4 ,\sum_V_12_reg_512_reg[19]_i_1_n_5 ,\sum_V_12_reg_512_reg[19]_i_1_n_6 ,\sum_V_12_reg_512_reg[19]_i_1_n_7 }),
        .S({\sum_V_12_reg_512[19]_i_6_n_0 ,\sum_V_12_reg_512[19]_i_7_n_0 ,\sum_V_12_reg_512[19]_i_8_n_0 ,\sum_V_12_reg_512[19]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[1] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[3]_i_1_n_6 ),
        .Q(sum_V_12_reg_512[1]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[20] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[23]_i_1_n_7 ),
        .Q(sum_V_12_reg_512[20]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[21] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[23]_i_1_n_6 ),
        .Q(sum_V_12_reg_512[21]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[22] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[23]_i_1_n_5 ),
        .Q(sum_V_12_reg_512[22]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[23] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[23]_i_1_n_4 ),
        .Q(sum_V_12_reg_512[23]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[23]_i_1 
       (.CI(\sum_V_12_reg_512_reg[19]_i_1_n_0 ),
        .CO({\sum_V_12_reg_512_reg[23]_i_1_n_0 ,\sum_V_12_reg_512_reg[23]_i_1_n_1 ,\sum_V_12_reg_512_reg[23]_i_1_n_2 ,\sum_V_12_reg_512_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_12_reg_512[23]_i_2_n_0 ,\sum_V_12_reg_512[23]_i_3_n_0 ,\sum_V_12_reg_512[23]_i_4_n_0 ,\sum_V_12_reg_512[23]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[23]_i_1_n_4 ,\sum_V_12_reg_512_reg[23]_i_1_n_5 ,\sum_V_12_reg_512_reg[23]_i_1_n_6 ,\sum_V_12_reg_512_reg[23]_i_1_n_7 }),
        .S({\sum_V_12_reg_512[23]_i_6_n_0 ,\sum_V_12_reg_512[23]_i_7_n_0 ,\sum_V_12_reg_512[23]_i_8_n_0 ,\sum_V_12_reg_512[23]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[24] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[27]_i_1_n_7 ),
        .Q(sum_V_12_reg_512[24]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[25] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[27]_i_1_n_6 ),
        .Q(sum_V_12_reg_512[25]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[26] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[27]_i_1_n_5 ),
        .Q(sum_V_12_reg_512[26]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[27] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[27]_i_1_n_4 ),
        .Q(sum_V_12_reg_512[27]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[27]_i_1 
       (.CI(\sum_V_12_reg_512_reg[23]_i_1_n_0 ),
        .CO({\sum_V_12_reg_512_reg[27]_i_1_n_0 ,\sum_V_12_reg_512_reg[27]_i_1_n_1 ,\sum_V_12_reg_512_reg[27]_i_1_n_2 ,\sum_V_12_reg_512_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_12_reg_512[27]_i_2_n_0 ,\sum_V_12_reg_512[27]_i_3_n_0 ,\sum_V_12_reg_512[27]_i_4_n_0 ,\sum_V_12_reg_512[27]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[27]_i_1_n_4 ,\sum_V_12_reg_512_reg[27]_i_1_n_5 ,\sum_V_12_reg_512_reg[27]_i_1_n_6 ,\sum_V_12_reg_512_reg[27]_i_1_n_7 }),
        .S({\sum_V_12_reg_512[27]_i_6_n_0 ,\sum_V_12_reg_512[27]_i_7_n_0 ,\sum_V_12_reg_512[27]_i_8_n_0 ,\sum_V_12_reg_512[27]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[28] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[31]_i_2_n_7 ),
        .Q(sum_V_12_reg_512[28]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[29] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[31]_i_2_n_6 ),
        .Q(sum_V_12_reg_512[29]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[2] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[3]_i_1_n_5 ),
        .Q(sum_V_12_reg_512[2]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[30] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[31]_i_2_n_5 ),
        .Q(sum_V_12_reg_512[30]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[31] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[31]_i_2_n_4 ),
        .Q(sum_V_12_reg_512[31]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[31]_i_2 
       (.CI(\sum_V_12_reg_512_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_V_12_reg_512_reg[31]_i_2_CO_UNCONNECTED [3],\sum_V_12_reg_512_reg[31]_i_2_n_1 ,\sum_V_12_reg_512_reg[31]_i_2_n_2 ,\sum_V_12_reg_512_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_12_reg_512[31]_i_3_n_0 ,\sum_V_12_reg_512[31]_i_4_n_0 ,\sum_V_12_reg_512[31]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[31]_i_2_n_4 ,\sum_V_12_reg_512_reg[31]_i_2_n_5 ,\sum_V_12_reg_512_reg[31]_i_2_n_6 ,\sum_V_12_reg_512_reg[31]_i_2_n_7 }),
        .S({\sum_V_12_reg_512[31]_i_6_n_0 ,\sum_V_12_reg_512[31]_i_7_n_0 ,\sum_V_12_reg_512[31]_i_8_n_0 ,\sum_V_12_reg_512[31]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[3] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[3]_i_1_n_4 ),
        .Q(sum_V_12_reg_512[3]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_12_reg_512_reg[3]_i_1_n_0 ,\sum_V_12_reg_512_reg[3]_i_1_n_1 ,\sum_V_12_reg_512_reg[3]_i_1_n_2 ,\sum_V_12_reg_512_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_12_reg_512[3]_i_2_n_0 ,\sum_V_12_reg_512[3]_i_3_n_0 ,\sum_V_12_reg_512[3]_i_4_n_0 ,\sum_V_12_reg_512[3]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[3]_i_1_n_4 ,\sum_V_12_reg_512_reg[3]_i_1_n_5 ,\sum_V_12_reg_512_reg[3]_i_1_n_6 ,\sum_V_12_reg_512_reg[3]_i_1_n_7 }),
        .S({\sum_V_12_reg_512[3]_i_6_n_0 ,\sum_V_12_reg_512[3]_i_7_n_0 ,\sum_V_12_reg_512[3]_i_8_n_0 ,\sum_V_12_reg_512[3]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[4] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[7]_i_1_n_7 ),
        .Q(sum_V_12_reg_512[4]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[5] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[7]_i_1_n_6 ),
        .Q(sum_V_12_reg_512[5]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[6] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[7]_i_1_n_5 ),
        .Q(sum_V_12_reg_512[6]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[7] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[7]_i_1_n_4 ),
        .Q(sum_V_12_reg_512[7]),
        .R(1'b0));
  CARRY4 \sum_V_12_reg_512_reg[7]_i_1 
       (.CI(\sum_V_12_reg_512_reg[3]_i_1_n_0 ),
        .CO({\sum_V_12_reg_512_reg[7]_i_1_n_0 ,\sum_V_12_reg_512_reg[7]_i_1_n_1 ,\sum_V_12_reg_512_reg[7]_i_1_n_2 ,\sum_V_12_reg_512_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_12_reg_512[7]_i_2_n_0 ,\sum_V_12_reg_512[7]_i_3_n_0 ,\sum_V_12_reg_512[7]_i_4_n_0 ,\sum_V_12_reg_512[7]_i_5_n_0 }),
        .O({\sum_V_12_reg_512_reg[7]_i_1_n_4 ,\sum_V_12_reg_512_reg[7]_i_1_n_5 ,\sum_V_12_reg_512_reg[7]_i_1_n_6 ,\sum_V_12_reg_512_reg[7]_i_1_n_7 }),
        .S({\sum_V_12_reg_512[7]_i_6_n_0 ,\sum_V_12_reg_512[7]_i_7_n_0 ,\sum_V_12_reg_512[7]_i_8_n_0 ,\sum_V_12_reg_512[7]_i_9_n_0 }));
  FDRE \sum_V_12_reg_512_reg[8] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[11]_i_1_n_7 ),
        .Q(sum_V_12_reg_512[8]),
        .R(1'b0));
  FDRE \sum_V_12_reg_512_reg[9] 
       (.C(ap_clk),
        .CE(\sum_V_12_reg_512[31]_i_1_n_0 ),
        .D(\sum_V_12_reg_512_reg[11]_i_1_n_6 ),
        .Q(sum_V_12_reg_512[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[11]_i_2 
       (.I0(sum_V_14_reg_545[11]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[11]_i_3 
       (.I0(sum_V_14_reg_545[10]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[11]_i_4 
       (.I0(sum_V_14_reg_545[9]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[11]_i_5 
       (.I0(sum_V_14_reg_545[8]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[11]_i_6 
       (.I0(sum_V_14_reg_545[11]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[11]),
        .O(\sum_V_14_reg_545[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[11]_i_7 
       (.I0(sum_V_14_reg_545[10]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[10]),
        .O(\sum_V_14_reg_545[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[11]_i_8 
       (.I0(sum_V_14_reg_545[9]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[9]),
        .O(\sum_V_14_reg_545[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[11]_i_9 
       (.I0(sum_V_14_reg_545[8]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[8]),
        .O(\sum_V_14_reg_545[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[15]_i_2 
       (.I0(sum_V_14_reg_545[15]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[15]_i_3 
       (.I0(sum_V_14_reg_545[14]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[15]_i_4 
       (.I0(sum_V_14_reg_545[13]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[15]_i_5 
       (.I0(sum_V_14_reg_545[12]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[15]_i_6 
       (.I0(sum_V_14_reg_545[15]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[15]),
        .O(\sum_V_14_reg_545[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[15]_i_7 
       (.I0(sum_V_14_reg_545[14]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[14]),
        .O(\sum_V_14_reg_545[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[15]_i_8 
       (.I0(sum_V_14_reg_545[13]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[13]),
        .O(\sum_V_14_reg_545[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[15]_i_9 
       (.I0(sum_V_14_reg_545[12]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[12]),
        .O(\sum_V_14_reg_545[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[19]_i_2 
       (.I0(sum_V_14_reg_545[19]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[19]_i_3 
       (.I0(sum_V_14_reg_545[18]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[19]_i_4 
       (.I0(sum_V_14_reg_545[17]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[19]_i_5 
       (.I0(sum_V_14_reg_545[16]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[19]_i_6 
       (.I0(sum_V_14_reg_545[19]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[19]),
        .O(\sum_V_14_reg_545[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[19]_i_7 
       (.I0(sum_V_14_reg_545[18]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[18]),
        .O(\sum_V_14_reg_545[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[19]_i_8 
       (.I0(sum_V_14_reg_545[17]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[17]),
        .O(\sum_V_14_reg_545[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[19]_i_9 
       (.I0(sum_V_14_reg_545[16]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[16]),
        .O(\sum_V_14_reg_545[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[23]_i_2 
       (.I0(sum_V_14_reg_545[23]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[23]_i_3 
       (.I0(sum_V_14_reg_545[22]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[23]_i_4 
       (.I0(sum_V_14_reg_545[21]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[23]_i_5 
       (.I0(sum_V_14_reg_545[20]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[23]_i_6 
       (.I0(sum_V_14_reg_545[23]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[23]),
        .O(\sum_V_14_reg_545[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[23]_i_7 
       (.I0(sum_V_14_reg_545[22]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[22]),
        .O(\sum_V_14_reg_545[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[23]_i_8 
       (.I0(sum_V_14_reg_545[21]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[21]),
        .O(\sum_V_14_reg_545[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[23]_i_9 
       (.I0(sum_V_14_reg_545[20]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[20]),
        .O(\sum_V_14_reg_545[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[27]_i_2 
       (.I0(sum_V_14_reg_545[27]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[27]_i_3 
       (.I0(sum_V_14_reg_545[26]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[27]_i_4 
       (.I0(sum_V_14_reg_545[25]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[27]_i_5 
       (.I0(sum_V_14_reg_545[24]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[27]_i_6 
       (.I0(sum_V_14_reg_545[27]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[27]),
        .O(\sum_V_14_reg_545[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[27]_i_7 
       (.I0(sum_V_14_reg_545[26]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[26]),
        .O(\sum_V_14_reg_545[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[27]_i_8 
       (.I0(sum_V_14_reg_545[25]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[25]),
        .O(\sum_V_14_reg_545[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[27]_i_9 
       (.I0(sum_V_14_reg_545[24]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[24]),
        .O(\sum_V_14_reg_545[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sum_V_14_reg_545[31]_i_1 
       (.I0(icmp_ln76_6_fu_2145_p2),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state45),
        .O(\sum_V_14_reg_545[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[31]_i_3 
       (.I0(sum_V_14_reg_545[30]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[31]_i_4 
       (.I0(sum_V_14_reg_545[29]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[31]_i_5 
       (.I0(sum_V_14_reg_545[28]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[31]_i_6 
       (.I0(sum_V_14_reg_545[31]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[31]),
        .O(\sum_V_14_reg_545[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[31]_i_7 
       (.I0(sum_V_14_reg_545[30]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[30]),
        .O(\sum_V_14_reg_545[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[31]_i_8 
       (.I0(sum_V_14_reg_545[29]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[29]),
        .O(\sum_V_14_reg_545[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[31]_i_9 
       (.I0(sum_V_14_reg_545[28]),
        .I1(sub_ln840_7_reg_3337[8]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[28]),
        .O(\sum_V_14_reg_545[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[3]_i_2 
       (.I0(sum_V_14_reg_545[3]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[3]_i_3 
       (.I0(sum_V_14_reg_545[2]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[3]_i_4 
       (.I0(sum_V_14_reg_545[1]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[3]_i_5 
       (.I0(sum_V_14_reg_545[0]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[3]_i_6 
       (.I0(sum_V_14_reg_545[3]),
        .I1(sub_ln840_7_reg_3337[3]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[3]),
        .O(\sum_V_14_reg_545[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[3]_i_7 
       (.I0(sum_V_14_reg_545[2]),
        .I1(sub_ln840_7_reg_3337[2]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[2]),
        .O(\sum_V_14_reg_545[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[3]_i_8 
       (.I0(sum_V_14_reg_545[1]),
        .I1(sub_ln840_7_reg_3337[1]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[1]),
        .O(\sum_V_14_reg_545[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[3]_i_9 
       (.I0(sum_V_14_reg_545[0]),
        .I1(sub_ln840_7_reg_3337[0]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[0]),
        .O(\sum_V_14_reg_545[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[7]_i_2 
       (.I0(sum_V_14_reg_545[7]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[7]_i_3 
       (.I0(sum_V_14_reg_545[6]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[7]_i_4 
       (.I0(sum_V_14_reg_545[5]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_14_reg_545[7]_i_5 
       (.I0(sum_V_14_reg_545[4]),
        .I1(icmp_ln76_6_fu_2145_p2),
        .I2(ap_CS_fsm_state38),
        .O(\sum_V_14_reg_545[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[7]_i_6 
       (.I0(sum_V_14_reg_545[7]),
        .I1(sub_ln840_7_reg_3337[7]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[7]),
        .O(\sum_V_14_reg_545[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[7]_i_7 
       (.I0(sum_V_14_reg_545[6]),
        .I1(sub_ln840_7_reg_3337[6]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[6]),
        .O(\sum_V_14_reg_545[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[7]_i_8 
       (.I0(sum_V_14_reg_545[5]),
        .I1(sub_ln840_7_reg_3337[5]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[5]),
        .O(\sum_V_14_reg_545[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_14_reg_545[7]_i_9 
       (.I0(sum_V_14_reg_545[4]),
        .I1(sub_ln840_7_reg_3337[4]),
        .I2(icmp_ln1002_7_reg_3342),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm129_out),
        .I5(sum_V_12_reg_512[4]),
        .O(\sum_V_14_reg_545[7]_i_9_n_0 ));
  FDRE \sum_V_14_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[3]_i_1_n_7 ),
        .Q(sum_V_14_reg_545[0]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[10] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[11]_i_1_n_5 ),
        .Q(sum_V_14_reg_545[10]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[11] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[11]_i_1_n_4 ),
        .Q(sum_V_14_reg_545[11]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[11]_i_1 
       (.CI(\sum_V_14_reg_545_reg[7]_i_1_n_0 ),
        .CO({\sum_V_14_reg_545_reg[11]_i_1_n_0 ,\sum_V_14_reg_545_reg[11]_i_1_n_1 ,\sum_V_14_reg_545_reg[11]_i_1_n_2 ,\sum_V_14_reg_545_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_14_reg_545[11]_i_2_n_0 ,\sum_V_14_reg_545[11]_i_3_n_0 ,\sum_V_14_reg_545[11]_i_4_n_0 ,\sum_V_14_reg_545[11]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[11]_i_1_n_4 ,\sum_V_14_reg_545_reg[11]_i_1_n_5 ,\sum_V_14_reg_545_reg[11]_i_1_n_6 ,\sum_V_14_reg_545_reg[11]_i_1_n_7 }),
        .S({\sum_V_14_reg_545[11]_i_6_n_0 ,\sum_V_14_reg_545[11]_i_7_n_0 ,\sum_V_14_reg_545[11]_i_8_n_0 ,\sum_V_14_reg_545[11]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[12] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[15]_i_1_n_7 ),
        .Q(sum_V_14_reg_545[12]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[13] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[15]_i_1_n_6 ),
        .Q(sum_V_14_reg_545[13]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[14] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[15]_i_1_n_5 ),
        .Q(sum_V_14_reg_545[14]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[15] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[15]_i_1_n_4 ),
        .Q(sum_V_14_reg_545[15]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[15]_i_1 
       (.CI(\sum_V_14_reg_545_reg[11]_i_1_n_0 ),
        .CO({\sum_V_14_reg_545_reg[15]_i_1_n_0 ,\sum_V_14_reg_545_reg[15]_i_1_n_1 ,\sum_V_14_reg_545_reg[15]_i_1_n_2 ,\sum_V_14_reg_545_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_14_reg_545[15]_i_2_n_0 ,\sum_V_14_reg_545[15]_i_3_n_0 ,\sum_V_14_reg_545[15]_i_4_n_0 ,\sum_V_14_reg_545[15]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[15]_i_1_n_4 ,\sum_V_14_reg_545_reg[15]_i_1_n_5 ,\sum_V_14_reg_545_reg[15]_i_1_n_6 ,\sum_V_14_reg_545_reg[15]_i_1_n_7 }),
        .S({\sum_V_14_reg_545[15]_i_6_n_0 ,\sum_V_14_reg_545[15]_i_7_n_0 ,\sum_V_14_reg_545[15]_i_8_n_0 ,\sum_V_14_reg_545[15]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[16] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[19]_i_1_n_7 ),
        .Q(sum_V_14_reg_545[16]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[17] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[19]_i_1_n_6 ),
        .Q(sum_V_14_reg_545[17]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[18] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[19]_i_1_n_5 ),
        .Q(sum_V_14_reg_545[18]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[19] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[19]_i_1_n_4 ),
        .Q(sum_V_14_reg_545[19]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[19]_i_1 
       (.CI(\sum_V_14_reg_545_reg[15]_i_1_n_0 ),
        .CO({\sum_V_14_reg_545_reg[19]_i_1_n_0 ,\sum_V_14_reg_545_reg[19]_i_1_n_1 ,\sum_V_14_reg_545_reg[19]_i_1_n_2 ,\sum_V_14_reg_545_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_14_reg_545[19]_i_2_n_0 ,\sum_V_14_reg_545[19]_i_3_n_0 ,\sum_V_14_reg_545[19]_i_4_n_0 ,\sum_V_14_reg_545[19]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[19]_i_1_n_4 ,\sum_V_14_reg_545_reg[19]_i_1_n_5 ,\sum_V_14_reg_545_reg[19]_i_1_n_6 ,\sum_V_14_reg_545_reg[19]_i_1_n_7 }),
        .S({\sum_V_14_reg_545[19]_i_6_n_0 ,\sum_V_14_reg_545[19]_i_7_n_0 ,\sum_V_14_reg_545[19]_i_8_n_0 ,\sum_V_14_reg_545[19]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[1] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[3]_i_1_n_6 ),
        .Q(sum_V_14_reg_545[1]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[20] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[23]_i_1_n_7 ),
        .Q(sum_V_14_reg_545[20]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[21] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[23]_i_1_n_6 ),
        .Q(sum_V_14_reg_545[21]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[22] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[23]_i_1_n_5 ),
        .Q(sum_V_14_reg_545[22]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[23] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[23]_i_1_n_4 ),
        .Q(sum_V_14_reg_545[23]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[23]_i_1 
       (.CI(\sum_V_14_reg_545_reg[19]_i_1_n_0 ),
        .CO({\sum_V_14_reg_545_reg[23]_i_1_n_0 ,\sum_V_14_reg_545_reg[23]_i_1_n_1 ,\sum_V_14_reg_545_reg[23]_i_1_n_2 ,\sum_V_14_reg_545_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_14_reg_545[23]_i_2_n_0 ,\sum_V_14_reg_545[23]_i_3_n_0 ,\sum_V_14_reg_545[23]_i_4_n_0 ,\sum_V_14_reg_545[23]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[23]_i_1_n_4 ,\sum_V_14_reg_545_reg[23]_i_1_n_5 ,\sum_V_14_reg_545_reg[23]_i_1_n_6 ,\sum_V_14_reg_545_reg[23]_i_1_n_7 }),
        .S({\sum_V_14_reg_545[23]_i_6_n_0 ,\sum_V_14_reg_545[23]_i_7_n_0 ,\sum_V_14_reg_545[23]_i_8_n_0 ,\sum_V_14_reg_545[23]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[24] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[27]_i_1_n_7 ),
        .Q(sum_V_14_reg_545[24]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[25] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[27]_i_1_n_6 ),
        .Q(sum_V_14_reg_545[25]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[26] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[27]_i_1_n_5 ),
        .Q(sum_V_14_reg_545[26]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[27] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[27]_i_1_n_4 ),
        .Q(sum_V_14_reg_545[27]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[27]_i_1 
       (.CI(\sum_V_14_reg_545_reg[23]_i_1_n_0 ),
        .CO({\sum_V_14_reg_545_reg[27]_i_1_n_0 ,\sum_V_14_reg_545_reg[27]_i_1_n_1 ,\sum_V_14_reg_545_reg[27]_i_1_n_2 ,\sum_V_14_reg_545_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_14_reg_545[27]_i_2_n_0 ,\sum_V_14_reg_545[27]_i_3_n_0 ,\sum_V_14_reg_545[27]_i_4_n_0 ,\sum_V_14_reg_545[27]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[27]_i_1_n_4 ,\sum_V_14_reg_545_reg[27]_i_1_n_5 ,\sum_V_14_reg_545_reg[27]_i_1_n_6 ,\sum_V_14_reg_545_reg[27]_i_1_n_7 }),
        .S({\sum_V_14_reg_545[27]_i_6_n_0 ,\sum_V_14_reg_545[27]_i_7_n_0 ,\sum_V_14_reg_545[27]_i_8_n_0 ,\sum_V_14_reg_545[27]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[28] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[31]_i_2_n_7 ),
        .Q(sum_V_14_reg_545[28]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[29] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[31]_i_2_n_6 ),
        .Q(sum_V_14_reg_545[29]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[2] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[3]_i_1_n_5 ),
        .Q(sum_V_14_reg_545[2]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[30] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[31]_i_2_n_5 ),
        .Q(sum_V_14_reg_545[30]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[31] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[31]_i_2_n_4 ),
        .Q(sum_V_14_reg_545[31]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[31]_i_2 
       (.CI(\sum_V_14_reg_545_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_V_14_reg_545_reg[31]_i_2_CO_UNCONNECTED [3],\sum_V_14_reg_545_reg[31]_i_2_n_1 ,\sum_V_14_reg_545_reg[31]_i_2_n_2 ,\sum_V_14_reg_545_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_14_reg_545[31]_i_3_n_0 ,\sum_V_14_reg_545[31]_i_4_n_0 ,\sum_V_14_reg_545[31]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[31]_i_2_n_4 ,\sum_V_14_reg_545_reg[31]_i_2_n_5 ,\sum_V_14_reg_545_reg[31]_i_2_n_6 ,\sum_V_14_reg_545_reg[31]_i_2_n_7 }),
        .S({\sum_V_14_reg_545[31]_i_6_n_0 ,\sum_V_14_reg_545[31]_i_7_n_0 ,\sum_V_14_reg_545[31]_i_8_n_0 ,\sum_V_14_reg_545[31]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[3] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[3]_i_1_n_4 ),
        .Q(sum_V_14_reg_545[3]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_14_reg_545_reg[3]_i_1_n_0 ,\sum_V_14_reg_545_reg[3]_i_1_n_1 ,\sum_V_14_reg_545_reg[3]_i_1_n_2 ,\sum_V_14_reg_545_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_14_reg_545[3]_i_2_n_0 ,\sum_V_14_reg_545[3]_i_3_n_0 ,\sum_V_14_reg_545[3]_i_4_n_0 ,\sum_V_14_reg_545[3]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[3]_i_1_n_4 ,\sum_V_14_reg_545_reg[3]_i_1_n_5 ,\sum_V_14_reg_545_reg[3]_i_1_n_6 ,\sum_V_14_reg_545_reg[3]_i_1_n_7 }),
        .S({\sum_V_14_reg_545[3]_i_6_n_0 ,\sum_V_14_reg_545[3]_i_7_n_0 ,\sum_V_14_reg_545[3]_i_8_n_0 ,\sum_V_14_reg_545[3]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[4] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[7]_i_1_n_7 ),
        .Q(sum_V_14_reg_545[4]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[5] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[7]_i_1_n_6 ),
        .Q(sum_V_14_reg_545[5]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[6] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[7]_i_1_n_5 ),
        .Q(sum_V_14_reg_545[6]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[7] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[7]_i_1_n_4 ),
        .Q(sum_V_14_reg_545[7]),
        .R(1'b0));
  CARRY4 \sum_V_14_reg_545_reg[7]_i_1 
       (.CI(\sum_V_14_reg_545_reg[3]_i_1_n_0 ),
        .CO({\sum_V_14_reg_545_reg[7]_i_1_n_0 ,\sum_V_14_reg_545_reg[7]_i_1_n_1 ,\sum_V_14_reg_545_reg[7]_i_1_n_2 ,\sum_V_14_reg_545_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_14_reg_545[7]_i_2_n_0 ,\sum_V_14_reg_545[7]_i_3_n_0 ,\sum_V_14_reg_545[7]_i_4_n_0 ,\sum_V_14_reg_545[7]_i_5_n_0 }),
        .O({\sum_V_14_reg_545_reg[7]_i_1_n_4 ,\sum_V_14_reg_545_reg[7]_i_1_n_5 ,\sum_V_14_reg_545_reg[7]_i_1_n_6 ,\sum_V_14_reg_545_reg[7]_i_1_n_7 }),
        .S({\sum_V_14_reg_545[7]_i_6_n_0 ,\sum_V_14_reg_545[7]_i_7_n_0 ,\sum_V_14_reg_545[7]_i_8_n_0 ,\sum_V_14_reg_545[7]_i_9_n_0 }));
  FDRE \sum_V_14_reg_545_reg[8] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[11]_i_1_n_7 ),
        .Q(sum_V_14_reg_545[8]),
        .R(1'b0));
  FDRE \sum_V_14_reg_545_reg[9] 
       (.C(ap_clk),
        .CE(\sum_V_14_reg_545[31]_i_1_n_0 ),
        .D(\sum_V_14_reg_545_reg[11]_i_1_n_6 ),
        .Q(sum_V_14_reg_545[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[11]_i_2 
       (.I0(tmp_s_fu_2581_p4[3]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[11]_i_3 
       (.I0(tmp_s_fu_2581_p4[2]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[11]_i_4 
       (.I0(tmp_s_fu_2581_p4[1]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[11]_i_5 
       (.I0(tmp_s_fu_2581_p4[0]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[11]_i_6 
       (.I0(tmp_s_fu_2581_p4[3]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[11]),
        .O(\sum_V_16_reg_578[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[11]_i_7 
       (.I0(tmp_s_fu_2581_p4[2]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[10]),
        .O(\sum_V_16_reg_578[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[11]_i_8 
       (.I0(tmp_s_fu_2581_p4[1]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[9]),
        .O(\sum_V_16_reg_578[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[11]_i_9 
       (.I0(tmp_s_fu_2581_p4[0]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[8]),
        .O(\sum_V_16_reg_578[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[15]_i_2 
       (.I0(tmp_s_fu_2581_p4[7]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[15]_i_3 
       (.I0(tmp_s_fu_2581_p4[6]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[15]_i_4 
       (.I0(tmp_s_fu_2581_p4[5]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[15]_i_5 
       (.I0(tmp_s_fu_2581_p4[4]),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[15]_i_6 
       (.I0(tmp_s_fu_2581_p4[7]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[15]),
        .O(\sum_V_16_reg_578[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[15]_i_7 
       (.I0(tmp_s_fu_2581_p4[6]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[14]),
        .O(\sum_V_16_reg_578[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[15]_i_8 
       (.I0(tmp_s_fu_2581_p4[5]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[13]),
        .O(\sum_V_16_reg_578[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[15]_i_9 
       (.I0(tmp_s_fu_2581_p4[4]),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[12]),
        .O(\sum_V_16_reg_578[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[19]_i_2 
       (.I0(\sum_V_16_reg_578_reg_n_0_[19] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[19]_i_3 
       (.I0(\sum_V_16_reg_578_reg_n_0_[18] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[19]_i_4 
       (.I0(\sum_V_16_reg_578_reg_n_0_[17] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[19]_i_5 
       (.I0(\sum_V_16_reg_578_reg_n_0_[16] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[19]_i_6 
       (.I0(\sum_V_16_reg_578_reg_n_0_[19] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[19]),
        .O(\sum_V_16_reg_578[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[19]_i_7 
       (.I0(\sum_V_16_reg_578_reg_n_0_[18] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[18]),
        .O(\sum_V_16_reg_578[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[19]_i_8 
       (.I0(\sum_V_16_reg_578_reg_n_0_[17] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[17]),
        .O(\sum_V_16_reg_578[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[19]_i_9 
       (.I0(\sum_V_16_reg_578_reg_n_0_[16] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[16]),
        .O(\sum_V_16_reg_578[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[23]_i_2 
       (.I0(\sum_V_16_reg_578_reg_n_0_[23] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[23]_i_3 
       (.I0(\sum_V_16_reg_578_reg_n_0_[22] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[23]_i_4 
       (.I0(\sum_V_16_reg_578_reg_n_0_[21] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[23]_i_5 
       (.I0(\sum_V_16_reg_578_reg_n_0_[20] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[23]_i_6 
       (.I0(\sum_V_16_reg_578_reg_n_0_[23] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[23]),
        .O(\sum_V_16_reg_578[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[23]_i_7 
       (.I0(\sum_V_16_reg_578_reg_n_0_[22] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[22]),
        .O(\sum_V_16_reg_578[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[23]_i_8 
       (.I0(\sum_V_16_reg_578_reg_n_0_[21] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[21]),
        .O(\sum_V_16_reg_578[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[23]_i_9 
       (.I0(\sum_V_16_reg_578_reg_n_0_[20] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[20]),
        .O(\sum_V_16_reg_578[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[27]_i_2 
       (.I0(\sum_V_16_reg_578_reg_n_0_[27] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[27]_i_3 
       (.I0(\sum_V_16_reg_578_reg_n_0_[26] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[27]_i_4 
       (.I0(\sum_V_16_reg_578_reg_n_0_[25] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[27]_i_5 
       (.I0(\sum_V_16_reg_578_reg_n_0_[24] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[27]_i_6 
       (.I0(\sum_V_16_reg_578_reg_n_0_[27] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[27]),
        .O(\sum_V_16_reg_578[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[27]_i_7 
       (.I0(\sum_V_16_reg_578_reg_n_0_[26] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[26]),
        .O(\sum_V_16_reg_578[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[27]_i_8 
       (.I0(\sum_V_16_reg_578_reg_n_0_[25] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[25]),
        .O(\sum_V_16_reg_578[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[27]_i_9 
       (.I0(\sum_V_16_reg_578_reg_n_0_[24] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[24]),
        .O(\sum_V_16_reg_578[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[31]_i_3 
       (.I0(\sum_V_16_reg_578_reg_n_0_[30] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[31]_i_4 
       (.I0(\sum_V_16_reg_578_reg_n_0_[29] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[31]_i_5 
       (.I0(\sum_V_16_reg_578_reg_n_0_[28] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[31]_i_6 
       (.I0(\sum_V_16_reg_578_reg_n_0_[31] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[31]),
        .O(\sum_V_16_reg_578[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[31]_i_7 
       (.I0(\sum_V_16_reg_578_reg_n_0_[30] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[30]),
        .O(\sum_V_16_reg_578[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[31]_i_8 
       (.I0(\sum_V_16_reg_578_reg_n_0_[29] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[29]),
        .O(\sum_V_16_reg_578[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[31]_i_9 
       (.I0(\sum_V_16_reg_578_reg_n_0_[28] ),
        .I1(sub_ln840_8_reg_3380[8]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[28]),
        .O(\sum_V_16_reg_578[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[3]_i_2 
       (.I0(\sum_V_16_reg_578_reg_n_0_[3] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[3]_i_3 
       (.I0(\sum_V_16_reg_578_reg_n_0_[2] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[3]_i_4 
       (.I0(\sum_V_16_reg_578_reg_n_0_[1] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[3]_i_5 
       (.I0(\sum_V_16_reg_578_reg_n_0_[0] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[3]_i_6 
       (.I0(\sum_V_16_reg_578_reg_n_0_[3] ),
        .I1(sub_ln840_8_reg_3380[3]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[3]),
        .O(\sum_V_16_reg_578[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[3]_i_7 
       (.I0(\sum_V_16_reg_578_reg_n_0_[2] ),
        .I1(sub_ln840_8_reg_3380[2]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[2]),
        .O(\sum_V_16_reg_578[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[3]_i_8 
       (.I0(\sum_V_16_reg_578_reg_n_0_[1] ),
        .I1(sub_ln840_8_reg_3380[1]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[1]),
        .O(\sum_V_16_reg_578[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[3]_i_9 
       (.I0(\sum_V_16_reg_578_reg_n_0_[0] ),
        .I1(sub_ln840_8_reg_3380[0]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[0]),
        .O(\sum_V_16_reg_578[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[7]_i_2 
       (.I0(\sum_V_16_reg_578_reg_n_0_[7] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[7]_i_3 
       (.I0(\sum_V_16_reg_578_reg_n_0_[6] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[7]_i_4 
       (.I0(\sum_V_16_reg_578_reg_n_0_[5] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_16_reg_578[7]_i_5 
       (.I0(\sum_V_16_reg_578_reg_n_0_[4] ),
        .I1(icmp_ln76_7_fu_2329_p2),
        .I2(ap_CS_fsm_state42),
        .O(\sum_V_16_reg_578[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[7]_i_6 
       (.I0(\sum_V_16_reg_578_reg_n_0_[7] ),
        .I1(sub_ln840_8_reg_3380[7]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[7]),
        .O(\sum_V_16_reg_578[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[7]_i_7 
       (.I0(\sum_V_16_reg_578_reg_n_0_[6] ),
        .I1(sub_ln840_8_reg_3380[6]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[6]),
        .O(\sum_V_16_reg_578[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[7]_i_8 
       (.I0(\sum_V_16_reg_578_reg_n_0_[5] ),
        .I1(sub_ln840_8_reg_3380[5]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[5]),
        .O(\sum_V_16_reg_578[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_16_reg_578[7]_i_9 
       (.I0(\sum_V_16_reg_578_reg_n_0_[4] ),
        .I1(sub_ln840_8_reg_3380[4]),
        .I2(icmp_ln1002_8_reg_3385),
        .I3(p_Result_10_fu_1906_p3),
        .I4(ap_NS_fsm1),
        .I5(sum_V_14_reg_545[4]),
        .O(\sum_V_16_reg_578[7]_i_9_n_0 ));
  FDRE \sum_V_16_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[3]_i_1_n_7 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[11]_i_1_n_5 ),
        .Q(tmp_s_fu_2581_p4[2]),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[11]_i_1_n_4 ),
        .Q(tmp_s_fu_2581_p4[3]),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[11]_i_1 
       (.CI(\sum_V_16_reg_578_reg[7]_i_1_n_0 ),
        .CO({\sum_V_16_reg_578_reg[11]_i_1_n_0 ,\sum_V_16_reg_578_reg[11]_i_1_n_1 ,\sum_V_16_reg_578_reg[11]_i_1_n_2 ,\sum_V_16_reg_578_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_16_reg_578[11]_i_2_n_0 ,\sum_V_16_reg_578[11]_i_3_n_0 ,\sum_V_16_reg_578[11]_i_4_n_0 ,\sum_V_16_reg_578[11]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[11]_i_1_n_4 ,\sum_V_16_reg_578_reg[11]_i_1_n_5 ,\sum_V_16_reg_578_reg[11]_i_1_n_6 ,\sum_V_16_reg_578_reg[11]_i_1_n_7 }),
        .S({\sum_V_16_reg_578[11]_i_6_n_0 ,\sum_V_16_reg_578[11]_i_7_n_0 ,\sum_V_16_reg_578[11]_i_8_n_0 ,\sum_V_16_reg_578[11]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[15]_i_1_n_7 ),
        .Q(tmp_s_fu_2581_p4[4]),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[15]_i_1_n_6 ),
        .Q(tmp_s_fu_2581_p4[5]),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[15]_i_1_n_5 ),
        .Q(tmp_s_fu_2581_p4[6]),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[15]_i_1_n_4 ),
        .Q(tmp_s_fu_2581_p4[7]),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[15]_i_1 
       (.CI(\sum_V_16_reg_578_reg[11]_i_1_n_0 ),
        .CO({\sum_V_16_reg_578_reg[15]_i_1_n_0 ,\sum_V_16_reg_578_reg[15]_i_1_n_1 ,\sum_V_16_reg_578_reg[15]_i_1_n_2 ,\sum_V_16_reg_578_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_16_reg_578[15]_i_2_n_0 ,\sum_V_16_reg_578[15]_i_3_n_0 ,\sum_V_16_reg_578[15]_i_4_n_0 ,\sum_V_16_reg_578[15]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[15]_i_1_n_4 ,\sum_V_16_reg_578_reg[15]_i_1_n_5 ,\sum_V_16_reg_578_reg[15]_i_1_n_6 ,\sum_V_16_reg_578_reg[15]_i_1_n_7 }),
        .S({\sum_V_16_reg_578[15]_i_6_n_0 ,\sum_V_16_reg_578[15]_i_7_n_0 ,\sum_V_16_reg_578[15]_i_8_n_0 ,\sum_V_16_reg_578[15]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[19]_i_1_n_7 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[19]_i_1_n_6 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[19]_i_1_n_5 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[19]_i_1_n_4 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[19]_i_1 
       (.CI(\sum_V_16_reg_578_reg[15]_i_1_n_0 ),
        .CO({\sum_V_16_reg_578_reg[19]_i_1_n_0 ,\sum_V_16_reg_578_reg[19]_i_1_n_1 ,\sum_V_16_reg_578_reg[19]_i_1_n_2 ,\sum_V_16_reg_578_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_16_reg_578[19]_i_2_n_0 ,\sum_V_16_reg_578[19]_i_3_n_0 ,\sum_V_16_reg_578[19]_i_4_n_0 ,\sum_V_16_reg_578[19]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[19]_i_1_n_4 ,\sum_V_16_reg_578_reg[19]_i_1_n_5 ,\sum_V_16_reg_578_reg[19]_i_1_n_6 ,\sum_V_16_reg_578_reg[19]_i_1_n_7 }),
        .S({\sum_V_16_reg_578[19]_i_6_n_0 ,\sum_V_16_reg_578[19]_i_7_n_0 ,\sum_V_16_reg_578[19]_i_8_n_0 ,\sum_V_16_reg_578[19]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[3]_i_1_n_6 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[23]_i_1_n_7 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[23]_i_1_n_6 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[23]_i_1_n_5 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[23]_i_1_n_4 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[23]_i_1 
       (.CI(\sum_V_16_reg_578_reg[19]_i_1_n_0 ),
        .CO({\sum_V_16_reg_578_reg[23]_i_1_n_0 ,\sum_V_16_reg_578_reg[23]_i_1_n_1 ,\sum_V_16_reg_578_reg[23]_i_1_n_2 ,\sum_V_16_reg_578_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_16_reg_578[23]_i_2_n_0 ,\sum_V_16_reg_578[23]_i_3_n_0 ,\sum_V_16_reg_578[23]_i_4_n_0 ,\sum_V_16_reg_578[23]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[23]_i_1_n_4 ,\sum_V_16_reg_578_reg[23]_i_1_n_5 ,\sum_V_16_reg_578_reg[23]_i_1_n_6 ,\sum_V_16_reg_578_reg[23]_i_1_n_7 }),
        .S({\sum_V_16_reg_578[23]_i_6_n_0 ,\sum_V_16_reg_578[23]_i_7_n_0 ,\sum_V_16_reg_578[23]_i_8_n_0 ,\sum_V_16_reg_578[23]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[27]_i_1_n_7 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[27]_i_1_n_6 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[27]_i_1_n_5 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[27]_i_1_n_4 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[27]_i_1 
       (.CI(\sum_V_16_reg_578_reg[23]_i_1_n_0 ),
        .CO({\sum_V_16_reg_578_reg[27]_i_1_n_0 ,\sum_V_16_reg_578_reg[27]_i_1_n_1 ,\sum_V_16_reg_578_reg[27]_i_1_n_2 ,\sum_V_16_reg_578_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_16_reg_578[27]_i_2_n_0 ,\sum_V_16_reg_578[27]_i_3_n_0 ,\sum_V_16_reg_578[27]_i_4_n_0 ,\sum_V_16_reg_578[27]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[27]_i_1_n_4 ,\sum_V_16_reg_578_reg[27]_i_1_n_5 ,\sum_V_16_reg_578_reg[27]_i_1_n_6 ,\sum_V_16_reg_578_reg[27]_i_1_n_7 }),
        .S({\sum_V_16_reg_578[27]_i_6_n_0 ,\sum_V_16_reg_578[27]_i_7_n_0 ,\sum_V_16_reg_578[27]_i_8_n_0 ,\sum_V_16_reg_578[27]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[31]_i_2_n_7 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[31]_i_2_n_6 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[3]_i_1_n_5 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[31]_i_2_n_5 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[31]_i_2_n_4 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[31]_i_2 
       (.CI(\sum_V_16_reg_578_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_V_16_reg_578_reg[31]_i_2_CO_UNCONNECTED [3],\sum_V_16_reg_578_reg[31]_i_2_n_1 ,\sum_V_16_reg_578_reg[31]_i_2_n_2 ,\sum_V_16_reg_578_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_16_reg_578[31]_i_3_n_0 ,\sum_V_16_reg_578[31]_i_4_n_0 ,\sum_V_16_reg_578[31]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[31]_i_2_n_4 ,\sum_V_16_reg_578_reg[31]_i_2_n_5 ,\sum_V_16_reg_578_reg[31]_i_2_n_6 ,\sum_V_16_reg_578_reg[31]_i_2_n_7 }),
        .S({\sum_V_16_reg_578[31]_i_6_n_0 ,\sum_V_16_reg_578[31]_i_7_n_0 ,\sum_V_16_reg_578[31]_i_8_n_0 ,\sum_V_16_reg_578[31]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[3]_i_1_n_4 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_16_reg_578_reg[3]_i_1_n_0 ,\sum_V_16_reg_578_reg[3]_i_1_n_1 ,\sum_V_16_reg_578_reg[3]_i_1_n_2 ,\sum_V_16_reg_578_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_16_reg_578[3]_i_2_n_0 ,\sum_V_16_reg_578[3]_i_3_n_0 ,\sum_V_16_reg_578[3]_i_4_n_0 ,\sum_V_16_reg_578[3]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[3]_i_1_n_4 ,\sum_V_16_reg_578_reg[3]_i_1_n_5 ,\sum_V_16_reg_578_reg[3]_i_1_n_6 ,\sum_V_16_reg_578_reg[3]_i_1_n_7 }),
        .S({\sum_V_16_reg_578[3]_i_6_n_0 ,\sum_V_16_reg_578[3]_i_7_n_0 ,\sum_V_16_reg_578[3]_i_8_n_0 ,\sum_V_16_reg_578[3]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[7]_i_1_n_7 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[7]_i_1_n_6 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[7]_i_1_n_5 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[7]_i_1_n_4 ),
        .Q(\sum_V_16_reg_578_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \sum_V_16_reg_578_reg[7]_i_1 
       (.CI(\sum_V_16_reg_578_reg[3]_i_1_n_0 ),
        .CO({\sum_V_16_reg_578_reg[7]_i_1_n_0 ,\sum_V_16_reg_578_reg[7]_i_1_n_1 ,\sum_V_16_reg_578_reg[7]_i_1_n_2 ,\sum_V_16_reg_578_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_16_reg_578[7]_i_2_n_0 ,\sum_V_16_reg_578[7]_i_3_n_0 ,\sum_V_16_reg_578[7]_i_4_n_0 ,\sum_V_16_reg_578[7]_i_5_n_0 }),
        .O({\sum_V_16_reg_578_reg[7]_i_1_n_4 ,\sum_V_16_reg_578_reg[7]_i_1_n_5 ,\sum_V_16_reg_578_reg[7]_i_1_n_6 ,\sum_V_16_reg_578_reg[7]_i_1_n_7 }),
        .S({\sum_V_16_reg_578[7]_i_6_n_0 ,\sum_V_16_reg_578[7]_i_7_n_0 ,\sum_V_16_reg_578[7]_i_8_n_0 ,\sum_V_16_reg_578[7]_i_9_n_0 }));
  FDRE \sum_V_16_reg_578_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[11]_i_1_n_7 ),
        .Q(tmp_s_fu_2581_p4[0]),
        .R(1'b0));
  FDRE \sum_V_16_reg_578_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_35),
        .D(\sum_V_16_reg_578_reg[11]_i_1_n_6 ),
        .Q(tmp_s_fu_2581_p4[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sum_V_1_reg_326[0]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state13),
        .O(\sum_V_1_reg_326[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[0]_i_10 
       (.I0(sub_ln840_reg_3059[0]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[0]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[0]),
        .O(\sum_V_1_reg_326[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[0]_i_3 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[3]),
        .O(\sum_V_1_reg_326[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[0]_i_4 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[2]),
        .O(\sum_V_1_reg_326[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[0]_i_5 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[1]),
        .O(\sum_V_1_reg_326[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[0]_i_6 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[0]),
        .O(\sum_V_1_reg_326[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[0]_i_7 
       (.I0(sub_ln840_reg_3059[3]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[3]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[3]),
        .O(\sum_V_1_reg_326[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[0]_i_8 
       (.I0(sub_ln840_reg_3059[2]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[2]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[2]),
        .O(\sum_V_1_reg_326[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[0]_i_9 
       (.I0(sub_ln840_reg_3059[1]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[1]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[1]),
        .O(\sum_V_1_reg_326[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[12]_i_2 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[15]),
        .O(\sum_V_1_reg_326[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[12]_i_3 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[14]),
        .O(\sum_V_1_reg_326[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[12]_i_4 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[13]),
        .O(\sum_V_1_reg_326[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[12]_i_5 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[12]),
        .O(\sum_V_1_reg_326[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[16]_i_2 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[19]),
        .O(\sum_V_1_reg_326[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[16]_i_3 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[18]),
        .O(\sum_V_1_reg_326[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[16]_i_4 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[17]),
        .O(\sum_V_1_reg_326[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[16]_i_5 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[16]),
        .O(\sum_V_1_reg_326[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[20]_i_2 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[23]),
        .O(\sum_V_1_reg_326[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[20]_i_3 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[22]),
        .O(\sum_V_1_reg_326[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[20]_i_4 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[21]),
        .O(\sum_V_1_reg_326[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[20]_i_5 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[20]),
        .O(\sum_V_1_reg_326[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[24]_i_2 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[27]),
        .O(\sum_V_1_reg_326[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[24]_i_3 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[26]),
        .O(\sum_V_1_reg_326[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[24]_i_4 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[25]),
        .O(\sum_V_1_reg_326[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[24]_i_5 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[24]),
        .O(\sum_V_1_reg_326[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[28]_i_2 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[31]),
        .O(\sum_V_1_reg_326[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[28]_i_3 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[30]),
        .O(\sum_V_1_reg_326[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[28]_i_4 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[29]),
        .O(\sum_V_1_reg_326[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[28]_i_5 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[28]),
        .O(\sum_V_1_reg_326[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[4]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[7]),
        .O(\sum_V_1_reg_326[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[4]_i_3 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[6]),
        .O(\sum_V_1_reg_326[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[4]_i_4 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[5]),
        .O(\sum_V_1_reg_326[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[4]_i_5 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[4]),
        .O(\sum_V_1_reg_326[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[4]_i_6 
       (.I0(sub_ln840_reg_3059[7]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[7]),
        .O(\sum_V_1_reg_326[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[4]_i_7 
       (.I0(sub_ln840_reg_3059[6]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[6]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[6]),
        .O(\sum_V_1_reg_326[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[4]_i_8 
       (.I0(sub_ln840_reg_3059[5]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[5]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[5]),
        .O(\sum_V_1_reg_326[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[4]_i_9 
       (.I0(sub_ln840_reg_3059[4]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[4]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[4]),
        .O(\sum_V_1_reg_326[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sum_V_1_reg_326[8]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1002_reg_3064),
        .I2(\reg_603_reg[15]_rep_n_0 ),
        .I3(sub_ln840_reg_3059[8]),
        .O(\sum_V_1_reg_326[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[8]_i_3 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[11]),
        .O(\sum_V_1_reg_326[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[8]_i_4 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[10]),
        .O(\sum_V_1_reg_326[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[8]_i_5 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[9]),
        .O(\sum_V_1_reg_326[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FF000808FF00)) 
    \sum_V_1_reg_326[8]_i_6 
       (.I0(sub_ln840_reg_3059[8]),
        .I1(\reg_603_reg[15]_rep_n_0 ),
        .I2(icmp_ln1002_reg_3064),
        .I3(ret_V_47_reg_3004[7]),
        .I4(ap_CS_fsm_state17),
        .I5(sum_V_1_reg_326_reg[8]),
        .O(\sum_V_1_reg_326[8]_i_6_n_0 ));
  FDRE \sum_V_1_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[0]_i_2_n_7 ),
        .Q(sum_V_1_reg_326_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sum_V_1_reg_326_reg[0]_i_2_n_0 ,\sum_V_1_reg_326_reg[0]_i_2_n_1 ,\sum_V_1_reg_326_reg[0]_i_2_n_2 ,\sum_V_1_reg_326_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_1_reg_326[0]_i_3_n_0 ,\sum_V_1_reg_326[0]_i_4_n_0 ,\sum_V_1_reg_326[0]_i_5_n_0 ,\sum_V_1_reg_326[0]_i_6_n_0 }),
        .O({\sum_V_1_reg_326_reg[0]_i_2_n_4 ,\sum_V_1_reg_326_reg[0]_i_2_n_5 ,\sum_V_1_reg_326_reg[0]_i_2_n_6 ,\sum_V_1_reg_326_reg[0]_i_2_n_7 }),
        .S({\sum_V_1_reg_326[0]_i_7_n_0 ,\sum_V_1_reg_326[0]_i_8_n_0 ,\sum_V_1_reg_326[0]_i_9_n_0 ,\sum_V_1_reg_326[0]_i_10_n_0 }));
  FDRE \sum_V_1_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[8]_i_1_n_5 ),
        .Q(sum_V_1_reg_326_reg[10]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[8]_i_1_n_4 ),
        .Q(sum_V_1_reg_326_reg[11]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[12]_i_1_n_7 ),
        .Q(sum_V_1_reg_326_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[12]_i_1 
       (.CI(\sum_V_1_reg_326_reg[8]_i_1_n_0 ),
        .CO({\sum_V_1_reg_326_reg[12]_i_1_n_0 ,\sum_V_1_reg_326_reg[12]_i_1_n_1 ,\sum_V_1_reg_326_reg[12]_i_1_n_2 ,\sum_V_1_reg_326_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 }),
        .O({\sum_V_1_reg_326_reg[12]_i_1_n_4 ,\sum_V_1_reg_326_reg[12]_i_1_n_5 ,\sum_V_1_reg_326_reg[12]_i_1_n_6 ,\sum_V_1_reg_326_reg[12]_i_1_n_7 }),
        .S({\sum_V_1_reg_326[12]_i_2_n_0 ,\sum_V_1_reg_326[12]_i_3_n_0 ,\sum_V_1_reg_326[12]_i_4_n_0 ,\sum_V_1_reg_326[12]_i_5_n_0 }));
  FDRE \sum_V_1_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[12]_i_1_n_6 ),
        .Q(sum_V_1_reg_326_reg[13]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[12]_i_1_n_5 ),
        .Q(sum_V_1_reg_326_reg[14]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[12]_i_1_n_4 ),
        .Q(sum_V_1_reg_326_reg[15]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[16] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[16]_i_1_n_7 ),
        .Q(sum_V_1_reg_326_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[16]_i_1 
       (.CI(\sum_V_1_reg_326_reg[12]_i_1_n_0 ),
        .CO({\sum_V_1_reg_326_reg[16]_i_1_n_0 ,\sum_V_1_reg_326_reg[16]_i_1_n_1 ,\sum_V_1_reg_326_reg[16]_i_1_n_2 ,\sum_V_1_reg_326_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 }),
        .O({\sum_V_1_reg_326_reg[16]_i_1_n_4 ,\sum_V_1_reg_326_reg[16]_i_1_n_5 ,\sum_V_1_reg_326_reg[16]_i_1_n_6 ,\sum_V_1_reg_326_reg[16]_i_1_n_7 }),
        .S({\sum_V_1_reg_326[16]_i_2_n_0 ,\sum_V_1_reg_326[16]_i_3_n_0 ,\sum_V_1_reg_326[16]_i_4_n_0 ,\sum_V_1_reg_326[16]_i_5_n_0 }));
  FDRE \sum_V_1_reg_326_reg[17] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[16]_i_1_n_6 ),
        .Q(sum_V_1_reg_326_reg[17]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[18] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[16]_i_1_n_5 ),
        .Q(sum_V_1_reg_326_reg[18]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[19] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[16]_i_1_n_4 ),
        .Q(sum_V_1_reg_326_reg[19]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[0]_i_2_n_6 ),
        .Q(sum_V_1_reg_326_reg[1]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[20] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[20]_i_1_n_7 ),
        .Q(sum_V_1_reg_326_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[20]_i_1 
       (.CI(\sum_V_1_reg_326_reg[16]_i_1_n_0 ),
        .CO({\sum_V_1_reg_326_reg[20]_i_1_n_0 ,\sum_V_1_reg_326_reg[20]_i_1_n_1 ,\sum_V_1_reg_326_reg[20]_i_1_n_2 ,\sum_V_1_reg_326_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 }),
        .O({\sum_V_1_reg_326_reg[20]_i_1_n_4 ,\sum_V_1_reg_326_reg[20]_i_1_n_5 ,\sum_V_1_reg_326_reg[20]_i_1_n_6 ,\sum_V_1_reg_326_reg[20]_i_1_n_7 }),
        .S({\sum_V_1_reg_326[20]_i_2_n_0 ,\sum_V_1_reg_326[20]_i_3_n_0 ,\sum_V_1_reg_326[20]_i_4_n_0 ,\sum_V_1_reg_326[20]_i_5_n_0 }));
  FDRE \sum_V_1_reg_326_reg[21] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[20]_i_1_n_6 ),
        .Q(sum_V_1_reg_326_reg[21]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[22] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[20]_i_1_n_5 ),
        .Q(sum_V_1_reg_326_reg[22]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[23] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[20]_i_1_n_4 ),
        .Q(sum_V_1_reg_326_reg[23]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[24] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[24]_i_1_n_7 ),
        .Q(sum_V_1_reg_326_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[24]_i_1 
       (.CI(\sum_V_1_reg_326_reg[20]_i_1_n_0 ),
        .CO({\sum_V_1_reg_326_reg[24]_i_1_n_0 ,\sum_V_1_reg_326_reg[24]_i_1_n_1 ,\sum_V_1_reg_326_reg[24]_i_1_n_2 ,\sum_V_1_reg_326_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 }),
        .O({\sum_V_1_reg_326_reg[24]_i_1_n_4 ,\sum_V_1_reg_326_reg[24]_i_1_n_5 ,\sum_V_1_reg_326_reg[24]_i_1_n_6 ,\sum_V_1_reg_326_reg[24]_i_1_n_7 }),
        .S({\sum_V_1_reg_326[24]_i_2_n_0 ,\sum_V_1_reg_326[24]_i_3_n_0 ,\sum_V_1_reg_326[24]_i_4_n_0 ,\sum_V_1_reg_326[24]_i_5_n_0 }));
  FDRE \sum_V_1_reg_326_reg[25] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[24]_i_1_n_6 ),
        .Q(sum_V_1_reg_326_reg[25]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[26] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[24]_i_1_n_5 ),
        .Q(sum_V_1_reg_326_reg[26]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[27] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[24]_i_1_n_4 ),
        .Q(sum_V_1_reg_326_reg[27]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[28] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[28]_i_1_n_7 ),
        .Q(sum_V_1_reg_326_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[28]_i_1 
       (.CI(\sum_V_1_reg_326_reg[24]_i_1_n_0 ),
        .CO({\NLW_sum_V_1_reg_326_reg[28]_i_1_CO_UNCONNECTED [3],\sum_V_1_reg_326_reg[28]_i_1_n_1 ,\sum_V_1_reg_326_reg[28]_i_1_n_2 ,\sum_V_1_reg_326_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 }),
        .O({\sum_V_1_reg_326_reg[28]_i_1_n_4 ,\sum_V_1_reg_326_reg[28]_i_1_n_5 ,\sum_V_1_reg_326_reg[28]_i_1_n_6 ,\sum_V_1_reg_326_reg[28]_i_1_n_7 }),
        .S({\sum_V_1_reg_326[28]_i_2_n_0 ,\sum_V_1_reg_326[28]_i_3_n_0 ,\sum_V_1_reg_326[28]_i_4_n_0 ,\sum_V_1_reg_326[28]_i_5_n_0 }));
  FDRE \sum_V_1_reg_326_reg[29] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[28]_i_1_n_6 ),
        .Q(sum_V_1_reg_326_reg[29]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[0]_i_2_n_5 ),
        .Q(sum_V_1_reg_326_reg[2]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[30] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[28]_i_1_n_5 ),
        .Q(sum_V_1_reg_326_reg[30]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[31] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[28]_i_1_n_4 ),
        .Q(sum_V_1_reg_326_reg[31]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[0]_i_2_n_4 ),
        .Q(sum_V_1_reg_326_reg[3]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[4]_i_1_n_7 ),
        .Q(sum_V_1_reg_326_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[4]_i_1 
       (.CI(\sum_V_1_reg_326_reg[0]_i_2_n_0 ),
        .CO({\sum_V_1_reg_326_reg[4]_i_1_n_0 ,\sum_V_1_reg_326_reg[4]_i_1_n_1 ,\sum_V_1_reg_326_reg[4]_i_1_n_2 ,\sum_V_1_reg_326_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_1_reg_326[4]_i_2_n_0 ,\sum_V_1_reg_326[4]_i_3_n_0 ,\sum_V_1_reg_326[4]_i_4_n_0 ,\sum_V_1_reg_326[4]_i_5_n_0 }),
        .O({\sum_V_1_reg_326_reg[4]_i_1_n_4 ,\sum_V_1_reg_326_reg[4]_i_1_n_5 ,\sum_V_1_reg_326_reg[4]_i_1_n_6 ,\sum_V_1_reg_326_reg[4]_i_1_n_7 }),
        .S({\sum_V_1_reg_326[4]_i_6_n_0 ,\sum_V_1_reg_326[4]_i_7_n_0 ,\sum_V_1_reg_326[4]_i_8_n_0 ,\sum_V_1_reg_326[4]_i_9_n_0 }));
  FDRE \sum_V_1_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[4]_i_1_n_6 ),
        .Q(sum_V_1_reg_326_reg[5]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[4]_i_1_n_5 ),
        .Q(sum_V_1_reg_326_reg[6]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[4]_i_1_n_4 ),
        .Q(sum_V_1_reg_326_reg[7]),
        .R(1'b0));
  FDRE \sum_V_1_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[8]_i_1_n_7 ),
        .Q(sum_V_1_reg_326_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_V_1_reg_326_reg[8]_i_1 
       (.CI(\sum_V_1_reg_326_reg[4]_i_1_n_0 ),
        .CO({\sum_V_1_reg_326_reg[8]_i_1_n_0 ,\sum_V_1_reg_326_reg[8]_i_1_n_1 ,\sum_V_1_reg_326_reg[8]_i_1_n_2 ,\sum_V_1_reg_326_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 ,\sum_V_1_reg_326[8]_i_2_n_0 }),
        .O({\sum_V_1_reg_326_reg[8]_i_1_n_4 ,\sum_V_1_reg_326_reg[8]_i_1_n_5 ,\sum_V_1_reg_326_reg[8]_i_1_n_6 ,\sum_V_1_reg_326_reg[8]_i_1_n_7 }),
        .S({\sum_V_1_reg_326[8]_i_3_n_0 ,\sum_V_1_reg_326[8]_i_4_n_0 ,\sum_V_1_reg_326[8]_i_5_n_0 ,\sum_V_1_reg_326[8]_i_6_n_0 }));
  FDRE \sum_V_1_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(\sum_V_1_reg_326[0]_i_1_n_0 ),
        .D(\sum_V_1_reg_326_reg[8]_i_1_n_6 ),
        .Q(sum_V_1_reg_326_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[11]_i_2 
       (.I0(sum_V_2_reg_358[11]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[11]_i_3 
       (.I0(sum_V_2_reg_358[10]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[11]_i_4 
       (.I0(sum_V_2_reg_358[9]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[11]_i_5 
       (.I0(sum_V_2_reg_358[8]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[11]_i_6 
       (.I0(sum_V_2_reg_358[11]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[11]),
        .O(\sum_V_2_reg_358[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[11]_i_7 
       (.I0(sum_V_2_reg_358[10]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[10]),
        .O(\sum_V_2_reg_358[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[11]_i_8 
       (.I0(sum_V_2_reg_358[9]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[9]),
        .O(\sum_V_2_reg_358[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[11]_i_9 
       (.I0(sum_V_2_reg_358[8]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[8]),
        .O(\sum_V_2_reg_358[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[15]_i_2 
       (.I0(sum_V_2_reg_358[15]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[15]_i_3 
       (.I0(sum_V_2_reg_358[14]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[15]_i_4 
       (.I0(sum_V_2_reg_358[13]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[15]_i_5 
       (.I0(sum_V_2_reg_358[12]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[15]_i_6 
       (.I0(sum_V_2_reg_358[15]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[15]),
        .O(\sum_V_2_reg_358[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[15]_i_7 
       (.I0(sum_V_2_reg_358[14]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[14]),
        .O(\sum_V_2_reg_358[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[15]_i_8 
       (.I0(sum_V_2_reg_358[13]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[13]),
        .O(\sum_V_2_reg_358[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[15]_i_9 
       (.I0(sum_V_2_reg_358[12]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[12]),
        .O(\sum_V_2_reg_358[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[19]_i_2 
       (.I0(sum_V_2_reg_358[19]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[19]_i_3 
       (.I0(sum_V_2_reg_358[18]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[19]_i_4 
       (.I0(sum_V_2_reg_358[17]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[19]_i_5 
       (.I0(sum_V_2_reg_358[16]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[19]_i_6 
       (.I0(sum_V_2_reg_358[19]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[19]),
        .O(\sum_V_2_reg_358[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[19]_i_7 
       (.I0(sum_V_2_reg_358[18]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[18]),
        .O(\sum_V_2_reg_358[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[19]_i_8 
       (.I0(sum_V_2_reg_358[17]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[17]),
        .O(\sum_V_2_reg_358[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[19]_i_9 
       (.I0(sum_V_2_reg_358[16]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[16]),
        .O(\sum_V_2_reg_358[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[23]_i_2 
       (.I0(sum_V_2_reg_358[23]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[23]_i_3 
       (.I0(sum_V_2_reg_358[22]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[23]_i_4 
       (.I0(sum_V_2_reg_358[21]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[23]_i_5 
       (.I0(sum_V_2_reg_358[20]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[23]_i_6 
       (.I0(sum_V_2_reg_358[23]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[23]),
        .O(\sum_V_2_reg_358[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[23]_i_7 
       (.I0(sum_V_2_reg_358[22]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[22]),
        .O(\sum_V_2_reg_358[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[23]_i_8 
       (.I0(sum_V_2_reg_358[21]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[21]),
        .O(\sum_V_2_reg_358[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[23]_i_9 
       (.I0(sum_V_2_reg_358[20]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[20]),
        .O(\sum_V_2_reg_358[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[27]_i_2 
       (.I0(sum_V_2_reg_358[27]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[27]_i_3 
       (.I0(sum_V_2_reg_358[26]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[27]_i_4 
       (.I0(sum_V_2_reg_358[25]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[27]_i_5 
       (.I0(sum_V_2_reg_358[24]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[27]_i_6 
       (.I0(sum_V_2_reg_358[27]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[27]),
        .O(\sum_V_2_reg_358[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[27]_i_7 
       (.I0(sum_V_2_reg_358[26]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[26]),
        .O(\sum_V_2_reg_358[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[27]_i_8 
       (.I0(sum_V_2_reg_358[25]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[25]),
        .O(\sum_V_2_reg_358[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[27]_i_9 
       (.I0(sum_V_2_reg_358[24]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[24]),
        .O(\sum_V_2_reg_358[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sum_V_2_reg_358[31]_i_1 
       (.I0(icmp_ln76_fu_1017_p2),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state21),
        .O(\sum_V_2_reg_358[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[31]_i_3 
       (.I0(sum_V_2_reg_358[30]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[31]_i_4 
       (.I0(sum_V_2_reg_358[29]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[31]_i_5 
       (.I0(sum_V_2_reg_358[28]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[31]_i_6 
       (.I0(sum_V_2_reg_358[31]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[31]),
        .O(\sum_V_2_reg_358[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[31]_i_7 
       (.I0(sum_V_2_reg_358[30]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[30]),
        .O(\sum_V_2_reg_358[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[31]_i_8 
       (.I0(sum_V_2_reg_358[29]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[29]),
        .O(\sum_V_2_reg_358[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[31]_i_9 
       (.I0(sum_V_2_reg_358[28]),
        .I1(sub_ln840_1_reg_3111[8]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[28]),
        .O(\sum_V_2_reg_358[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[3]_i_2 
       (.I0(sum_V_2_reg_358[3]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[3]_i_3 
       (.I0(sum_V_2_reg_358[2]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[3]_i_4 
       (.I0(sum_V_2_reg_358[1]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[3]_i_5 
       (.I0(sum_V_2_reg_358[0]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[3]_i_6 
       (.I0(sum_V_2_reg_358[3]),
        .I1(sub_ln840_1_reg_3111[3]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[3]),
        .O(\sum_V_2_reg_358[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[3]_i_7 
       (.I0(sum_V_2_reg_358[2]),
        .I1(sub_ln840_1_reg_3111[2]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[2]),
        .O(\sum_V_2_reg_358[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[3]_i_8 
       (.I0(sum_V_2_reg_358[1]),
        .I1(sub_ln840_1_reg_3111[1]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[1]),
        .O(\sum_V_2_reg_358[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[3]_i_9 
       (.I0(sum_V_2_reg_358[0]),
        .I1(sub_ln840_1_reg_3111[0]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[0]),
        .O(\sum_V_2_reg_358[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[7]_i_2 
       (.I0(sum_V_2_reg_358[7]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[7]_i_3 
       (.I0(sum_V_2_reg_358[6]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[7]_i_4 
       (.I0(sum_V_2_reg_358[5]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_2_reg_358[7]_i_5 
       (.I0(sum_V_2_reg_358[4]),
        .I1(icmp_ln76_fu_1017_p2),
        .I2(ap_CS_fsm_state14),
        .O(\sum_V_2_reg_358[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[7]_i_6 
       (.I0(sum_V_2_reg_358[7]),
        .I1(sub_ln840_1_reg_3111[7]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[7]),
        .O(\sum_V_2_reg_358[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[7]_i_7 
       (.I0(sum_V_2_reg_358[6]),
        .I1(sub_ln840_1_reg_3111[6]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[6]),
        .O(\sum_V_2_reg_358[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[7]_i_8 
       (.I0(sum_V_2_reg_358[5]),
        .I1(sub_ln840_1_reg_3111[5]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[5]),
        .O(\sum_V_2_reg_358[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_2_reg_358[7]_i_9 
       (.I0(sum_V_2_reg_358[4]),
        .I1(sub_ln840_1_reg_3111[4]),
        .I2(icmp_ln1002_1_reg_3116),
        .I3(\reg_603_reg[15]_rep_n_0 ),
        .I4(ap_NS_fsm151_out),
        .I5(sum_V_1_reg_326_reg[4]),
        .O(\sum_V_2_reg_358[7]_i_9_n_0 ));
  FDRE \sum_V_2_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[3]_i_1_n_7 ),
        .Q(sum_V_2_reg_358[0]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[10] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[11]_i_1_n_5 ),
        .Q(sum_V_2_reg_358[10]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[11] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[11]_i_1_n_4 ),
        .Q(sum_V_2_reg_358[11]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[11]_i_1 
       (.CI(\sum_V_2_reg_358_reg[7]_i_1_n_0 ),
        .CO({\sum_V_2_reg_358_reg[11]_i_1_n_0 ,\sum_V_2_reg_358_reg[11]_i_1_n_1 ,\sum_V_2_reg_358_reg[11]_i_1_n_2 ,\sum_V_2_reg_358_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_2_reg_358[11]_i_2_n_0 ,\sum_V_2_reg_358[11]_i_3_n_0 ,\sum_V_2_reg_358[11]_i_4_n_0 ,\sum_V_2_reg_358[11]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[11]_i_1_n_4 ,\sum_V_2_reg_358_reg[11]_i_1_n_5 ,\sum_V_2_reg_358_reg[11]_i_1_n_6 ,\sum_V_2_reg_358_reg[11]_i_1_n_7 }),
        .S({\sum_V_2_reg_358[11]_i_6_n_0 ,\sum_V_2_reg_358[11]_i_7_n_0 ,\sum_V_2_reg_358[11]_i_8_n_0 ,\sum_V_2_reg_358[11]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[12] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[15]_i_1_n_7 ),
        .Q(sum_V_2_reg_358[12]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[13] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[15]_i_1_n_6 ),
        .Q(sum_V_2_reg_358[13]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[14] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[15]_i_1_n_5 ),
        .Q(sum_V_2_reg_358[14]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[15] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[15]_i_1_n_4 ),
        .Q(sum_V_2_reg_358[15]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[15]_i_1 
       (.CI(\sum_V_2_reg_358_reg[11]_i_1_n_0 ),
        .CO({\sum_V_2_reg_358_reg[15]_i_1_n_0 ,\sum_V_2_reg_358_reg[15]_i_1_n_1 ,\sum_V_2_reg_358_reg[15]_i_1_n_2 ,\sum_V_2_reg_358_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_2_reg_358[15]_i_2_n_0 ,\sum_V_2_reg_358[15]_i_3_n_0 ,\sum_V_2_reg_358[15]_i_4_n_0 ,\sum_V_2_reg_358[15]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[15]_i_1_n_4 ,\sum_V_2_reg_358_reg[15]_i_1_n_5 ,\sum_V_2_reg_358_reg[15]_i_1_n_6 ,\sum_V_2_reg_358_reg[15]_i_1_n_7 }),
        .S({\sum_V_2_reg_358[15]_i_6_n_0 ,\sum_V_2_reg_358[15]_i_7_n_0 ,\sum_V_2_reg_358[15]_i_8_n_0 ,\sum_V_2_reg_358[15]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[16] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[19]_i_1_n_7 ),
        .Q(sum_V_2_reg_358[16]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[17] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[19]_i_1_n_6 ),
        .Q(sum_V_2_reg_358[17]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[18] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[19]_i_1_n_5 ),
        .Q(sum_V_2_reg_358[18]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[19] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[19]_i_1_n_4 ),
        .Q(sum_V_2_reg_358[19]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[19]_i_1 
       (.CI(\sum_V_2_reg_358_reg[15]_i_1_n_0 ),
        .CO({\sum_V_2_reg_358_reg[19]_i_1_n_0 ,\sum_V_2_reg_358_reg[19]_i_1_n_1 ,\sum_V_2_reg_358_reg[19]_i_1_n_2 ,\sum_V_2_reg_358_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_2_reg_358[19]_i_2_n_0 ,\sum_V_2_reg_358[19]_i_3_n_0 ,\sum_V_2_reg_358[19]_i_4_n_0 ,\sum_V_2_reg_358[19]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[19]_i_1_n_4 ,\sum_V_2_reg_358_reg[19]_i_1_n_5 ,\sum_V_2_reg_358_reg[19]_i_1_n_6 ,\sum_V_2_reg_358_reg[19]_i_1_n_7 }),
        .S({\sum_V_2_reg_358[19]_i_6_n_0 ,\sum_V_2_reg_358[19]_i_7_n_0 ,\sum_V_2_reg_358[19]_i_8_n_0 ,\sum_V_2_reg_358[19]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[1] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[3]_i_1_n_6 ),
        .Q(sum_V_2_reg_358[1]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[20] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[23]_i_1_n_7 ),
        .Q(sum_V_2_reg_358[20]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[21] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[23]_i_1_n_6 ),
        .Q(sum_V_2_reg_358[21]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[22] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[23]_i_1_n_5 ),
        .Q(sum_V_2_reg_358[22]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[23] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[23]_i_1_n_4 ),
        .Q(sum_V_2_reg_358[23]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[23]_i_1 
       (.CI(\sum_V_2_reg_358_reg[19]_i_1_n_0 ),
        .CO({\sum_V_2_reg_358_reg[23]_i_1_n_0 ,\sum_V_2_reg_358_reg[23]_i_1_n_1 ,\sum_V_2_reg_358_reg[23]_i_1_n_2 ,\sum_V_2_reg_358_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_2_reg_358[23]_i_2_n_0 ,\sum_V_2_reg_358[23]_i_3_n_0 ,\sum_V_2_reg_358[23]_i_4_n_0 ,\sum_V_2_reg_358[23]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[23]_i_1_n_4 ,\sum_V_2_reg_358_reg[23]_i_1_n_5 ,\sum_V_2_reg_358_reg[23]_i_1_n_6 ,\sum_V_2_reg_358_reg[23]_i_1_n_7 }),
        .S({\sum_V_2_reg_358[23]_i_6_n_0 ,\sum_V_2_reg_358[23]_i_7_n_0 ,\sum_V_2_reg_358[23]_i_8_n_0 ,\sum_V_2_reg_358[23]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[24] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[27]_i_1_n_7 ),
        .Q(sum_V_2_reg_358[24]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[25] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[27]_i_1_n_6 ),
        .Q(sum_V_2_reg_358[25]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[26] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[27]_i_1_n_5 ),
        .Q(sum_V_2_reg_358[26]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[27] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[27]_i_1_n_4 ),
        .Q(sum_V_2_reg_358[27]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[27]_i_1 
       (.CI(\sum_V_2_reg_358_reg[23]_i_1_n_0 ),
        .CO({\sum_V_2_reg_358_reg[27]_i_1_n_0 ,\sum_V_2_reg_358_reg[27]_i_1_n_1 ,\sum_V_2_reg_358_reg[27]_i_1_n_2 ,\sum_V_2_reg_358_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_2_reg_358[27]_i_2_n_0 ,\sum_V_2_reg_358[27]_i_3_n_0 ,\sum_V_2_reg_358[27]_i_4_n_0 ,\sum_V_2_reg_358[27]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[27]_i_1_n_4 ,\sum_V_2_reg_358_reg[27]_i_1_n_5 ,\sum_V_2_reg_358_reg[27]_i_1_n_6 ,\sum_V_2_reg_358_reg[27]_i_1_n_7 }),
        .S({\sum_V_2_reg_358[27]_i_6_n_0 ,\sum_V_2_reg_358[27]_i_7_n_0 ,\sum_V_2_reg_358[27]_i_8_n_0 ,\sum_V_2_reg_358[27]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[28] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[31]_i_2_n_7 ),
        .Q(sum_V_2_reg_358[28]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[29] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[31]_i_2_n_6 ),
        .Q(sum_V_2_reg_358[29]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[2] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[3]_i_1_n_5 ),
        .Q(sum_V_2_reg_358[2]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[30] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[31]_i_2_n_5 ),
        .Q(sum_V_2_reg_358[30]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[31] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[31]_i_2_n_4 ),
        .Q(sum_V_2_reg_358[31]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[31]_i_2 
       (.CI(\sum_V_2_reg_358_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_V_2_reg_358_reg[31]_i_2_CO_UNCONNECTED [3],\sum_V_2_reg_358_reg[31]_i_2_n_1 ,\sum_V_2_reg_358_reg[31]_i_2_n_2 ,\sum_V_2_reg_358_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_2_reg_358[31]_i_3_n_0 ,\sum_V_2_reg_358[31]_i_4_n_0 ,\sum_V_2_reg_358[31]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[31]_i_2_n_4 ,\sum_V_2_reg_358_reg[31]_i_2_n_5 ,\sum_V_2_reg_358_reg[31]_i_2_n_6 ,\sum_V_2_reg_358_reg[31]_i_2_n_7 }),
        .S({\sum_V_2_reg_358[31]_i_6_n_0 ,\sum_V_2_reg_358[31]_i_7_n_0 ,\sum_V_2_reg_358[31]_i_8_n_0 ,\sum_V_2_reg_358[31]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[3] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[3]_i_1_n_4 ),
        .Q(sum_V_2_reg_358[3]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_2_reg_358_reg[3]_i_1_n_0 ,\sum_V_2_reg_358_reg[3]_i_1_n_1 ,\sum_V_2_reg_358_reg[3]_i_1_n_2 ,\sum_V_2_reg_358_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_2_reg_358[3]_i_2_n_0 ,\sum_V_2_reg_358[3]_i_3_n_0 ,\sum_V_2_reg_358[3]_i_4_n_0 ,\sum_V_2_reg_358[3]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[3]_i_1_n_4 ,\sum_V_2_reg_358_reg[3]_i_1_n_5 ,\sum_V_2_reg_358_reg[3]_i_1_n_6 ,\sum_V_2_reg_358_reg[3]_i_1_n_7 }),
        .S({\sum_V_2_reg_358[3]_i_6_n_0 ,\sum_V_2_reg_358[3]_i_7_n_0 ,\sum_V_2_reg_358[3]_i_8_n_0 ,\sum_V_2_reg_358[3]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[4] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[7]_i_1_n_7 ),
        .Q(sum_V_2_reg_358[4]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[5] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[7]_i_1_n_6 ),
        .Q(sum_V_2_reg_358[5]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[6] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[7]_i_1_n_5 ),
        .Q(sum_V_2_reg_358[6]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[7] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[7]_i_1_n_4 ),
        .Q(sum_V_2_reg_358[7]),
        .R(1'b0));
  CARRY4 \sum_V_2_reg_358_reg[7]_i_1 
       (.CI(\sum_V_2_reg_358_reg[3]_i_1_n_0 ),
        .CO({\sum_V_2_reg_358_reg[7]_i_1_n_0 ,\sum_V_2_reg_358_reg[7]_i_1_n_1 ,\sum_V_2_reg_358_reg[7]_i_1_n_2 ,\sum_V_2_reg_358_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_2_reg_358[7]_i_2_n_0 ,\sum_V_2_reg_358[7]_i_3_n_0 ,\sum_V_2_reg_358[7]_i_4_n_0 ,\sum_V_2_reg_358[7]_i_5_n_0 }),
        .O({\sum_V_2_reg_358_reg[7]_i_1_n_4 ,\sum_V_2_reg_358_reg[7]_i_1_n_5 ,\sum_V_2_reg_358_reg[7]_i_1_n_6 ,\sum_V_2_reg_358_reg[7]_i_1_n_7 }),
        .S({\sum_V_2_reg_358[7]_i_6_n_0 ,\sum_V_2_reg_358[7]_i_7_n_0 ,\sum_V_2_reg_358[7]_i_8_n_0 ,\sum_V_2_reg_358[7]_i_9_n_0 }));
  FDRE \sum_V_2_reg_358_reg[8] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[11]_i_1_n_7 ),
        .Q(sum_V_2_reg_358[8]),
        .R(1'b0));
  FDRE \sum_V_2_reg_358_reg[9] 
       (.C(ap_clk),
        .CE(\sum_V_2_reg_358[31]_i_1_n_0 ),
        .D(\sum_V_2_reg_358_reg[11]_i_1_n_6 ),
        .Q(sum_V_2_reg_358[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[11]_i_2 
       (.I0(sum_V_3_reg_391[11]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[11]_i_3 
       (.I0(sum_V_3_reg_391[10]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[11]_i_4 
       (.I0(sum_V_3_reg_391[9]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[11]_i_5 
       (.I0(sum_V_3_reg_391[8]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[11]_i_6 
       (.I0(sum_V_3_reg_391[11]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[11]),
        .O(\sum_V_3_reg_391[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[11]_i_7 
       (.I0(sum_V_3_reg_391[10]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[10]),
        .O(\sum_V_3_reg_391[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[11]_i_8 
       (.I0(sum_V_3_reg_391[9]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[9]),
        .O(\sum_V_3_reg_391[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[11]_i_9 
       (.I0(sum_V_3_reg_391[8]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[8]),
        .O(\sum_V_3_reg_391[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[15]_i_2 
       (.I0(sum_V_3_reg_391[15]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[15]_i_3 
       (.I0(sum_V_3_reg_391[14]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[15]_i_4 
       (.I0(sum_V_3_reg_391[13]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[15]_i_5 
       (.I0(sum_V_3_reg_391[12]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[15]_i_6 
       (.I0(sum_V_3_reg_391[15]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[15]),
        .O(\sum_V_3_reg_391[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[15]_i_7 
       (.I0(sum_V_3_reg_391[14]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[14]),
        .O(\sum_V_3_reg_391[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[15]_i_8 
       (.I0(sum_V_3_reg_391[13]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[13]),
        .O(\sum_V_3_reg_391[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[15]_i_9 
       (.I0(sum_V_3_reg_391[12]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[12]),
        .O(\sum_V_3_reg_391[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[19]_i_2 
       (.I0(sum_V_3_reg_391[19]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[19]_i_3 
       (.I0(sum_V_3_reg_391[18]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[19]_i_4 
       (.I0(sum_V_3_reg_391[17]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[19]_i_5 
       (.I0(sum_V_3_reg_391[16]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[19]_i_6 
       (.I0(sum_V_3_reg_391[19]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[19]),
        .O(\sum_V_3_reg_391[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[19]_i_7 
       (.I0(sum_V_3_reg_391[18]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[18]),
        .O(\sum_V_3_reg_391[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[19]_i_8 
       (.I0(sum_V_3_reg_391[17]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[17]),
        .O(\sum_V_3_reg_391[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[19]_i_9 
       (.I0(sum_V_3_reg_391[16]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[16]),
        .O(\sum_V_3_reg_391[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[23]_i_2 
       (.I0(sum_V_3_reg_391[23]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[23]_i_3 
       (.I0(sum_V_3_reg_391[22]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[23]_i_4 
       (.I0(sum_V_3_reg_391[21]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[23]_i_5 
       (.I0(sum_V_3_reg_391[20]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[23]_i_6 
       (.I0(sum_V_3_reg_391[23]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[23]),
        .O(\sum_V_3_reg_391[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[23]_i_7 
       (.I0(sum_V_3_reg_391[22]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[22]),
        .O(\sum_V_3_reg_391[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[23]_i_8 
       (.I0(sum_V_3_reg_391[21]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[21]),
        .O(\sum_V_3_reg_391[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[23]_i_9 
       (.I0(sum_V_3_reg_391[20]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[20]),
        .O(\sum_V_3_reg_391[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[27]_i_2 
       (.I0(sum_V_3_reg_391[27]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[27]_i_3 
       (.I0(sum_V_3_reg_391[26]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[27]_i_4 
       (.I0(sum_V_3_reg_391[25]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[27]_i_5 
       (.I0(sum_V_3_reg_391[24]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[27]_i_6 
       (.I0(sum_V_3_reg_391[27]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[27]),
        .O(\sum_V_3_reg_391[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[27]_i_7 
       (.I0(sum_V_3_reg_391[26]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[26]),
        .O(\sum_V_3_reg_391[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[27]_i_8 
       (.I0(sum_V_3_reg_391[25]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[25]),
        .O(\sum_V_3_reg_391[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[27]_i_9 
       (.I0(sum_V_3_reg_391[24]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[24]),
        .O(\sum_V_3_reg_391[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sum_V_3_reg_391[31]_i_1 
       (.I0(ap_NS_fsm146_out),
        .I1(ap_CS_fsm_state25),
        .O(\sum_V_3_reg_391[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[31]_i_3 
       (.I0(sum_V_3_reg_391[30]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[31]_i_4 
       (.I0(sum_V_3_reg_391[29]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[31]_i_5 
       (.I0(sum_V_3_reg_391[28]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[31]_i_6 
       (.I0(sum_V_3_reg_391[31]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[31]),
        .O(\sum_V_3_reg_391[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[31]_i_7 
       (.I0(sum_V_3_reg_391[30]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[30]),
        .O(\sum_V_3_reg_391[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[31]_i_8 
       (.I0(sum_V_3_reg_391[29]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[29]),
        .O(\sum_V_3_reg_391[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[31]_i_9 
       (.I0(sum_V_3_reg_391[28]),
        .I1(sub_ln840_2_reg_3149[8]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[28]),
        .O(\sum_V_3_reg_391[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[3]_i_2 
       (.I0(sum_V_3_reg_391[3]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[3]_i_3 
       (.I0(sum_V_3_reg_391[2]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[3]_i_4 
       (.I0(sum_V_3_reg_391[1]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[3]_i_5 
       (.I0(sum_V_3_reg_391[0]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[3]_i_6 
       (.I0(sum_V_3_reg_391[3]),
        .I1(sub_ln840_2_reg_3149[3]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[3]),
        .O(\sum_V_3_reg_391[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[3]_i_7 
       (.I0(sum_V_3_reg_391[2]),
        .I1(sub_ln840_2_reg_3149[2]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[2]),
        .O(\sum_V_3_reg_391[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[3]_i_8 
       (.I0(sum_V_3_reg_391[1]),
        .I1(sub_ln840_2_reg_3149[1]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[1]),
        .O(\sum_V_3_reg_391[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[3]_i_9 
       (.I0(sum_V_3_reg_391[0]),
        .I1(sub_ln840_2_reg_3149[0]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[0]),
        .O(\sum_V_3_reg_391[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[7]_i_2 
       (.I0(sum_V_3_reg_391[7]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[7]_i_3 
       (.I0(sum_V_3_reg_391[6]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[7]_i_4 
       (.I0(sum_V_3_reg_391[5]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sum_V_3_reg_391[7]_i_5 
       (.I0(sum_V_3_reg_391[4]),
        .I1(ap_NS_fsm146_out),
        .O(\sum_V_3_reg_391[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[7]_i_6 
       (.I0(sum_V_3_reg_391[7]),
        .I1(sub_ln840_2_reg_3149[7]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[7]),
        .O(\sum_V_3_reg_391[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[7]_i_7 
       (.I0(sum_V_3_reg_391[6]),
        .I1(sub_ln840_2_reg_3149[6]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[6]),
        .O(\sum_V_3_reg_391[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[7]_i_8 
       (.I0(sum_V_3_reg_391[5]),
        .I1(sub_ln840_2_reg_3149[5]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[5]),
        .O(\sum_V_3_reg_391[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_3_reg_391[7]_i_9 
       (.I0(sum_V_3_reg_391[4]),
        .I1(sub_ln840_2_reg_3149[4]),
        .I2(icmp_ln1002_2_reg_3154),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm146_out),
        .I5(sum_V_2_reg_358[4]),
        .O(\sum_V_3_reg_391[7]_i_9_n_0 ));
  FDRE \sum_V_3_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[3]_i_1_n_7 ),
        .Q(sum_V_3_reg_391[0]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[11]_i_1_n_5 ),
        .Q(sum_V_3_reg_391[10]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[11]_i_1_n_4 ),
        .Q(sum_V_3_reg_391[11]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[11]_i_1 
       (.CI(\sum_V_3_reg_391_reg[7]_i_1_n_0 ),
        .CO({\sum_V_3_reg_391_reg[11]_i_1_n_0 ,\sum_V_3_reg_391_reg[11]_i_1_n_1 ,\sum_V_3_reg_391_reg[11]_i_1_n_2 ,\sum_V_3_reg_391_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_3_reg_391[11]_i_2_n_0 ,\sum_V_3_reg_391[11]_i_3_n_0 ,\sum_V_3_reg_391[11]_i_4_n_0 ,\sum_V_3_reg_391[11]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[11]_i_1_n_4 ,\sum_V_3_reg_391_reg[11]_i_1_n_5 ,\sum_V_3_reg_391_reg[11]_i_1_n_6 ,\sum_V_3_reg_391_reg[11]_i_1_n_7 }),
        .S({\sum_V_3_reg_391[11]_i_6_n_0 ,\sum_V_3_reg_391[11]_i_7_n_0 ,\sum_V_3_reg_391[11]_i_8_n_0 ,\sum_V_3_reg_391[11]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[15]_i_1_n_7 ),
        .Q(sum_V_3_reg_391[12]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[15]_i_1_n_6 ),
        .Q(sum_V_3_reg_391[13]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[15]_i_1_n_5 ),
        .Q(sum_V_3_reg_391[14]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[15]_i_1_n_4 ),
        .Q(sum_V_3_reg_391[15]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[15]_i_1 
       (.CI(\sum_V_3_reg_391_reg[11]_i_1_n_0 ),
        .CO({\sum_V_3_reg_391_reg[15]_i_1_n_0 ,\sum_V_3_reg_391_reg[15]_i_1_n_1 ,\sum_V_3_reg_391_reg[15]_i_1_n_2 ,\sum_V_3_reg_391_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_3_reg_391[15]_i_2_n_0 ,\sum_V_3_reg_391[15]_i_3_n_0 ,\sum_V_3_reg_391[15]_i_4_n_0 ,\sum_V_3_reg_391[15]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[15]_i_1_n_4 ,\sum_V_3_reg_391_reg[15]_i_1_n_5 ,\sum_V_3_reg_391_reg[15]_i_1_n_6 ,\sum_V_3_reg_391_reg[15]_i_1_n_7 }),
        .S({\sum_V_3_reg_391[15]_i_6_n_0 ,\sum_V_3_reg_391[15]_i_7_n_0 ,\sum_V_3_reg_391[15]_i_8_n_0 ,\sum_V_3_reg_391[15]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[19]_i_1_n_7 ),
        .Q(sum_V_3_reg_391[16]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[19]_i_1_n_6 ),
        .Q(sum_V_3_reg_391[17]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[19]_i_1_n_5 ),
        .Q(sum_V_3_reg_391[18]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[19]_i_1_n_4 ),
        .Q(sum_V_3_reg_391[19]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[19]_i_1 
       (.CI(\sum_V_3_reg_391_reg[15]_i_1_n_0 ),
        .CO({\sum_V_3_reg_391_reg[19]_i_1_n_0 ,\sum_V_3_reg_391_reg[19]_i_1_n_1 ,\sum_V_3_reg_391_reg[19]_i_1_n_2 ,\sum_V_3_reg_391_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_3_reg_391[19]_i_2_n_0 ,\sum_V_3_reg_391[19]_i_3_n_0 ,\sum_V_3_reg_391[19]_i_4_n_0 ,\sum_V_3_reg_391[19]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[19]_i_1_n_4 ,\sum_V_3_reg_391_reg[19]_i_1_n_5 ,\sum_V_3_reg_391_reg[19]_i_1_n_6 ,\sum_V_3_reg_391_reg[19]_i_1_n_7 }),
        .S({\sum_V_3_reg_391[19]_i_6_n_0 ,\sum_V_3_reg_391[19]_i_7_n_0 ,\sum_V_3_reg_391[19]_i_8_n_0 ,\sum_V_3_reg_391[19]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[3]_i_1_n_6 ),
        .Q(sum_V_3_reg_391[1]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[23]_i_1_n_7 ),
        .Q(sum_V_3_reg_391[20]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[23]_i_1_n_6 ),
        .Q(sum_V_3_reg_391[21]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[23]_i_1_n_5 ),
        .Q(sum_V_3_reg_391[22]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[23]_i_1_n_4 ),
        .Q(sum_V_3_reg_391[23]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[23]_i_1 
       (.CI(\sum_V_3_reg_391_reg[19]_i_1_n_0 ),
        .CO({\sum_V_3_reg_391_reg[23]_i_1_n_0 ,\sum_V_3_reg_391_reg[23]_i_1_n_1 ,\sum_V_3_reg_391_reg[23]_i_1_n_2 ,\sum_V_3_reg_391_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_3_reg_391[23]_i_2_n_0 ,\sum_V_3_reg_391[23]_i_3_n_0 ,\sum_V_3_reg_391[23]_i_4_n_0 ,\sum_V_3_reg_391[23]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[23]_i_1_n_4 ,\sum_V_3_reg_391_reg[23]_i_1_n_5 ,\sum_V_3_reg_391_reg[23]_i_1_n_6 ,\sum_V_3_reg_391_reg[23]_i_1_n_7 }),
        .S({\sum_V_3_reg_391[23]_i_6_n_0 ,\sum_V_3_reg_391[23]_i_7_n_0 ,\sum_V_3_reg_391[23]_i_8_n_0 ,\sum_V_3_reg_391[23]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[27]_i_1_n_7 ),
        .Q(sum_V_3_reg_391[24]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[27]_i_1_n_6 ),
        .Q(sum_V_3_reg_391[25]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[27]_i_1_n_5 ),
        .Q(sum_V_3_reg_391[26]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[27]_i_1_n_4 ),
        .Q(sum_V_3_reg_391[27]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[27]_i_1 
       (.CI(\sum_V_3_reg_391_reg[23]_i_1_n_0 ),
        .CO({\sum_V_3_reg_391_reg[27]_i_1_n_0 ,\sum_V_3_reg_391_reg[27]_i_1_n_1 ,\sum_V_3_reg_391_reg[27]_i_1_n_2 ,\sum_V_3_reg_391_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_3_reg_391[27]_i_2_n_0 ,\sum_V_3_reg_391[27]_i_3_n_0 ,\sum_V_3_reg_391[27]_i_4_n_0 ,\sum_V_3_reg_391[27]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[27]_i_1_n_4 ,\sum_V_3_reg_391_reg[27]_i_1_n_5 ,\sum_V_3_reg_391_reg[27]_i_1_n_6 ,\sum_V_3_reg_391_reg[27]_i_1_n_7 }),
        .S({\sum_V_3_reg_391[27]_i_6_n_0 ,\sum_V_3_reg_391[27]_i_7_n_0 ,\sum_V_3_reg_391[27]_i_8_n_0 ,\sum_V_3_reg_391[27]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[31]_i_2_n_7 ),
        .Q(sum_V_3_reg_391[28]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[31]_i_2_n_6 ),
        .Q(sum_V_3_reg_391[29]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[3]_i_1_n_5 ),
        .Q(sum_V_3_reg_391[2]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[31]_i_2_n_5 ),
        .Q(sum_V_3_reg_391[30]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[31] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[31]_i_2_n_4 ),
        .Q(sum_V_3_reg_391[31]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[31]_i_2 
       (.CI(\sum_V_3_reg_391_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_V_3_reg_391_reg[31]_i_2_CO_UNCONNECTED [3],\sum_V_3_reg_391_reg[31]_i_2_n_1 ,\sum_V_3_reg_391_reg[31]_i_2_n_2 ,\sum_V_3_reg_391_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_3_reg_391[31]_i_3_n_0 ,\sum_V_3_reg_391[31]_i_4_n_0 ,\sum_V_3_reg_391[31]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[31]_i_2_n_4 ,\sum_V_3_reg_391_reg[31]_i_2_n_5 ,\sum_V_3_reg_391_reg[31]_i_2_n_6 ,\sum_V_3_reg_391_reg[31]_i_2_n_7 }),
        .S({\sum_V_3_reg_391[31]_i_6_n_0 ,\sum_V_3_reg_391[31]_i_7_n_0 ,\sum_V_3_reg_391[31]_i_8_n_0 ,\sum_V_3_reg_391[31]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[3]_i_1_n_4 ),
        .Q(sum_V_3_reg_391[3]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_3_reg_391_reg[3]_i_1_n_0 ,\sum_V_3_reg_391_reg[3]_i_1_n_1 ,\sum_V_3_reg_391_reg[3]_i_1_n_2 ,\sum_V_3_reg_391_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_3_reg_391[3]_i_2_n_0 ,\sum_V_3_reg_391[3]_i_3_n_0 ,\sum_V_3_reg_391[3]_i_4_n_0 ,\sum_V_3_reg_391[3]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[3]_i_1_n_4 ,\sum_V_3_reg_391_reg[3]_i_1_n_5 ,\sum_V_3_reg_391_reg[3]_i_1_n_6 ,\sum_V_3_reg_391_reg[3]_i_1_n_7 }),
        .S({\sum_V_3_reg_391[3]_i_6_n_0 ,\sum_V_3_reg_391[3]_i_7_n_0 ,\sum_V_3_reg_391[3]_i_8_n_0 ,\sum_V_3_reg_391[3]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[7]_i_1_n_7 ),
        .Q(sum_V_3_reg_391[4]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[7]_i_1_n_6 ),
        .Q(sum_V_3_reg_391[5]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[7]_i_1_n_5 ),
        .Q(sum_V_3_reg_391[6]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[7]_i_1_n_4 ),
        .Q(sum_V_3_reg_391[7]),
        .R(1'b0));
  CARRY4 \sum_V_3_reg_391_reg[7]_i_1 
       (.CI(\sum_V_3_reg_391_reg[3]_i_1_n_0 ),
        .CO({\sum_V_3_reg_391_reg[7]_i_1_n_0 ,\sum_V_3_reg_391_reg[7]_i_1_n_1 ,\sum_V_3_reg_391_reg[7]_i_1_n_2 ,\sum_V_3_reg_391_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_3_reg_391[7]_i_2_n_0 ,\sum_V_3_reg_391[7]_i_3_n_0 ,\sum_V_3_reg_391[7]_i_4_n_0 ,\sum_V_3_reg_391[7]_i_5_n_0 }),
        .O({\sum_V_3_reg_391_reg[7]_i_1_n_4 ,\sum_V_3_reg_391_reg[7]_i_1_n_5 ,\sum_V_3_reg_391_reg[7]_i_1_n_6 ,\sum_V_3_reg_391_reg[7]_i_1_n_7 }),
        .S({\sum_V_3_reg_391[7]_i_6_n_0 ,\sum_V_3_reg_391[7]_i_7_n_0 ,\sum_V_3_reg_391[7]_i_8_n_0 ,\sum_V_3_reg_391[7]_i_9_n_0 }));
  FDRE \sum_V_3_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[11]_i_1_n_7 ),
        .Q(sum_V_3_reg_391[8]),
        .R(1'b0));
  FDRE \sum_V_3_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(\sum_V_3_reg_391[31]_i_1_n_0 ),
        .D(\sum_V_3_reg_391_reg[11]_i_1_n_6 ),
        .Q(sum_V_3_reg_391[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[11]_i_2 
       (.I0(sum_V_5_reg_424[11]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[11]_i_3 
       (.I0(sum_V_5_reg_424[10]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[11]_i_4 
       (.I0(sum_V_5_reg_424[9]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[11]_i_5 
       (.I0(sum_V_5_reg_424[8]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[11]_i_6 
       (.I0(sum_V_5_reg_424[11]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[11]),
        .O(\sum_V_5_reg_424[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[11]_i_7 
       (.I0(sum_V_5_reg_424[10]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[10]),
        .O(\sum_V_5_reg_424[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[11]_i_8 
       (.I0(sum_V_5_reg_424[9]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[9]),
        .O(\sum_V_5_reg_424[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[11]_i_9 
       (.I0(sum_V_5_reg_424[8]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[8]),
        .O(\sum_V_5_reg_424[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[15]_i_2 
       (.I0(sum_V_5_reg_424[15]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[15]_i_3 
       (.I0(sum_V_5_reg_424[14]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[15]_i_4 
       (.I0(sum_V_5_reg_424[13]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[15]_i_5 
       (.I0(sum_V_5_reg_424[12]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[15]_i_6 
       (.I0(sum_V_5_reg_424[15]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[15]),
        .O(\sum_V_5_reg_424[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[15]_i_7 
       (.I0(sum_V_5_reg_424[14]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[14]),
        .O(\sum_V_5_reg_424[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[15]_i_8 
       (.I0(sum_V_5_reg_424[13]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[13]),
        .O(\sum_V_5_reg_424[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[15]_i_9 
       (.I0(sum_V_5_reg_424[12]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[12]),
        .O(\sum_V_5_reg_424[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[19]_i_2 
       (.I0(sum_V_5_reg_424[19]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[19]_i_3 
       (.I0(sum_V_5_reg_424[18]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[19]_i_4 
       (.I0(sum_V_5_reg_424[17]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[19]_i_5 
       (.I0(sum_V_5_reg_424[16]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[19]_i_6 
       (.I0(sum_V_5_reg_424[19]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[19]),
        .O(\sum_V_5_reg_424[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[19]_i_7 
       (.I0(sum_V_5_reg_424[18]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[18]),
        .O(\sum_V_5_reg_424[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[19]_i_8 
       (.I0(sum_V_5_reg_424[17]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[17]),
        .O(\sum_V_5_reg_424[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[19]_i_9 
       (.I0(sum_V_5_reg_424[16]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[16]),
        .O(\sum_V_5_reg_424[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[23]_i_2 
       (.I0(sum_V_5_reg_424[23]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[23]_i_3 
       (.I0(sum_V_5_reg_424[22]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[23]_i_4 
       (.I0(sum_V_5_reg_424[21]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[23]_i_5 
       (.I0(sum_V_5_reg_424[20]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[23]_i_6 
       (.I0(sum_V_5_reg_424[23]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[23]),
        .O(\sum_V_5_reg_424[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[23]_i_7 
       (.I0(sum_V_5_reg_424[22]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[22]),
        .O(\sum_V_5_reg_424[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[23]_i_8 
       (.I0(sum_V_5_reg_424[21]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[21]),
        .O(\sum_V_5_reg_424[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[23]_i_9 
       (.I0(sum_V_5_reg_424[20]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[20]),
        .O(\sum_V_5_reg_424[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[27]_i_2 
       (.I0(sum_V_5_reg_424[27]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[27]_i_3 
       (.I0(sum_V_5_reg_424[26]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[27]_i_4 
       (.I0(sum_V_5_reg_424[25]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[27]_i_5 
       (.I0(sum_V_5_reg_424[24]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[27]_i_6 
       (.I0(sum_V_5_reg_424[27]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[27]),
        .O(\sum_V_5_reg_424[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[27]_i_7 
       (.I0(sum_V_5_reg_424[26]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[26]),
        .O(\sum_V_5_reg_424[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[27]_i_8 
       (.I0(sum_V_5_reg_424[25]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[25]),
        .O(\sum_V_5_reg_424[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[27]_i_9 
       (.I0(sum_V_5_reg_424[24]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[24]),
        .O(\sum_V_5_reg_424[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sum_V_5_reg_424[31]_i_1 
       (.I0(icmp_ln76_2_fu_1404_p2),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state29),
        .O(\sum_V_5_reg_424[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[31]_i_3 
       (.I0(sum_V_5_reg_424[30]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[31]_i_4 
       (.I0(sum_V_5_reg_424[29]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[31]_i_5 
       (.I0(sum_V_5_reg_424[28]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[31]_i_6 
       (.I0(sum_V_5_reg_424[31]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[31]),
        .O(\sum_V_5_reg_424[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[31]_i_7 
       (.I0(sum_V_5_reg_424[30]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[30]),
        .O(\sum_V_5_reg_424[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[31]_i_8 
       (.I0(sum_V_5_reg_424[29]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[29]),
        .O(\sum_V_5_reg_424[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[31]_i_9 
       (.I0(sum_V_5_reg_424[28]),
        .I1(sub_ln840_4_reg_3187[8]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[28]),
        .O(\sum_V_5_reg_424[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[3]_i_2 
       (.I0(sum_V_5_reg_424[3]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[3]_i_3 
       (.I0(sum_V_5_reg_424[2]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[3]_i_4 
       (.I0(sum_V_5_reg_424[1]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[3]_i_5 
       (.I0(sum_V_5_reg_424[0]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[3]_i_6 
       (.I0(sum_V_5_reg_424[3]),
        .I1(sub_ln840_4_reg_3187[3]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[3]),
        .O(\sum_V_5_reg_424[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[3]_i_7 
       (.I0(sum_V_5_reg_424[2]),
        .I1(sub_ln840_4_reg_3187[2]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[2]),
        .O(\sum_V_5_reg_424[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[3]_i_8 
       (.I0(sum_V_5_reg_424[1]),
        .I1(sub_ln840_4_reg_3187[1]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[1]),
        .O(\sum_V_5_reg_424[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[3]_i_9 
       (.I0(sum_V_5_reg_424[0]),
        .I1(sub_ln840_4_reg_3187[0]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[0]),
        .O(\sum_V_5_reg_424[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[7]_i_2 
       (.I0(sum_V_5_reg_424[7]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[7]_i_3 
       (.I0(sum_V_5_reg_424[6]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[7]_i_4 
       (.I0(sum_V_5_reg_424[5]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_5_reg_424[7]_i_5 
       (.I0(sum_V_5_reg_424[4]),
        .I1(icmp_ln76_2_fu_1404_p2),
        .I2(ap_CS_fsm_state22),
        .O(\sum_V_5_reg_424[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[7]_i_6 
       (.I0(sum_V_5_reg_424[7]),
        .I1(sub_ln840_4_reg_3187[7]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[7]),
        .O(\sum_V_5_reg_424[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[7]_i_7 
       (.I0(sum_V_5_reg_424[6]),
        .I1(sub_ln840_4_reg_3187[6]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[6]),
        .O(\sum_V_5_reg_424[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[7]_i_8 
       (.I0(sum_V_5_reg_424[5]),
        .I1(sub_ln840_4_reg_3187[5]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[5]),
        .O(\sum_V_5_reg_424[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \sum_V_5_reg_424[7]_i_9 
       (.I0(sum_V_5_reg_424[4]),
        .I1(sub_ln840_4_reg_3187[4]),
        .I2(icmp_ln1002_3_reg_3192),
        .I3(\reg_603_reg[15]_rep__0_n_0 ),
        .I4(ap_NS_fsm142_out),
        .I5(sum_V_3_reg_391[4]),
        .O(\sum_V_5_reg_424[7]_i_9_n_0 ));
  FDRE \sum_V_5_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[3]_i_1_n_7 ),
        .Q(sum_V_5_reg_424[0]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[10] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[11]_i_1_n_5 ),
        .Q(sum_V_5_reg_424[10]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[11] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[11]_i_1_n_4 ),
        .Q(sum_V_5_reg_424[11]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[11]_i_1 
       (.CI(\sum_V_5_reg_424_reg[7]_i_1_n_0 ),
        .CO({\sum_V_5_reg_424_reg[11]_i_1_n_0 ,\sum_V_5_reg_424_reg[11]_i_1_n_1 ,\sum_V_5_reg_424_reg[11]_i_1_n_2 ,\sum_V_5_reg_424_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_5_reg_424[11]_i_2_n_0 ,\sum_V_5_reg_424[11]_i_3_n_0 ,\sum_V_5_reg_424[11]_i_4_n_0 ,\sum_V_5_reg_424[11]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[11]_i_1_n_4 ,\sum_V_5_reg_424_reg[11]_i_1_n_5 ,\sum_V_5_reg_424_reg[11]_i_1_n_6 ,\sum_V_5_reg_424_reg[11]_i_1_n_7 }),
        .S({\sum_V_5_reg_424[11]_i_6_n_0 ,\sum_V_5_reg_424[11]_i_7_n_0 ,\sum_V_5_reg_424[11]_i_8_n_0 ,\sum_V_5_reg_424[11]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[12] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[15]_i_1_n_7 ),
        .Q(sum_V_5_reg_424[12]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[13] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[15]_i_1_n_6 ),
        .Q(sum_V_5_reg_424[13]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[14] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[15]_i_1_n_5 ),
        .Q(sum_V_5_reg_424[14]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[15] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[15]_i_1_n_4 ),
        .Q(sum_V_5_reg_424[15]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[15]_i_1 
       (.CI(\sum_V_5_reg_424_reg[11]_i_1_n_0 ),
        .CO({\sum_V_5_reg_424_reg[15]_i_1_n_0 ,\sum_V_5_reg_424_reg[15]_i_1_n_1 ,\sum_V_5_reg_424_reg[15]_i_1_n_2 ,\sum_V_5_reg_424_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_5_reg_424[15]_i_2_n_0 ,\sum_V_5_reg_424[15]_i_3_n_0 ,\sum_V_5_reg_424[15]_i_4_n_0 ,\sum_V_5_reg_424[15]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[15]_i_1_n_4 ,\sum_V_5_reg_424_reg[15]_i_1_n_5 ,\sum_V_5_reg_424_reg[15]_i_1_n_6 ,\sum_V_5_reg_424_reg[15]_i_1_n_7 }),
        .S({\sum_V_5_reg_424[15]_i_6_n_0 ,\sum_V_5_reg_424[15]_i_7_n_0 ,\sum_V_5_reg_424[15]_i_8_n_0 ,\sum_V_5_reg_424[15]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[16] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[19]_i_1_n_7 ),
        .Q(sum_V_5_reg_424[16]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[17] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[19]_i_1_n_6 ),
        .Q(sum_V_5_reg_424[17]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[18] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[19]_i_1_n_5 ),
        .Q(sum_V_5_reg_424[18]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[19] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[19]_i_1_n_4 ),
        .Q(sum_V_5_reg_424[19]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[19]_i_1 
       (.CI(\sum_V_5_reg_424_reg[15]_i_1_n_0 ),
        .CO({\sum_V_5_reg_424_reg[19]_i_1_n_0 ,\sum_V_5_reg_424_reg[19]_i_1_n_1 ,\sum_V_5_reg_424_reg[19]_i_1_n_2 ,\sum_V_5_reg_424_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_5_reg_424[19]_i_2_n_0 ,\sum_V_5_reg_424[19]_i_3_n_0 ,\sum_V_5_reg_424[19]_i_4_n_0 ,\sum_V_5_reg_424[19]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[19]_i_1_n_4 ,\sum_V_5_reg_424_reg[19]_i_1_n_5 ,\sum_V_5_reg_424_reg[19]_i_1_n_6 ,\sum_V_5_reg_424_reg[19]_i_1_n_7 }),
        .S({\sum_V_5_reg_424[19]_i_6_n_0 ,\sum_V_5_reg_424[19]_i_7_n_0 ,\sum_V_5_reg_424[19]_i_8_n_0 ,\sum_V_5_reg_424[19]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[3]_i_1_n_6 ),
        .Q(sum_V_5_reg_424[1]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[20] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[23]_i_1_n_7 ),
        .Q(sum_V_5_reg_424[20]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[21] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[23]_i_1_n_6 ),
        .Q(sum_V_5_reg_424[21]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[22] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[23]_i_1_n_5 ),
        .Q(sum_V_5_reg_424[22]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[23] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[23]_i_1_n_4 ),
        .Q(sum_V_5_reg_424[23]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[23]_i_1 
       (.CI(\sum_V_5_reg_424_reg[19]_i_1_n_0 ),
        .CO({\sum_V_5_reg_424_reg[23]_i_1_n_0 ,\sum_V_5_reg_424_reg[23]_i_1_n_1 ,\sum_V_5_reg_424_reg[23]_i_1_n_2 ,\sum_V_5_reg_424_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_5_reg_424[23]_i_2_n_0 ,\sum_V_5_reg_424[23]_i_3_n_0 ,\sum_V_5_reg_424[23]_i_4_n_0 ,\sum_V_5_reg_424[23]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[23]_i_1_n_4 ,\sum_V_5_reg_424_reg[23]_i_1_n_5 ,\sum_V_5_reg_424_reg[23]_i_1_n_6 ,\sum_V_5_reg_424_reg[23]_i_1_n_7 }),
        .S({\sum_V_5_reg_424[23]_i_6_n_0 ,\sum_V_5_reg_424[23]_i_7_n_0 ,\sum_V_5_reg_424[23]_i_8_n_0 ,\sum_V_5_reg_424[23]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[24] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[27]_i_1_n_7 ),
        .Q(sum_V_5_reg_424[24]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[25] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[27]_i_1_n_6 ),
        .Q(sum_V_5_reg_424[25]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[26] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[27]_i_1_n_5 ),
        .Q(sum_V_5_reg_424[26]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[27] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[27]_i_1_n_4 ),
        .Q(sum_V_5_reg_424[27]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[27]_i_1 
       (.CI(\sum_V_5_reg_424_reg[23]_i_1_n_0 ),
        .CO({\sum_V_5_reg_424_reg[27]_i_1_n_0 ,\sum_V_5_reg_424_reg[27]_i_1_n_1 ,\sum_V_5_reg_424_reg[27]_i_1_n_2 ,\sum_V_5_reg_424_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_5_reg_424[27]_i_2_n_0 ,\sum_V_5_reg_424[27]_i_3_n_0 ,\sum_V_5_reg_424[27]_i_4_n_0 ,\sum_V_5_reg_424[27]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[27]_i_1_n_4 ,\sum_V_5_reg_424_reg[27]_i_1_n_5 ,\sum_V_5_reg_424_reg[27]_i_1_n_6 ,\sum_V_5_reg_424_reg[27]_i_1_n_7 }),
        .S({\sum_V_5_reg_424[27]_i_6_n_0 ,\sum_V_5_reg_424[27]_i_7_n_0 ,\sum_V_5_reg_424[27]_i_8_n_0 ,\sum_V_5_reg_424[27]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[28] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[31]_i_2_n_7 ),
        .Q(sum_V_5_reg_424[28]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[29] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[31]_i_2_n_6 ),
        .Q(sum_V_5_reg_424[29]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[3]_i_1_n_5 ),
        .Q(sum_V_5_reg_424[2]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[30] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[31]_i_2_n_5 ),
        .Q(sum_V_5_reg_424[30]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[31] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[31]_i_2_n_4 ),
        .Q(sum_V_5_reg_424[31]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[31]_i_2 
       (.CI(\sum_V_5_reg_424_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_V_5_reg_424_reg[31]_i_2_CO_UNCONNECTED [3],\sum_V_5_reg_424_reg[31]_i_2_n_1 ,\sum_V_5_reg_424_reg[31]_i_2_n_2 ,\sum_V_5_reg_424_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_5_reg_424[31]_i_3_n_0 ,\sum_V_5_reg_424[31]_i_4_n_0 ,\sum_V_5_reg_424[31]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[31]_i_2_n_4 ,\sum_V_5_reg_424_reg[31]_i_2_n_5 ,\sum_V_5_reg_424_reg[31]_i_2_n_6 ,\sum_V_5_reg_424_reg[31]_i_2_n_7 }),
        .S({\sum_V_5_reg_424[31]_i_6_n_0 ,\sum_V_5_reg_424[31]_i_7_n_0 ,\sum_V_5_reg_424[31]_i_8_n_0 ,\sum_V_5_reg_424[31]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[3]_i_1_n_4 ),
        .Q(sum_V_5_reg_424[3]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_5_reg_424_reg[3]_i_1_n_0 ,\sum_V_5_reg_424_reg[3]_i_1_n_1 ,\sum_V_5_reg_424_reg[3]_i_1_n_2 ,\sum_V_5_reg_424_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_5_reg_424[3]_i_2_n_0 ,\sum_V_5_reg_424[3]_i_3_n_0 ,\sum_V_5_reg_424[3]_i_4_n_0 ,\sum_V_5_reg_424[3]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[3]_i_1_n_4 ,\sum_V_5_reg_424_reg[3]_i_1_n_5 ,\sum_V_5_reg_424_reg[3]_i_1_n_6 ,\sum_V_5_reg_424_reg[3]_i_1_n_7 }),
        .S({\sum_V_5_reg_424[3]_i_6_n_0 ,\sum_V_5_reg_424[3]_i_7_n_0 ,\sum_V_5_reg_424[3]_i_8_n_0 ,\sum_V_5_reg_424[3]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[7]_i_1_n_7 ),
        .Q(sum_V_5_reg_424[4]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[7]_i_1_n_6 ),
        .Q(sum_V_5_reg_424[5]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[7]_i_1_n_5 ),
        .Q(sum_V_5_reg_424[6]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[7]_i_1_n_4 ),
        .Q(sum_V_5_reg_424[7]),
        .R(1'b0));
  CARRY4 \sum_V_5_reg_424_reg[7]_i_1 
       (.CI(\sum_V_5_reg_424_reg[3]_i_1_n_0 ),
        .CO({\sum_V_5_reg_424_reg[7]_i_1_n_0 ,\sum_V_5_reg_424_reg[7]_i_1_n_1 ,\sum_V_5_reg_424_reg[7]_i_1_n_2 ,\sum_V_5_reg_424_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_5_reg_424[7]_i_2_n_0 ,\sum_V_5_reg_424[7]_i_3_n_0 ,\sum_V_5_reg_424[7]_i_4_n_0 ,\sum_V_5_reg_424[7]_i_5_n_0 }),
        .O({\sum_V_5_reg_424_reg[7]_i_1_n_4 ,\sum_V_5_reg_424_reg[7]_i_1_n_5 ,\sum_V_5_reg_424_reg[7]_i_1_n_6 ,\sum_V_5_reg_424_reg[7]_i_1_n_7 }),
        .S({\sum_V_5_reg_424[7]_i_6_n_0 ,\sum_V_5_reg_424[7]_i_7_n_0 ,\sum_V_5_reg_424[7]_i_8_n_0 ,\sum_V_5_reg_424[7]_i_9_n_0 }));
  FDRE \sum_V_5_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[11]_i_1_n_7 ),
        .Q(sum_V_5_reg_424[8]),
        .R(1'b0));
  FDRE \sum_V_5_reg_424_reg[9] 
       (.C(ap_clk),
        .CE(\sum_V_5_reg_424[31]_i_1_n_0 ),
        .D(\sum_V_5_reg_424_reg[11]_i_1_n_6 ),
        .Q(sum_V_5_reg_424[9]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_89),
        .Q(sum_V_7_reg_457[0]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_79),
        .Q(sum_V_7_reg_457[10]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_78),
        .Q(sum_V_7_reg_457[11]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_77),
        .Q(sum_V_7_reg_457[12]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_76),
        .Q(sum_V_7_reg_457[13]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_75),
        .Q(sum_V_7_reg_457[14]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_74),
        .Q(sum_V_7_reg_457[15]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_73),
        .Q(sum_V_7_reg_457[16]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_72),
        .Q(sum_V_7_reg_457[17]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_71),
        .Q(sum_V_7_reg_457[18]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_70),
        .Q(sum_V_7_reg_457[19]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_88),
        .Q(sum_V_7_reg_457[1]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_69),
        .Q(sum_V_7_reg_457[20]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_68),
        .Q(sum_V_7_reg_457[21]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_67),
        .Q(sum_V_7_reg_457[22]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_66),
        .Q(sum_V_7_reg_457[23]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_65),
        .Q(sum_V_7_reg_457[24]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_64),
        .Q(sum_V_7_reg_457[25]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_63),
        .Q(sum_V_7_reg_457[26]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_62),
        .Q(sum_V_7_reg_457[27]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_61),
        .Q(sum_V_7_reg_457[28]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_60),
        .Q(sum_V_7_reg_457[29]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_87),
        .Q(sum_V_7_reg_457[2]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_59),
        .Q(sum_V_7_reg_457[30]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_58),
        .Q(sum_V_7_reg_457[31]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_86),
        .Q(sum_V_7_reg_457[3]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_85),
        .Q(sum_V_7_reg_457[4]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_84),
        .Q(sum_V_7_reg_457[5]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_83),
        .Q(sum_V_7_reg_457[6]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_82),
        .Q(sum_V_7_reg_457[7]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_81),
        .Q(sum_V_7_reg_457[8]),
        .R(1'b0));
  FDRE \sum_V_7_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_input_stream_U_n_45),
        .D(regslice_both_input_stream_U_n_80),
        .Q(sum_V_7_reg_457[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[10]_INST_0 
       (.I0(\weights_Addr_A[10]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[10]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[10]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[10]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[9]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[9]),
        .I4(lshr_ln93_2_reg_3139[9]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[10]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[9]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[9]),
        .I4(lshr_ln93_5_reg_3243[9]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[10]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[9]),
        .I3(lshr_ln93_7_reg_3323[9]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[9]),
        .O(\weights_Addr_A[10]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[11]_INST_0 
       (.I0(\weights_Addr_A[11]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[11]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[11]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[11]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[10]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[10]),
        .I4(lshr_ln93_2_reg_3139[10]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[11]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[10]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[10]),
        .I4(lshr_ln93_5_reg_3243[10]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[11]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[10]),
        .I3(lshr_ln93_7_reg_3323[10]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[10]),
        .O(\weights_Addr_A[11]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[12]_INST_0 
       (.I0(\weights_Addr_A[12]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[12]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[12]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[12]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[11]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[11]),
        .I4(lshr_ln93_2_reg_3139[11]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[12]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[11]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[11]),
        .I4(lshr_ln93_5_reg_3243[11]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[12]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[11]),
        .I3(lshr_ln93_7_reg_3323[11]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[11]),
        .O(\weights_Addr_A[12]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[13]_INST_0 
       (.I0(\weights_Addr_A[13]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[13]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[13]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[13]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[12]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[12]),
        .I4(lshr_ln93_2_reg_3139[12]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[13]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[12]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[12]),
        .I4(lshr_ln93_5_reg_3243[12]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[13]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[12]),
        .I3(lshr_ln93_7_reg_3323[12]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[12]),
        .O(\weights_Addr_A[13]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[14]_INST_0 
       (.I0(\weights_Addr_A[14]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[14]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[14]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [14]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[14]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[13]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[13]),
        .I4(lshr_ln93_2_reg_3139[13]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[14]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[13]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[13]),
        .I4(lshr_ln93_5_reg_3243[13]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[14]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[13]),
        .I3(lshr_ln93_7_reg_3323[13]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[13]),
        .O(\weights_Addr_A[14]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[15]_INST_0 
       (.I0(\weights_Addr_A[15]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[15]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[15]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [15]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[15]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[14]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[14]),
        .I4(lshr_ln93_2_reg_3139[14]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[15]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[14]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[14]),
        .I4(lshr_ln93_5_reg_3243[14]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[15]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[14]),
        .I3(lshr_ln93_7_reg_3323[14]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[14]),
        .O(\weights_Addr_A[15]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[16]_INST_0 
       (.I0(\weights_Addr_A[16]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[16]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[16]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[16]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[15]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[15]),
        .I4(lshr_ln93_2_reg_3139[15]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[16]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[15]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[15]),
        .I4(lshr_ln93_5_reg_3243[15]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[16]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[15]),
        .I3(lshr_ln93_7_reg_3323[15]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[15]),
        .O(\weights_Addr_A[16]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \weights_Addr_A[16]_INST_0_i_4 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state23),
        .I2(control_s_axi_U_n_4),
        .O(\weights_Addr_A[16]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \weights_Addr_A[16]_INST_0_i_5 
       (.I0(ap_CS_fsm_state23),
        .I1(control_s_axi_U_n_4),
        .O(\weights_Addr_A[16]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \weights_Addr_A[16]_INST_0_i_6 
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state31),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state47),
        .I5(ap_CS_fsm_state35),
        .O(\weights_Addr_A[16]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \weights_Addr_A[16]_INST_0_i_7 
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state39),
        .O(\weights_Addr_A[16]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \weights_Addr_A[16]_INST_0_i_8 
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state47),
        .O(\weights_Addr_A[16]_INST_0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[1]_INST_0 
       (.I0(\weights_Addr_A[1]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[1]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[1]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[1]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[0]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[0]),
        .I4(lshr_ln93_2_reg_3139[0]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[1]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[0]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[0]),
        .I4(lshr_ln93_5_reg_3243[0]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[1]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[0]),
        .I3(lshr_ln93_7_reg_3323[0]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[0]),
        .O(\weights_Addr_A[1]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[2]_INST_0 
       (.I0(\weights_Addr_A[2]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[2]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[2]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[2]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[1]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[1]),
        .I4(lshr_ln93_2_reg_3139[1]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[2]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[1]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[1]),
        .I4(lshr_ln93_5_reg_3243[1]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[2]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[1]),
        .I3(lshr_ln93_7_reg_3323[1]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[1]),
        .O(\weights_Addr_A[2]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[3]_INST_0 
       (.I0(\weights_Addr_A[3]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[3]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[3]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[3]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[2]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[2]),
        .I4(lshr_ln93_2_reg_3139[2]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[3]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[2]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[2]),
        .I4(lshr_ln93_5_reg_3243[2]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[3]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[2]),
        .I3(lshr_ln93_7_reg_3323[2]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[2]),
        .O(\weights_Addr_A[3]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[4]_INST_0 
       (.I0(\weights_Addr_A[4]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[4]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[4]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[4]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[3]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[3]),
        .I4(lshr_ln93_2_reg_3139[3]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[4]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[3]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[3]),
        .I4(lshr_ln93_5_reg_3243[3]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[4]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[3]),
        .I3(lshr_ln93_7_reg_3323[3]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[3]),
        .O(\weights_Addr_A[4]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[5]_INST_0 
       (.I0(\weights_Addr_A[5]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[5]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[5]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[5]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[4]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[4]),
        .I4(lshr_ln93_2_reg_3139[4]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[5]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[4]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[4]),
        .I4(lshr_ln93_5_reg_3243[4]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[5]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[4]),
        .I3(lshr_ln93_7_reg_3323[4]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[4]),
        .O(\weights_Addr_A[5]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[6]_INST_0 
       (.I0(\weights_Addr_A[6]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[6]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[6]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[6]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[5]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[5]),
        .I4(lshr_ln93_2_reg_3139[5]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[6]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[5]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[5]),
        .I4(lshr_ln93_5_reg_3243[5]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[6]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[5]),
        .I3(lshr_ln93_7_reg_3323[5]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[5]),
        .O(\weights_Addr_A[6]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[7]_INST_0 
       (.I0(\weights_Addr_A[7]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[7]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[7]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[7]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[6]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[6]),
        .I4(lshr_ln93_2_reg_3139[6]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[7]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[6]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[6]),
        .I4(lshr_ln93_5_reg_3243[6]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[7]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[6]),
        .I3(lshr_ln93_7_reg_3323[6]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[6]),
        .O(\weights_Addr_A[7]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[8]_INST_0 
       (.I0(\weights_Addr_A[8]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[8]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[8]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[8]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[7]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[7]),
        .I4(lshr_ln93_2_reg_3139[7]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[8]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[7]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[7]),
        .I4(lshr_ln93_5_reg_3243[7]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[8]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[7]),
        .I3(lshr_ln93_7_reg_3323[7]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[7]),
        .O(\weights_Addr_A[8]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \weights_Addr_A[9]_INST_0 
       (.I0(\weights_Addr_A[9]_INST_0_i_1_n_0 ),
        .I1(\weights_Addr_A[9]_INST_0_i_2_n_0 ),
        .I2(\weights_Addr_A[9]_INST_0_i_3_n_0 ),
        .O(\^weights_Addr_A [9]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \weights_Addr_A[9]_INST_0_i_1 
       (.I0(lshr_ln_reg_3049[8]),
        .I1(control_s_axi_U_n_3),
        .I2(\weights_Addr_A[16]_INST_0_i_4_n_0 ),
        .I3(lshr_ln93_1_reg_3087[8]),
        .I4(lshr_ln93_2_reg_3139[8]),
        .I5(\weights_Addr_A[16]_INST_0_i_5_n_0 ),
        .O(\weights_Addr_A[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \weights_Addr_A[9]_INST_0_i_2 
       (.I0(\weights_Addr_A[16]_INST_0_i_6_n_0 ),
        .I1(lshr_ln93_4_reg_3177[8]),
        .I2(\weights_Addr_A[16]_INST_0_i_7_n_0 ),
        .I3(lshr_ln93_3_reg_3210[8]),
        .I4(lshr_ln93_5_reg_3243[8]),
        .I5(\weights_Addr_A[16]_INST_0_i_8_n_0 ),
        .O(\weights_Addr_A[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \weights_Addr_A[9]_INST_0_i_3 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state39),
        .I2(lshr_ln93_6_reg_3285[8]),
        .I3(lshr_ln93_7_reg_3323[8]),
        .I4(ap_CS_fsm_state47),
        .I5(lshr_ln93_8_reg_3365[8]),
        .O(\weights_Addr_A[9]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    weights_EN_A_INST_0
       (.I0(control_s_axi_U_n_3),
        .I1(ap_CS_fsm_state15),
        .O(weights_EN_A));
  FDRE \width_read_reg_2818_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[0]),
        .Q(width_read_reg_2818[0]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[10]),
        .Q(width_read_reg_2818[10]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[11]),
        .Q(width_read_reg_2818[11]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[12]),
        .Q(width_read_reg_2818[12]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[13]),
        .Q(width_read_reg_2818[13]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[14]),
        .Q(width_read_reg_2818[14]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[15]),
        .Q(width_read_reg_2818[15]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[16]),
        .Q(width_read_reg_2818[16]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[17]),
        .Q(width_read_reg_2818[17]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[18]),
        .Q(width_read_reg_2818[18]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[19]),
        .Q(width_read_reg_2818[19]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[1]),
        .Q(width_read_reg_2818[1]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[20]),
        .Q(width_read_reg_2818[20]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[21]),
        .Q(width_read_reg_2818[21]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[22]),
        .Q(width_read_reg_2818[22]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[23]),
        .Q(width_read_reg_2818[23]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[24]),
        .Q(width_read_reg_2818[24]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[25]),
        .Q(width_read_reg_2818[25]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[26]),
        .Q(width_read_reg_2818[26]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[27]),
        .Q(width_read_reg_2818[27]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[28]),
        .Q(width_read_reg_2818[28]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[29]),
        .Q(width_read_reg_2818[29]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[2]),
        .Q(width_read_reg_2818[2]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[30]),
        .Q(width_read_reg_2818[30]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[31]),
        .Q(width_read_reg_2818[31]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[3]),
        .Q(width_read_reg_2818[3]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[4]),
        .Q(width_read_reg_2818[4]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[5]),
        .Q(width_read_reg_2818[5]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[6]),
        .Q(width_read_reg_2818[6]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[7]),
        .Q(width_read_reg_2818[7]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[8]),
        .Q(width_read_reg_2818[8]),
        .R(1'b0));
  FDRE \width_read_reg_2818_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[9]),
        .Q(width_read_reg_2818[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_control_s_axi
   (SR,
    ap_start,
    D,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[30] ,
    CO,
    \FSM_onehot_rstate_reg[1]_0 ,
    ap_rst_n_0,
    height,
    icmp_fu_621_p2,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    width,
    in_channels,
    out_channels,
    s_axi_control_RDATA,
    interrupt,
    Q,
    int_ap_start_reg_i_2_0,
    int_ap_start_reg_i_2_1,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    ap_rst_n,
    ap_clk,
    s_axi_control_AWADDR,
    int_ap_start_reg_0,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    ap_done);
  output [0:0]SR;
  output ap_start;
  output [0:0]D;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[30] ;
  output [0:0]CO;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output ap_rst_n_0;
  output [31:0]height;
  output [0:0]icmp_fu_621_p2;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [31:0]width;
  output [31:0]in_channels;
  output [31:0]out_channels;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [49:0]Q;
  input [95:0]int_ap_start_reg_i_2_0;
  input [95:0]int_ap_start_reg_i_2_1;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input int_ap_start_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input ap_done;

  wire [0:0]CO;
  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [49:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[30] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [31:0]height;
  wire [0:0]icmp_fu_621_p2;
  wire \icmp_reg_2838[0]_i_10_n_0 ;
  wire \icmp_reg_2838[0]_i_11_n_0 ;
  wire \icmp_reg_2838[0]_i_13_n_0 ;
  wire \icmp_reg_2838[0]_i_14_n_0 ;
  wire \icmp_reg_2838[0]_i_15_n_0 ;
  wire \icmp_reg_2838[0]_i_16_n_0 ;
  wire \icmp_reg_2838[0]_i_17_n_0 ;
  wire \icmp_reg_2838[0]_i_18_n_0 ;
  wire \icmp_reg_2838[0]_i_19_n_0 ;
  wire \icmp_reg_2838[0]_i_20_n_0 ;
  wire \icmp_reg_2838[0]_i_21_n_0 ;
  wire \icmp_reg_2838[0]_i_3_n_0 ;
  wire \icmp_reg_2838[0]_i_4_n_0 ;
  wire \icmp_reg_2838[0]_i_5_n_0 ;
  wire \icmp_reg_2838[0]_i_6_n_0 ;
  wire \icmp_reg_2838[0]_i_8_n_0 ;
  wire \icmp_reg_2838[0]_i_9_n_0 ;
  wire \icmp_reg_2838_reg[0]_i_12_n_0 ;
  wire \icmp_reg_2838_reg[0]_i_12_n_1 ;
  wire \icmp_reg_2838_reg[0]_i_12_n_2 ;
  wire \icmp_reg_2838_reg[0]_i_12_n_3 ;
  wire \icmp_reg_2838_reg[0]_i_1_n_1 ;
  wire \icmp_reg_2838_reg[0]_i_1_n_2 ;
  wire \icmp_reg_2838_reg[0]_i_1_n_3 ;
  wire \icmp_reg_2838_reg[0]_i_2_n_0 ;
  wire \icmp_reg_2838_reg[0]_i_2_n_1 ;
  wire \icmp_reg_2838_reg[0]_i_2_n_2 ;
  wire \icmp_reg_2838_reg[0]_i_2_n_3 ;
  wire \icmp_reg_2838_reg[0]_i_7_n_0 ;
  wire \icmp_reg_2838_reg[0]_i_7_n_1 ;
  wire \icmp_reg_2838_reg[0]_i_7_n_2 ;
  wire \icmp_reg_2838_reg[0]_i_7_n_3 ;
  wire [31:0]in_channels;
  wire int_ap_idle_i_1_n_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_10_n_0;
  wire int_ap_start_i_11_n_0;
  wire int_ap_start_i_12_n_0;
  wire int_ap_start_i_13_n_0;
  wire int_ap_start_i_15_n_0;
  wire int_ap_start_i_16_n_0;
  wire int_ap_start_i_17_n_0;
  wire int_ap_start_i_18_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_20_n_0;
  wire int_ap_start_i_21_n_0;
  wire int_ap_start_i_22_n_0;
  wire int_ap_start_i_23_n_0;
  wire int_ap_start_i_25_n_0;
  wire int_ap_start_i_26_n_0;
  wire int_ap_start_i_27_n_0;
  wire int_ap_start_i_28_n_0;
  wire int_ap_start_i_30_n_0;
  wire int_ap_start_i_31_n_0;
  wire int_ap_start_i_32_n_0;
  wire int_ap_start_i_33_n_0;
  wire int_ap_start_i_35_n_0;
  wire int_ap_start_i_36_n_0;
  wire int_ap_start_i_37_n_0;
  wire int_ap_start_i_38_n_0;
  wire int_ap_start_i_39_n_0;
  wire int_ap_start_i_40_n_0;
  wire int_ap_start_i_41_n_0;
  wire int_ap_start_i_42_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_ap_start_i_7_n_0;
  wire int_ap_start_i_8_n_0;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_i_14_n_0;
  wire int_ap_start_reg_i_14_n_1;
  wire int_ap_start_reg_i_14_n_2;
  wire int_ap_start_reg_i_14_n_3;
  wire int_ap_start_reg_i_19_n_0;
  wire int_ap_start_reg_i_19_n_1;
  wire int_ap_start_reg_i_19_n_2;
  wire int_ap_start_reg_i_19_n_3;
  wire int_ap_start_reg_i_24_n_0;
  wire int_ap_start_reg_i_24_n_1;
  wire int_ap_start_reg_i_24_n_2;
  wire int_ap_start_reg_i_24_n_3;
  wire int_ap_start_reg_i_29_n_0;
  wire int_ap_start_reg_i_29_n_1;
  wire int_ap_start_reg_i_29_n_2;
  wire int_ap_start_reg_i_29_n_3;
  wire [95:0]int_ap_start_reg_i_2_0;
  wire [95:0]int_ap_start_reg_i_2_1;
  wire int_ap_start_reg_i_2_n_1;
  wire int_ap_start_reg_i_2_n_2;
  wire int_ap_start_reg_i_2_n_3;
  wire int_ap_start_reg_i_34_n_0;
  wire int_ap_start_reg_i_34_n_1;
  wire int_ap_start_reg_i_34_n_2;
  wire int_ap_start_reg_i_34_n_3;
  wire int_ap_start_reg_i_4_n_0;
  wire int_ap_start_reg_i_4_n_1;
  wire int_ap_start_reg_i_4_n_2;
  wire int_ap_start_reg_i_4_n_3;
  wire int_ap_start_reg_i_9_n_0;
  wire int_ap_start_reg_i_9_n_1;
  wire int_ap_start_reg_i_9_n_2;
  wire int_ap_start_reg_i_9_n_3;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire [31:0]int_height0;
  wire \int_height[31]_i_1_n_0 ;
  wire \int_height[31]_i_3_n_0 ;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire [31:0]int_in_channels0;
  wire \int_in_channels[31]_i_1_n_0 ;
  wire \int_in_channels[31]_i_3_n_0 ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [31:0]int_out_channels0;
  wire \int_out_channels[31]_i_1_n_0 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire [31:0]int_width0;
  wire \int_width[31]_i_1_n_0 ;
  wire interrupt;
  wire [31:0]out_channels;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [31:0]width;
  wire [3:0]\NLW_icmp_reg_2838_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_reg_2838_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_reg_2838_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_reg_2838_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]NLW_int_ap_start_reg_i_14_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_19_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_24_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_29_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_34_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_9_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3_n_0 ),
        .I2(\ap_CS_fsm[1]_i_4_n_0 ),
        .I3(\ap_CS_fsm_reg[22] ),
        .I4(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[47]),
        .I1(Q[48]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[49]),
        .I5(ap_start),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Q[39]),
        .I1(Q[40]),
        .I2(Q[36]),
        .I3(Q[37]),
        .I4(Q[43]),
        .I5(Q[41]),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(Q[31]),
        .I1(Q[32]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[35]),
        .I5(Q[33]),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_6_n_0 ),
        .I1(\ap_CS_fsm[1]_i_7_n_0 ),
        .I2(\ap_CS_fsm[1]_i_8_n_0 ),
        .I3(Q[0]),
        .I4(\ap_CS_fsm[1]_i_9_n_0 ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(Q[23]),
        .I1(Q[24]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bias_Rst_B_INST_0
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_10 
       (.I0(height[19]),
        .I1(height[20]),
        .O(\icmp_reg_2838[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_11 
       (.I0(height[17]),
        .I1(height[18]),
        .O(\icmp_reg_2838[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_13 
       (.I0(height[15]),
        .I1(height[16]),
        .O(\icmp_reg_2838[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_14 
       (.I0(height[13]),
        .I1(height[14]),
        .O(\icmp_reg_2838[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_15 
       (.I0(height[11]),
        .I1(height[12]),
        .O(\icmp_reg_2838[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_16 
       (.I0(height[9]),
        .I1(height[10]),
        .O(\icmp_reg_2838[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_17 
       (.I0(height[1]),
        .I1(height[2]),
        .O(\icmp_reg_2838[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_18 
       (.I0(height[7]),
        .I1(height[8]),
        .O(\icmp_reg_2838[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_19 
       (.I0(height[5]),
        .I1(height[6]),
        .O(\icmp_reg_2838[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_20 
       (.I0(height[3]),
        .I1(height[4]),
        .O(\icmp_reg_2838[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_2838[0]_i_21 
       (.I0(height[1]),
        .I1(height[2]),
        .O(\icmp_reg_2838[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_reg_2838[0]_i_3 
       (.I0(height[31]),
        .O(\icmp_reg_2838[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_4 
       (.I0(height[29]),
        .I1(height[30]),
        .O(\icmp_reg_2838[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_5 
       (.I0(height[27]),
        .I1(height[28]),
        .O(\icmp_reg_2838[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_6 
       (.I0(height[25]),
        .I1(height[26]),
        .O(\icmp_reg_2838[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_8 
       (.I0(height[23]),
        .I1(height[24]),
        .O(\icmp_reg_2838[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_2838[0]_i_9 
       (.I0(height[21]),
        .I1(height[22]),
        .O(\icmp_reg_2838[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_reg_2838_reg[0]_i_1 
       (.CI(\icmp_reg_2838_reg[0]_i_2_n_0 ),
        .CO({icmp_fu_621_p2,\icmp_reg_2838_reg[0]_i_1_n_1 ,\icmp_reg_2838_reg[0]_i_1_n_2 ,\icmp_reg_2838_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({height[31],1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_reg_2838_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_reg_2838[0]_i_3_n_0 ,\icmp_reg_2838[0]_i_4_n_0 ,\icmp_reg_2838[0]_i_5_n_0 ,\icmp_reg_2838[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_reg_2838_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\icmp_reg_2838_reg[0]_i_12_n_0 ,\icmp_reg_2838_reg[0]_i_12_n_1 ,\icmp_reg_2838_reg[0]_i_12_n_2 ,\icmp_reg_2838_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_reg_2838[0]_i_17_n_0 }),
        .O(\NLW_icmp_reg_2838_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_reg_2838[0]_i_18_n_0 ,\icmp_reg_2838[0]_i_19_n_0 ,\icmp_reg_2838[0]_i_20_n_0 ,\icmp_reg_2838[0]_i_21_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_reg_2838_reg[0]_i_2 
       (.CI(\icmp_reg_2838_reg[0]_i_7_n_0 ),
        .CO({\icmp_reg_2838_reg[0]_i_2_n_0 ,\icmp_reg_2838_reg[0]_i_2_n_1 ,\icmp_reg_2838_reg[0]_i_2_n_2 ,\icmp_reg_2838_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_reg_2838_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_reg_2838[0]_i_8_n_0 ,\icmp_reg_2838[0]_i_9_n_0 ,\icmp_reg_2838[0]_i_10_n_0 ,\icmp_reg_2838[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_reg_2838_reg[0]_i_7 
       (.CI(\icmp_reg_2838_reg[0]_i_12_n_0 ),
        .CO({\icmp_reg_2838_reg[0]_i_7_n_0 ,\icmp_reg_2838_reg[0]_i_7_n_1 ,\icmp_reg_2838_reg[0]_i_7_n_2 ,\icmp_reg_2838_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_reg_2838_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_reg_2838[0]_i_13_n_0 ,\icmp_reg_2838[0]_i_14_n_0 ,\icmp_reg_2838[0]_i_15_n_0 ,\icmp_reg_2838[0]_i_16_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(int_ap_idle_i_1_n_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_idle_i_1_n_0),
        .Q(p_4_in[2]),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_ap_ready_i_1
       (.I0(p_4_in[7]),
        .I1(int_ap_start_reg_0),
        .I2(CO),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(CO),
        .I2(int_ap_start_reg_0),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_10
       (.I0(int_ap_start_reg_i_2_0[83]),
        .I1(int_ap_start_reg_i_2_1[83]),
        .I2(int_ap_start_reg_i_2_0[82]),
        .I3(int_ap_start_reg_i_2_1[82]),
        .I4(int_ap_start_reg_i_2_1[81]),
        .I5(int_ap_start_reg_i_2_0[81]),
        .O(int_ap_start_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_11
       (.I0(int_ap_start_reg_i_2_0[80]),
        .I1(int_ap_start_reg_i_2_1[80]),
        .I2(int_ap_start_reg_i_2_0[79]),
        .I3(int_ap_start_reg_i_2_1[79]),
        .I4(int_ap_start_reg_i_2_1[78]),
        .I5(int_ap_start_reg_i_2_0[78]),
        .O(int_ap_start_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_12
       (.I0(int_ap_start_reg_i_2_0[77]),
        .I1(int_ap_start_reg_i_2_1[77]),
        .I2(int_ap_start_reg_i_2_0[76]),
        .I3(int_ap_start_reg_i_2_1[76]),
        .I4(int_ap_start_reg_i_2_1[75]),
        .I5(int_ap_start_reg_i_2_0[75]),
        .O(int_ap_start_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_13
       (.I0(int_ap_start_reg_i_2_0[74]),
        .I1(int_ap_start_reg_i_2_1[74]),
        .I2(int_ap_start_reg_i_2_0[73]),
        .I3(int_ap_start_reg_i_2_1[73]),
        .I4(int_ap_start_reg_i_2_1[72]),
        .I5(int_ap_start_reg_i_2_0[72]),
        .O(int_ap_start_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_15
       (.I0(int_ap_start_reg_i_2_0[71]),
        .I1(int_ap_start_reg_i_2_1[71]),
        .I2(int_ap_start_reg_i_2_0[70]),
        .I3(int_ap_start_reg_i_2_1[70]),
        .I4(int_ap_start_reg_i_2_1[69]),
        .I5(int_ap_start_reg_i_2_0[69]),
        .O(int_ap_start_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_16
       (.I0(int_ap_start_reg_i_2_0[68]),
        .I1(int_ap_start_reg_i_2_1[68]),
        .I2(int_ap_start_reg_i_2_0[67]),
        .I3(int_ap_start_reg_i_2_1[67]),
        .I4(int_ap_start_reg_i_2_1[66]),
        .I5(int_ap_start_reg_i_2_0[66]),
        .O(int_ap_start_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_17
       (.I0(int_ap_start_reg_i_2_0[65]),
        .I1(int_ap_start_reg_i_2_1[65]),
        .I2(int_ap_start_reg_i_2_0[64]),
        .I3(int_ap_start_reg_i_2_1[64]),
        .I4(int_ap_start_reg_i_2_1[63]),
        .I5(int_ap_start_reg_i_2_0[63]),
        .O(int_ap_start_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_18
       (.I0(int_ap_start_reg_i_2_0[62]),
        .I1(int_ap_start_reg_i_2_1[62]),
        .I2(int_ap_start_reg_i_2_0[61]),
        .I3(int_ap_start_reg_i_2_1[61]),
        .I4(int_ap_start_reg_i_2_1[60]),
        .I5(int_ap_start_reg_i_2_0[60]),
        .O(int_ap_start_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_20
       (.I0(int_ap_start_reg_i_2_0[59]),
        .I1(int_ap_start_reg_i_2_1[59]),
        .I2(int_ap_start_reg_i_2_0[58]),
        .I3(int_ap_start_reg_i_2_1[58]),
        .I4(int_ap_start_reg_i_2_1[57]),
        .I5(int_ap_start_reg_i_2_0[57]),
        .O(int_ap_start_i_20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_21
       (.I0(int_ap_start_reg_i_2_0[56]),
        .I1(int_ap_start_reg_i_2_1[56]),
        .I2(int_ap_start_reg_i_2_0[55]),
        .I3(int_ap_start_reg_i_2_1[55]),
        .I4(int_ap_start_reg_i_2_1[54]),
        .I5(int_ap_start_reg_i_2_0[54]),
        .O(int_ap_start_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_22
       (.I0(int_ap_start_reg_i_2_0[53]),
        .I1(int_ap_start_reg_i_2_1[53]),
        .I2(int_ap_start_reg_i_2_0[52]),
        .I3(int_ap_start_reg_i_2_1[52]),
        .I4(int_ap_start_reg_i_2_1[51]),
        .I5(int_ap_start_reg_i_2_0[51]),
        .O(int_ap_start_i_22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_23
       (.I0(int_ap_start_reg_i_2_0[50]),
        .I1(int_ap_start_reg_i_2_1[50]),
        .I2(int_ap_start_reg_i_2_0[49]),
        .I3(int_ap_start_reg_i_2_1[49]),
        .I4(int_ap_start_reg_i_2_1[48]),
        .I5(int_ap_start_reg_i_2_0[48]),
        .O(int_ap_start_i_23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_25
       (.I0(int_ap_start_reg_i_2_0[47]),
        .I1(int_ap_start_reg_i_2_1[47]),
        .I2(int_ap_start_reg_i_2_0[46]),
        .I3(int_ap_start_reg_i_2_1[46]),
        .I4(int_ap_start_reg_i_2_1[45]),
        .I5(int_ap_start_reg_i_2_0[45]),
        .O(int_ap_start_i_25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_26
       (.I0(int_ap_start_reg_i_2_0[44]),
        .I1(int_ap_start_reg_i_2_1[44]),
        .I2(int_ap_start_reg_i_2_0[43]),
        .I3(int_ap_start_reg_i_2_1[43]),
        .I4(int_ap_start_reg_i_2_1[42]),
        .I5(int_ap_start_reg_i_2_0[42]),
        .O(int_ap_start_i_26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_27
       (.I0(int_ap_start_reg_i_2_0[41]),
        .I1(int_ap_start_reg_i_2_1[41]),
        .I2(int_ap_start_reg_i_2_0[40]),
        .I3(int_ap_start_reg_i_2_1[40]),
        .I4(int_ap_start_reg_i_2_1[39]),
        .I5(int_ap_start_reg_i_2_0[39]),
        .O(int_ap_start_i_27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_28
       (.I0(int_ap_start_reg_i_2_0[38]),
        .I1(int_ap_start_reg_i_2_1[38]),
        .I2(int_ap_start_reg_i_2_0[37]),
        .I3(int_ap_start_reg_i_2_1[37]),
        .I4(int_ap_start_reg_i_2_1[36]),
        .I5(int_ap_start_reg_i_2_0[36]),
        .O(int_ap_start_i_28_n_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_height[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ap_start5_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_30
       (.I0(int_ap_start_reg_i_2_0[35]),
        .I1(int_ap_start_reg_i_2_1[35]),
        .I2(int_ap_start_reg_i_2_0[34]),
        .I3(int_ap_start_reg_i_2_1[34]),
        .I4(int_ap_start_reg_i_2_1[33]),
        .I5(int_ap_start_reg_i_2_0[33]),
        .O(int_ap_start_i_30_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_31
       (.I0(int_ap_start_reg_i_2_0[32]),
        .I1(int_ap_start_reg_i_2_1[32]),
        .I2(int_ap_start_reg_i_2_0[31]),
        .I3(int_ap_start_reg_i_2_1[31]),
        .I4(int_ap_start_reg_i_2_1[30]),
        .I5(int_ap_start_reg_i_2_0[30]),
        .O(int_ap_start_i_31_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_32
       (.I0(int_ap_start_reg_i_2_0[29]),
        .I1(int_ap_start_reg_i_2_1[29]),
        .I2(int_ap_start_reg_i_2_0[28]),
        .I3(int_ap_start_reg_i_2_1[28]),
        .I4(int_ap_start_reg_i_2_1[27]),
        .I5(int_ap_start_reg_i_2_0[27]),
        .O(int_ap_start_i_32_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_33
       (.I0(int_ap_start_reg_i_2_0[26]),
        .I1(int_ap_start_reg_i_2_1[26]),
        .I2(int_ap_start_reg_i_2_0[25]),
        .I3(int_ap_start_reg_i_2_1[25]),
        .I4(int_ap_start_reg_i_2_1[24]),
        .I5(int_ap_start_reg_i_2_0[24]),
        .O(int_ap_start_i_33_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_35
       (.I0(int_ap_start_reg_i_2_0[23]),
        .I1(int_ap_start_reg_i_2_1[23]),
        .I2(int_ap_start_reg_i_2_0[22]),
        .I3(int_ap_start_reg_i_2_1[22]),
        .I4(int_ap_start_reg_i_2_1[21]),
        .I5(int_ap_start_reg_i_2_0[21]),
        .O(int_ap_start_i_35_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_36
       (.I0(int_ap_start_reg_i_2_0[20]),
        .I1(int_ap_start_reg_i_2_1[20]),
        .I2(int_ap_start_reg_i_2_0[19]),
        .I3(int_ap_start_reg_i_2_1[19]),
        .I4(int_ap_start_reg_i_2_1[18]),
        .I5(int_ap_start_reg_i_2_0[18]),
        .O(int_ap_start_i_36_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_37
       (.I0(int_ap_start_reg_i_2_0[17]),
        .I1(int_ap_start_reg_i_2_1[17]),
        .I2(int_ap_start_reg_i_2_0[16]),
        .I3(int_ap_start_reg_i_2_1[16]),
        .I4(int_ap_start_reg_i_2_1[15]),
        .I5(int_ap_start_reg_i_2_0[15]),
        .O(int_ap_start_i_37_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_38
       (.I0(int_ap_start_reg_i_2_0[14]),
        .I1(int_ap_start_reg_i_2_1[14]),
        .I2(int_ap_start_reg_i_2_0[13]),
        .I3(int_ap_start_reg_i_2_1[13]),
        .I4(int_ap_start_reg_i_2_1[12]),
        .I5(int_ap_start_reg_i_2_0[12]),
        .O(int_ap_start_i_38_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_39
       (.I0(int_ap_start_reg_i_2_0[11]),
        .I1(int_ap_start_reg_i_2_1[11]),
        .I2(int_ap_start_reg_i_2_0[10]),
        .I3(int_ap_start_reg_i_2_1[10]),
        .I4(int_ap_start_reg_i_2_1[9]),
        .I5(int_ap_start_reg_i_2_0[9]),
        .O(int_ap_start_i_39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_40
       (.I0(int_ap_start_reg_i_2_0[8]),
        .I1(int_ap_start_reg_i_2_1[8]),
        .I2(int_ap_start_reg_i_2_0[7]),
        .I3(int_ap_start_reg_i_2_1[7]),
        .I4(int_ap_start_reg_i_2_1[6]),
        .I5(int_ap_start_reg_i_2_0[6]),
        .O(int_ap_start_i_40_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_41
       (.I0(int_ap_start_reg_i_2_0[5]),
        .I1(int_ap_start_reg_i_2_1[5]),
        .I2(int_ap_start_reg_i_2_0[4]),
        .I3(int_ap_start_reg_i_2_1[4]),
        .I4(int_ap_start_reg_i_2_1[3]),
        .I5(int_ap_start_reg_i_2_0[3]),
        .O(int_ap_start_i_41_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_42
       (.I0(int_ap_start_reg_i_2_0[2]),
        .I1(int_ap_start_reg_i_2_1[2]),
        .I2(int_ap_start_reg_i_2_0[1]),
        .I3(int_ap_start_reg_i_2_1[1]),
        .I4(int_ap_start_reg_i_2_1[0]),
        .I5(int_ap_start_reg_i_2_0[0]),
        .O(int_ap_start_i_42_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_5
       (.I0(int_ap_start_reg_i_2_0[95]),
        .I1(int_ap_start_reg_i_2_1[95]),
        .I2(int_ap_start_reg_i_2_0[94]),
        .I3(int_ap_start_reg_i_2_1[94]),
        .I4(int_ap_start_reg_i_2_1[93]),
        .I5(int_ap_start_reg_i_2_0[93]),
        .O(int_ap_start_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_6
       (.I0(int_ap_start_reg_i_2_0[92]),
        .I1(int_ap_start_reg_i_2_1[92]),
        .I2(int_ap_start_reg_i_2_0[91]),
        .I3(int_ap_start_reg_i_2_1[91]),
        .I4(int_ap_start_reg_i_2_1[90]),
        .I5(int_ap_start_reg_i_2_0[90]),
        .O(int_ap_start_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_7
       (.I0(int_ap_start_reg_i_2_0[89]),
        .I1(int_ap_start_reg_i_2_1[89]),
        .I2(int_ap_start_reg_i_2_0[88]),
        .I3(int_ap_start_reg_i_2_1[88]),
        .I4(int_ap_start_reg_i_2_1[87]),
        .I5(int_ap_start_reg_i_2_0[87]),
        .O(int_ap_start_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_8
       (.I0(int_ap_start_reg_i_2_0[86]),
        .I1(int_ap_start_reg_i_2_1[86]),
        .I2(int_ap_start_reg_i_2_0[85]),
        .I3(int_ap_start_reg_i_2_1[85]),
        .I4(int_ap_start_reg_i_2_1[84]),
        .I5(int_ap_start_reg_i_2_0[84]),
        .O(int_ap_start_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_0));
  CARRY4 int_ap_start_reg_i_14
       (.CI(int_ap_start_reg_i_19_n_0),
        .CO({int_ap_start_reg_i_14_n_0,int_ap_start_reg_i_14_n_1,int_ap_start_reg_i_14_n_2,int_ap_start_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_14_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_20_n_0,int_ap_start_i_21_n_0,int_ap_start_i_22_n_0,int_ap_start_i_23_n_0}));
  CARRY4 int_ap_start_reg_i_19
       (.CI(int_ap_start_reg_i_24_n_0),
        .CO({int_ap_start_reg_i_19_n_0,int_ap_start_reg_i_19_n_1,int_ap_start_reg_i_19_n_2,int_ap_start_reg_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_19_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_25_n_0,int_ap_start_i_26_n_0,int_ap_start_i_27_n_0,int_ap_start_i_28_n_0}));
  CARRY4 int_ap_start_reg_i_2
       (.CI(int_ap_start_reg_i_4_n_0),
        .CO({CO,int_ap_start_reg_i_2_n_1,int_ap_start_reg_i_2_n_2,int_ap_start_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_2_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_5_n_0,int_ap_start_i_6_n_0,int_ap_start_i_7_n_0,int_ap_start_i_8_n_0}));
  CARRY4 int_ap_start_reg_i_24
       (.CI(int_ap_start_reg_i_29_n_0),
        .CO({int_ap_start_reg_i_24_n_0,int_ap_start_reg_i_24_n_1,int_ap_start_reg_i_24_n_2,int_ap_start_reg_i_24_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_24_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_30_n_0,int_ap_start_i_31_n_0,int_ap_start_i_32_n_0,int_ap_start_i_33_n_0}));
  CARRY4 int_ap_start_reg_i_29
       (.CI(int_ap_start_reg_i_34_n_0),
        .CO({int_ap_start_reg_i_29_n_0,int_ap_start_reg_i_29_n_1,int_ap_start_reg_i_29_n_2,int_ap_start_reg_i_29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_29_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_35_n_0,int_ap_start_i_36_n_0,int_ap_start_i_37_n_0,int_ap_start_i_38_n_0}));
  CARRY4 int_ap_start_reg_i_34
       (.CI(1'b0),
        .CO({int_ap_start_reg_i_34_n_0,int_ap_start_reg_i_34_n_1,int_ap_start_reg_i_34_n_2,int_ap_start_reg_i_34_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_34_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_39_n_0,int_ap_start_i_40_n_0,int_ap_start_i_41_n_0,int_ap_start_i_42_n_0}));
  CARRY4 int_ap_start_reg_i_4
       (.CI(int_ap_start_reg_i_9_n_0),
        .CO({int_ap_start_reg_i_4_n_0,int_ap_start_reg_i_4_n_1,int_ap_start_reg_i_4_n_2,int_ap_start_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_4_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_10_n_0,int_ap_start_i_11_n_0,int_ap_start_i_12_n_0,int_ap_start_i_13_n_0}));
  CARRY4 int_ap_start_reg_i_9
       (.CI(int_ap_start_reg_i_14_n_0),
        .CO({int_ap_start_reg_i_9_n_0,int_ap_start_reg_i_9_n_1,int_ap_start_reg_i_9_n_2,int_ap_start_reg_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_9_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_15_n_0,int_ap_start_i_16_n_0,int_ap_start_i_17_n_0,int_ap_start_i_18_n_0}));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_4_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in[7]),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[0]_i_1 
       (.I0(height[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[10]_i_1 
       (.I0(height[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[11]_i_1 
       (.I0(height[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[12]_i_1 
       (.I0(height[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[13]_i_1 
       (.I0(height[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[14]_i_1 
       (.I0(height[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_height0[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[15]_i_1 
       (.I0(height[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[16]_i_1 
       (.I0(height[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_height0[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[17]_i_1 
       (.I0(height[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_height0[17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[18]_i_1 
       (.I0(height[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_height0[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[19]_i_1 
       (.I0(height[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_height0[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[1]_i_1 
       (.I0(height[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[20]_i_1 
       (.I0(height[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_height0[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[21]_i_1 
       (.I0(height[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_height0[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[22]_i_1 
       (.I0(height[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_height0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[23]_i_1 
       (.I0(height[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_height0[23]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[24]_i_1 
       (.I0(height[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_height0[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[25]_i_1 
       (.I0(height[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_height0[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[26]_i_1 
       (.I0(height[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_height0[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[27]_i_1 
       (.I0(height[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_height0[27]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[28]_i_1 
       (.I0(height[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_height0[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[29]_i_1 
       (.I0(height[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_height0[29]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[2]_i_1 
       (.I0(height[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[30]_i_1 
       (.I0(height[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_height0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_height[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_height[31]_i_3_n_0 ),
        .O(\int_height[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[31]_i_2 
       (.I0(height[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_height0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_height[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_height[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[3]_i_1 
       (.I0(height[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[4]_i_1 
       (.I0(height[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[5]_i_1 
       (.I0(height[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[6]_i_1 
       (.I0(height[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[7]_i_1 
       (.I0(height[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[8]_i_1 
       (.I0(height[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[9]_i_1 
       (.I0(height[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[11]),
        .Q(height[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[12]),
        .Q(height[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[13]),
        .Q(height[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[14]),
        .Q(height[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[15]),
        .Q(height[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[16] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[16]),
        .Q(height[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[17] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[17]),
        .Q(height[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[18] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[18]),
        .Q(height[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[19] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[19]),
        .Q(height[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[20] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[20]),
        .Q(height[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[21] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[21]),
        .Q(height[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[22] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[22]),
        .Q(height[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[23] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[23]),
        .Q(height[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[24] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[24]),
        .Q(height[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[25] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[25]),
        .Q(height[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[26] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[26]),
        .Q(height[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[27] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[27]),
        .Q(height[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[28] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[28]),
        .Q(height[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[29] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[29]),
        .Q(height[29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[30] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[30]),
        .Q(height[30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[31] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[31]),
        .Q(height[31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_height[31]_i_3_n_0 ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[0]_i_1 
       (.I0(in_channels[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in_channels0[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[10]_i_1 
       (.I0(in_channels[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in_channels0[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[11]_i_1 
       (.I0(in_channels[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in_channels0[11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[12]_i_1 
       (.I0(in_channels[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in_channels0[12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[13]_i_1 
       (.I0(in_channels[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in_channels0[13]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[14]_i_1 
       (.I0(in_channels[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in_channels0[14]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[15]_i_1 
       (.I0(in_channels[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in_channels0[15]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[16]_i_1 
       (.I0(in_channels[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in_channels0[16]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[17]_i_1 
       (.I0(in_channels[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in_channels0[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[18]_i_1 
       (.I0(in_channels[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in_channels0[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[19]_i_1 
       (.I0(in_channels[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in_channels0[19]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[1]_i_1 
       (.I0(in_channels[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in_channels0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[20]_i_1 
       (.I0(in_channels[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in_channels0[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[21]_i_1 
       (.I0(in_channels[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in_channels0[21]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[22]_i_1 
       (.I0(in_channels[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in_channels0[22]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[23]_i_1 
       (.I0(in_channels[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in_channels0[23]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[24]_i_1 
       (.I0(in_channels[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in_channels0[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[25]_i_1 
       (.I0(in_channels[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in_channels0[25]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[26]_i_1 
       (.I0(in_channels[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in_channels0[26]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[27]_i_1 
       (.I0(in_channels[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in_channels0[27]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[28]_i_1 
       (.I0(in_channels[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in_channels0[28]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[29]_i_1 
       (.I0(in_channels[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in_channels0[29]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[2]_i_1 
       (.I0(in_channels[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in_channels0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[30]_i_1 
       (.I0(in_channels[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in_channels0[30]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_in_channels[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_in_channels[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_in_channels[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[31]_i_2 
       (.I0(in_channels[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in_channels0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_in_channels[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_in_channels[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[3]_i_1 
       (.I0(in_channels[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in_channels0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[4]_i_1 
       (.I0(in_channels[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in_channels0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[5]_i_1 
       (.I0(in_channels[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in_channels0[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[6]_i_1 
       (.I0(in_channels[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in_channels0[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[7]_i_1 
       (.I0(in_channels[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in_channels0[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[8]_i_1 
       (.I0(in_channels[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in_channels0[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channels[9]_i_1 
       (.I0(in_channels[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in_channels0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[0] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[0]),
        .Q(in_channels[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[10] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[10]),
        .Q(in_channels[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[11] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[11]),
        .Q(in_channels[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[12] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[12]),
        .Q(in_channels[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[13] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[13]),
        .Q(in_channels[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[14] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[14]),
        .Q(in_channels[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[15] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[15]),
        .Q(in_channels[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[16] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[16]),
        .Q(in_channels[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[17] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[17]),
        .Q(in_channels[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[18] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[18]),
        .Q(in_channels[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[19] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[19]),
        .Q(in_channels[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[1] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[1]),
        .Q(in_channels[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[20] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[20]),
        .Q(in_channels[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[21] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[21]),
        .Q(in_channels[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[22] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[22]),
        .Q(in_channels[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[23] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[23]),
        .Q(in_channels[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[24] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[24]),
        .Q(in_channels[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[25] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[25]),
        .Q(in_channels[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[26] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[26]),
        .Q(in_channels[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[27] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[27]),
        .Q(in_channels[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[28] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[28]),
        .Q(in_channels[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[29] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[29]),
        .Q(in_channels[29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[2] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[2]),
        .Q(in_channels[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[30] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[30]),
        .Q(in_channels[30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[31] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[31]),
        .Q(in_channels[31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[3] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[3]),
        .Q(in_channels[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[4] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[4]),
        .Q(in_channels[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[5] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[5]),
        .Q(in_channels[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[6] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[6]),
        .Q(in_channels[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[7] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[7]),
        .Q(in_channels[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[8] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[8]),
        .Q(in_channels[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channels_reg[9] 
       (.C(ap_clk),
        .CE(\int_in_channels[31]_i_1_n_0 ),
        .D(int_in_channels0[9]),
        .Q(in_channels[9]),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(int_ap_start_reg_0),
        .I4(CO),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_height[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(int_ap_start_reg_0),
        .I4(CO),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[0]_i_1 
       (.I0(out_channels[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_channels0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[10]_i_1 
       (.I0(out_channels[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_channels0[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[11]_i_1 
       (.I0(out_channels[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_channels0[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[12]_i_1 
       (.I0(out_channels[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_channels0[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[13]_i_1 
       (.I0(out_channels[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_channels0[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[14]_i_1 
       (.I0(out_channels[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_channels0[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[15]_i_1 
       (.I0(out_channels[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_channels0[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[16]_i_1 
       (.I0(out_channels[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_channels0[16]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[17]_i_1 
       (.I0(out_channels[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_channels0[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[18]_i_1 
       (.I0(out_channels[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_channels0[18]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[19]_i_1 
       (.I0(out_channels[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_channels0[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[1]_i_1 
       (.I0(out_channels[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_channels0[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[20]_i_1 
       (.I0(out_channels[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_channels0[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[21]_i_1 
       (.I0(out_channels[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_channels0[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[22]_i_1 
       (.I0(out_channels[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_channels0[22]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[23]_i_1 
       (.I0(out_channels[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_channels0[23]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[24]_i_1 
       (.I0(out_channels[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_channels0[24]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[25]_i_1 
       (.I0(out_channels[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_channels0[25]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[26]_i_1 
       (.I0(out_channels[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_channels0[26]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[27]_i_1 
       (.I0(out_channels[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_channels0[27]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[28]_i_1 
       (.I0(out_channels[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_channels0[28]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[29]_i_1 
       (.I0(out_channels[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_channels0[29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[2]_i_1 
       (.I0(out_channels[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_channels0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[30]_i_1 
       (.I0(out_channels[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_channels0[30]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_out_channels[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_in_channels[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_out_channels[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[31]_i_2 
       (.I0(out_channels[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_channels0[31]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[3]_i_1 
       (.I0(out_channels[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_channels0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[4]_i_1 
       (.I0(out_channels[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_channels0[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[5]_i_1 
       (.I0(out_channels[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_channels0[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[6]_i_1 
       (.I0(out_channels[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_channels0[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[7]_i_1 
       (.I0(out_channels[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_channels0[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[8]_i_1 
       (.I0(out_channels[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_channels0[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channels[9]_i_1 
       (.I0(out_channels[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_channels0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[0]),
        .Q(out_channels[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[10]),
        .Q(out_channels[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[11]),
        .Q(out_channels[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[12]),
        .Q(out_channels[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[13]),
        .Q(out_channels[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[14]),
        .Q(out_channels[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[15]),
        .Q(out_channels[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[16]),
        .Q(out_channels[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[17]),
        .Q(out_channels[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[18]),
        .Q(out_channels[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[19]),
        .Q(out_channels[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[1]),
        .Q(out_channels[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[20]),
        .Q(out_channels[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[21]),
        .Q(out_channels[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[22]),
        .Q(out_channels[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[23]),
        .Q(out_channels[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[24]),
        .Q(out_channels[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[25]),
        .Q(out_channels[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[26]),
        .Q(out_channels[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[27]),
        .Q(out_channels[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[28]),
        .Q(out_channels[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[29]),
        .Q(out_channels[29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[2]),
        .Q(out_channels[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[30]),
        .Q(out_channels[30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[31]),
        .Q(out_channels[31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[3]),
        .Q(out_channels[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[4]),
        .Q(out_channels[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[5]),
        .Q(out_channels[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[6]),
        .Q(out_channels[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[7]),
        .Q(out_channels[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[8]),
        .Q(out_channels[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channels_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_channels[31]_i_1_n_0 ),
        .D(int_out_channels0[9]),
        .Q(out_channels[9]),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_4_in[2]),
        .I3(int_ap_idle_i_1_n_0),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(int_task_ap_done_i_4_n_0),
        .I3(ar_hs),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_4
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_task_ap_done_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[0]_i_1 
       (.I0(width[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[10]_i_1 
       (.I0(width[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[11]_i_1 
       (.I0(width[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[12]_i_1 
       (.I0(width[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[13]_i_1 
       (.I0(width[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[14]_i_1 
       (.I0(width[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_width0[14]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[15]_i_1 
       (.I0(width[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[16]_i_1 
       (.I0(width[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_width0[16]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[17]_i_1 
       (.I0(width[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_width0[17]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[18]_i_1 
       (.I0(width[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_width0[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[19]_i_1 
       (.I0(width[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_width0[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[1]_i_1 
       (.I0(width[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[20]_i_1 
       (.I0(width[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_width0[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[21]_i_1 
       (.I0(width[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_width0[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[22]_i_1 
       (.I0(width[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_width0[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[23]_i_1 
       (.I0(width[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_width0[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[24]_i_1 
       (.I0(width[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_width0[24]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[25]_i_1 
       (.I0(width[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_width0[25]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[26]_i_1 
       (.I0(width[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_width0[26]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[27]_i_1 
       (.I0(width[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_width0[27]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[28]_i_1 
       (.I0(width[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_width0[28]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[29]_i_1 
       (.I0(width[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_width0[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[2]_i_1 
       (.I0(width[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[30]_i_1 
       (.I0(width[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_width0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_width[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_height[31]_i_3_n_0 ),
        .O(\int_width[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[31]_i_2 
       (.I0(width[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_width0[31]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[3]_i_1 
       (.I0(width[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[4]_i_1 
       (.I0(width[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[5]_i_1 
       (.I0(width[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[6]_i_1 
       (.I0(width[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[7]_i_1 
       (.I0(width[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[8]_i_1 
       (.I0(width[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[9]_i_1 
       (.I0(width[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[11]),
        .Q(width[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[12]),
        .Q(width[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[13]),
        .Q(width[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[14]),
        .Q(width[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[15]),
        .Q(width[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[16] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[16]),
        .Q(width[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[17] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[17]),
        .Q(width[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[18] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[18]),
        .Q(width[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[19] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[19]),
        .Q(width[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[20] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[20]),
        .Q(width[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[21] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[21]),
        .Q(width[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[22] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[22]),
        .Q(width[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[23] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[23]),
        .Q(width[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[24] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[24]),
        .Q(width[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[25] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[25]),
        .Q(width[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[26] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[26]),
        .Q(width[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[27] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[27]),
        .Q(width[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[28] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[28]),
        .Q(width[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[29] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[29]),
        .Q(width[29]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[30] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[30]),
        .Q(width[30]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[31] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[31]),
        .Q(width[31]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iw_1_fu_148[30]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(SR));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(\rdata[0]_i_5_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(height[0]),
        .I2(in_channels[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(width[0]),
        .I2(out_channels[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(int_gie_reg_n_0),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[10]_i_1 
       (.I0(height[10]),
        .I1(width[10]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[10]),
        .I5(out_channels[10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[11]_i_1 
       (.I0(height[11]),
        .I1(width[11]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[11]),
        .I5(out_channels[11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[12]_i_1 
       (.I0(height[12]),
        .I1(width[12]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[12]),
        .I5(out_channels[12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[13]_i_1 
       (.I0(height[13]),
        .I1(width[13]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[13]),
        .I5(out_channels[13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[14]_i_1 
       (.I0(height[14]),
        .I1(width[14]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[14]),
        .I5(out_channels[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[15]_i_1 
       (.I0(height[15]),
        .I1(width[15]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[15]),
        .I5(out_channels[15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[16]_i_1 
       (.I0(height[16]),
        .I1(width[16]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[16]),
        .I5(out_channels[16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[17]_i_1 
       (.I0(height[17]),
        .I1(width[17]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[17]),
        .I5(out_channels[17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[18]_i_1 
       (.I0(height[18]),
        .I1(width[18]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[18]),
        .I5(out_channels[18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[19]_i_1 
       (.I0(height[19]),
        .I1(width[19]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[19]),
        .I5(out_channels[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF3210)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(\rdata[1]_i_4_n_0 ),
        .I4(\rdata[1]_i_5_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done__0),
        .I1(height[1]),
        .I2(in_channels[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(p_0_in),
        .I1(width[1]),
        .I2(out_channels[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[20]_i_1 
       (.I0(height[20]),
        .I1(width[20]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[20]),
        .I5(out_channels[20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[21]_i_1 
       (.I0(height[21]),
        .I1(width[21]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[21]),
        .I5(out_channels[21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[22]_i_1 
       (.I0(height[22]),
        .I1(width[22]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[22]),
        .I5(out_channels[22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[23]_i_1 
       (.I0(height[23]),
        .I1(width[23]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[23]),
        .I5(out_channels[23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[24]_i_1 
       (.I0(height[24]),
        .I1(width[24]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[24]),
        .I5(out_channels[24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[25]_i_1 
       (.I0(height[25]),
        .I1(width[25]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[25]),
        .I5(out_channels[25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[26]_i_1 
       (.I0(height[26]),
        .I1(width[26]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[26]),
        .I5(out_channels[26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[27]_i_1 
       (.I0(height[27]),
        .I1(width[27]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[27]),
        .I5(out_channels[27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[28]_i_1 
       (.I0(height[28]),
        .I1(width[28]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[28]),
        .I5(out_channels[28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[29]_i_1 
       (.I0(height[29]),
        .I1(width[29]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[29]),
        .I5(out_channels[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(width[2]),
        .I2(out_channels[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(in_channels[2]),
        .I3(height[2]),
        .I4(p_4_in[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[30]_i_1 
       (.I0(height[30]),
        .I1(width[30]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[30]),
        .I5(out_channels[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA88A)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[31]_i_3 
       (.I0(height[31]),
        .I1(width[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[31]),
        .I5(out_channels[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(width[3]),
        .I2(out_channels[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(in_channels[3]),
        .I3(height[3]),
        .I4(int_ap_ready__0),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[4]_i_1 
       (.I0(height[4]),
        .I1(width[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[4]),
        .I5(out_channels[4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[5]_i_1 
       (.I0(height[5]),
        .I1(width[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[5]),
        .I5(out_channels[5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[6]_i_1 
       (.I0(height[6]),
        .I1(width[6]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[6]),
        .I5(out_channels[6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(width[7]),
        .I2(out_channels[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(in_channels[7]),
        .I3(height[7]),
        .I4(p_4_in[7]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[8]_i_1 
       (.I0(height[8]),
        .I1(width[8]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(in_channels[8]),
        .I5(out_channels[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAEEAAAAAA)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_3_n_0 ),
        .I1(width[9]),
        .I2(out_channels[9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(in_channels[9]),
        .I3(height[9]),
        .I4(interrupt),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    weights_EN_A_INST_0_i_1
       (.I0(Q[22]),
        .I1(\ap_CS_fsm_reg[30] ),
        .I2(Q[18]),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    weights_EN_A_INST_0_i_2
       (.I0(Q[30]),
        .I1(Q[38]),
        .I2(Q[42]),
        .I3(Q[46]),
        .I4(Q[34]),
        .I5(Q[26]),
        .O(\ap_CS_fsm_reg[30] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_32ns_32ns_64_2_1
   (dout_reg__0_0,
    Q,
    ap_clk,
    D,
    dout_reg_0);
  output [63:0]dout_reg__0_0;
  input [0:0]Q;
  input ap_clk;
  input [31:0]D;
  input [31:0]dout_reg_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire [31:0]dout_reg_0;
  wire [63:0]dout_reg__0_0;
  wire dout_reg__0_n_100;
  wire dout_reg__0_n_101;
  wire dout_reg__0_n_102;
  wire dout_reg__0_n_103;
  wire dout_reg__0_n_104;
  wire dout_reg__0_n_105;
  wire dout_reg__0_n_58;
  wire dout_reg__0_n_59;
  wire dout_reg__0_n_60;
  wire dout_reg__0_n_61;
  wire dout_reg__0_n_62;
  wire dout_reg__0_n_63;
  wire dout_reg__0_n_64;
  wire dout_reg__0_n_65;
  wire dout_reg__0_n_66;
  wire dout_reg__0_n_67;
  wire dout_reg__0_n_68;
  wire dout_reg__0_n_69;
  wire dout_reg__0_n_70;
  wire dout_reg__0_n_71;
  wire dout_reg__0_n_72;
  wire dout_reg__0_n_73;
  wire dout_reg__0_n_74;
  wire dout_reg__0_n_75;
  wire dout_reg__0_n_76;
  wire dout_reg__0_n_77;
  wire dout_reg__0_n_78;
  wire dout_reg__0_n_79;
  wire dout_reg__0_n_80;
  wire dout_reg__0_n_81;
  wire dout_reg__0_n_82;
  wire dout_reg__0_n_83;
  wire dout_reg__0_n_84;
  wire dout_reg__0_n_85;
  wire dout_reg__0_n_86;
  wire dout_reg__0_n_87;
  wire dout_reg__0_n_88;
  wire dout_reg__0_n_89;
  wire dout_reg__0_n_90;
  wire dout_reg__0_n_91;
  wire dout_reg__0_n_92;
  wire dout_reg__0_n_93;
  wire dout_reg__0_n_94;
  wire dout_reg__0_n_95;
  wire dout_reg__0_n_96;
  wire dout_reg__0_n_97;
  wire dout_reg__0_n_98;
  wire dout_reg__0_n_99;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[10] ;
  wire \dout_reg_n_0_[11] ;
  wire \dout_reg_n_0_[12] ;
  wire \dout_reg_n_0_[13] ;
  wire \dout_reg_n_0_[14] ;
  wire \dout_reg_n_0_[15] ;
  wire \dout_reg_n_0_[16] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire \dout_reg_n_0_[7] ;
  wire \dout_reg_n_0_[8] ;
  wire \dout_reg_n_0_[9] ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln26_reg_2853[19]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[19]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[19]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[23]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[23]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[23]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[23]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[27]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[27]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[27]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[27]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[31]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[31]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[31]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[31]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[35]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[35]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[35]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[35]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[39]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[39]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[39]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[39]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[43]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[43]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[43]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[43]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[47]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[47]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[47]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[47]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[51]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[51]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[51]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[51]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[55]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[55]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[55]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[55]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[59]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[59]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[59]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[59]_i_5_n_0 ;
  wire \mul_ln26_reg_2853[63]_i_2_n_0 ;
  wire \mul_ln26_reg_2853[63]_i_3_n_0 ;
  wire \mul_ln26_reg_2853[63]_i_4_n_0 ;
  wire \mul_ln26_reg_2853[63]_i_5_n_0 ;
  wire \mul_ln26_reg_2853_reg[19]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[19]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[19]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[19]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[23]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[23]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[23]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[23]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[27]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[27]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[27]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[27]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[31]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[31]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[31]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[31]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[35]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[35]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[35]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[35]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[39]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[39]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[39]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[39]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[43]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[43]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[43]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[43]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[47]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[47]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[47]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[47]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[51]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[51]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[51]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[51]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[55]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[55]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[55]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[55]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[59]_i_1_n_0 ;
  wire \mul_ln26_reg_2853_reg[59]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[59]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[59]_i_1_n_3 ;
  wire \mul_ln26_reg_2853_reg[63]_i_1_n_1 ;
  wire \mul_ln26_reg_2853_reg[63]_i_1_n_2 ;
  wire \mul_ln26_reg_2853_reg[63]_i_1_n_3 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg__0_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln26_reg_2853_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dout_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\dout_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(dout_reg__0_0[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\dout_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(dout_reg__0_0[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\dout_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(dout_reg__0_0[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\dout_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(dout_reg__0_0[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\dout_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(dout_reg__0_0[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\dout_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(dout_reg__0_0[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\dout_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(dout_reg__0_0[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\dout_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\dout_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(dout_reg__0_0[1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\dout_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(dout_reg__0_0[2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\dout_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(dout_reg__0_0[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\dout_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(dout_reg__0_0[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\dout_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(dout_reg__0_0[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\dout_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(dout_reg__0_0[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\dout_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(dout_reg__0_0[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\dout_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(dout_reg__0_0[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\dout_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(dout_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dout_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg__0_OVERFLOW_UNCONNECTED),
        .P({dout_reg__0_n_58,dout_reg__0_n_59,dout_reg__0_n_60,dout_reg__0_n_61,dout_reg__0_n_62,dout_reg__0_n_63,dout_reg__0_n_64,dout_reg__0_n_65,dout_reg__0_n_66,dout_reg__0_n_67,dout_reg__0_n_68,dout_reg__0_n_69,dout_reg__0_n_70,dout_reg__0_n_71,dout_reg__0_n_72,dout_reg__0_n_73,dout_reg__0_n_74,dout_reg__0_n_75,dout_reg__0_n_76,dout_reg__0_n_77,dout_reg__0_n_78,dout_reg__0_n_79,dout_reg__0_n_80,dout_reg__0_n_81,dout_reg__0_n_82,dout_reg__0_n_83,dout_reg__0_n_84,dout_reg__0_n_85,dout_reg__0_n_86,dout_reg__0_n_87,dout_reg__0_n_88,dout_reg__0_n_89,dout_reg__0_n_90,dout_reg__0_n_91,dout_reg__0_n_92,dout_reg__0_n_93,dout_reg__0_n_94,dout_reg__0_n_95,dout_reg__0_n_96,dout_reg__0_n_97,dout_reg__0_n_98,dout_reg__0_n_99,dout_reg__0_n_100,dout_reg__0_n_101,dout_reg__0_n_102,dout_reg__0_n_103,dout_reg__0_n_104,dout_reg__0_n_105}),
        .PATTERNBDETECT(NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[19]_i_2 
       (.I0(dout_reg__0_n_103),
        .I1(\dout_reg_n_0_[2] ),
        .O(\mul_ln26_reg_2853[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[19]_i_3 
       (.I0(dout_reg__0_n_104),
        .I1(\dout_reg_n_0_[1] ),
        .O(\mul_ln26_reg_2853[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[19]_i_4 
       (.I0(dout_reg__0_n_105),
        .I1(\dout_reg_n_0_[0] ),
        .O(\mul_ln26_reg_2853[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[23]_i_2 
       (.I0(dout_reg__0_n_99),
        .I1(\dout_reg_n_0_[6] ),
        .O(\mul_ln26_reg_2853[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[23]_i_3 
       (.I0(dout_reg__0_n_100),
        .I1(\dout_reg_n_0_[5] ),
        .O(\mul_ln26_reg_2853[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[23]_i_4 
       (.I0(dout_reg__0_n_101),
        .I1(\dout_reg_n_0_[4] ),
        .O(\mul_ln26_reg_2853[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[23]_i_5 
       (.I0(dout_reg__0_n_102),
        .I1(\dout_reg_n_0_[3] ),
        .O(\mul_ln26_reg_2853[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[27]_i_2 
       (.I0(dout_reg__0_n_95),
        .I1(\dout_reg_n_0_[10] ),
        .O(\mul_ln26_reg_2853[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[27]_i_3 
       (.I0(dout_reg__0_n_96),
        .I1(\dout_reg_n_0_[9] ),
        .O(\mul_ln26_reg_2853[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[27]_i_4 
       (.I0(dout_reg__0_n_97),
        .I1(\dout_reg_n_0_[8] ),
        .O(\mul_ln26_reg_2853[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[27]_i_5 
       (.I0(dout_reg__0_n_98),
        .I1(\dout_reg_n_0_[7] ),
        .O(\mul_ln26_reg_2853[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[31]_i_2 
       (.I0(dout_reg__0_n_91),
        .I1(\dout_reg_n_0_[14] ),
        .O(\mul_ln26_reg_2853[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[31]_i_3 
       (.I0(dout_reg__0_n_92),
        .I1(\dout_reg_n_0_[13] ),
        .O(\mul_ln26_reg_2853[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[31]_i_4 
       (.I0(dout_reg__0_n_93),
        .I1(\dout_reg_n_0_[12] ),
        .O(\mul_ln26_reg_2853[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[31]_i_5 
       (.I0(dout_reg__0_n_94),
        .I1(\dout_reg_n_0_[11] ),
        .O(\mul_ln26_reg_2853[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[35]_i_2 
       (.I0(dout_reg__0_n_87),
        .I1(dout_reg_n_104),
        .O(\mul_ln26_reg_2853[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[35]_i_3 
       (.I0(dout_reg__0_n_88),
        .I1(dout_reg_n_105),
        .O(\mul_ln26_reg_2853[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[35]_i_4 
       (.I0(dout_reg__0_n_89),
        .I1(\dout_reg_n_0_[16] ),
        .O(\mul_ln26_reg_2853[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[35]_i_5 
       (.I0(dout_reg__0_n_90),
        .I1(\dout_reg_n_0_[15] ),
        .O(\mul_ln26_reg_2853[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[39]_i_2 
       (.I0(dout_reg__0_n_83),
        .I1(dout_reg_n_100),
        .O(\mul_ln26_reg_2853[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[39]_i_3 
       (.I0(dout_reg__0_n_84),
        .I1(dout_reg_n_101),
        .O(\mul_ln26_reg_2853[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[39]_i_4 
       (.I0(dout_reg__0_n_85),
        .I1(dout_reg_n_102),
        .O(\mul_ln26_reg_2853[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[39]_i_5 
       (.I0(dout_reg__0_n_86),
        .I1(dout_reg_n_103),
        .O(\mul_ln26_reg_2853[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[43]_i_2 
       (.I0(dout_reg__0_n_79),
        .I1(dout_reg_n_96),
        .O(\mul_ln26_reg_2853[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[43]_i_3 
       (.I0(dout_reg__0_n_80),
        .I1(dout_reg_n_97),
        .O(\mul_ln26_reg_2853[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[43]_i_4 
       (.I0(dout_reg__0_n_81),
        .I1(dout_reg_n_98),
        .O(\mul_ln26_reg_2853[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[43]_i_5 
       (.I0(dout_reg__0_n_82),
        .I1(dout_reg_n_99),
        .O(\mul_ln26_reg_2853[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[47]_i_2 
       (.I0(dout_reg__0_n_75),
        .I1(dout_reg_n_92),
        .O(\mul_ln26_reg_2853[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[47]_i_3 
       (.I0(dout_reg__0_n_76),
        .I1(dout_reg_n_93),
        .O(\mul_ln26_reg_2853[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[47]_i_4 
       (.I0(dout_reg__0_n_77),
        .I1(dout_reg_n_94),
        .O(\mul_ln26_reg_2853[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[47]_i_5 
       (.I0(dout_reg__0_n_78),
        .I1(dout_reg_n_95),
        .O(\mul_ln26_reg_2853[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[51]_i_2 
       (.I0(dout_reg__0_n_71),
        .I1(dout_reg_n_88),
        .O(\mul_ln26_reg_2853[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[51]_i_3 
       (.I0(dout_reg__0_n_72),
        .I1(dout_reg_n_89),
        .O(\mul_ln26_reg_2853[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[51]_i_4 
       (.I0(dout_reg__0_n_73),
        .I1(dout_reg_n_90),
        .O(\mul_ln26_reg_2853[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[51]_i_5 
       (.I0(dout_reg__0_n_74),
        .I1(dout_reg_n_91),
        .O(\mul_ln26_reg_2853[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[55]_i_2 
       (.I0(dout_reg__0_n_67),
        .I1(dout_reg_n_84),
        .O(\mul_ln26_reg_2853[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[55]_i_3 
       (.I0(dout_reg__0_n_68),
        .I1(dout_reg_n_85),
        .O(\mul_ln26_reg_2853[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[55]_i_4 
       (.I0(dout_reg__0_n_69),
        .I1(dout_reg_n_86),
        .O(\mul_ln26_reg_2853[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[55]_i_5 
       (.I0(dout_reg__0_n_70),
        .I1(dout_reg_n_87),
        .O(\mul_ln26_reg_2853[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[59]_i_2 
       (.I0(dout_reg__0_n_63),
        .I1(dout_reg_n_80),
        .O(\mul_ln26_reg_2853[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[59]_i_3 
       (.I0(dout_reg__0_n_64),
        .I1(dout_reg_n_81),
        .O(\mul_ln26_reg_2853[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[59]_i_4 
       (.I0(dout_reg__0_n_65),
        .I1(dout_reg_n_82),
        .O(\mul_ln26_reg_2853[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[59]_i_5 
       (.I0(dout_reg__0_n_66),
        .I1(dout_reg_n_83),
        .O(\mul_ln26_reg_2853[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[63]_i_2 
       (.I0(dout_reg__0_n_59),
        .I1(dout_reg_n_76),
        .O(\mul_ln26_reg_2853[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[63]_i_3 
       (.I0(dout_reg__0_n_60),
        .I1(dout_reg_n_77),
        .O(\mul_ln26_reg_2853[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[63]_i_4 
       (.I0(dout_reg__0_n_61),
        .I1(dout_reg_n_78),
        .O(\mul_ln26_reg_2853[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln26_reg_2853[63]_i_5 
       (.I0(dout_reg__0_n_62),
        .I1(dout_reg_n_79),
        .O(\mul_ln26_reg_2853[63]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln26_reg_2853_reg[19]_i_1_n_0 ,\mul_ln26_reg_2853_reg[19]_i_1_n_1 ,\mul_ln26_reg_2853_reg[19]_i_1_n_2 ,\mul_ln26_reg_2853_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_103,dout_reg__0_n_104,dout_reg__0_n_105,1'b0}),
        .O(dout_reg__0_0[19:16]),
        .S({\mul_ln26_reg_2853[19]_i_2_n_0 ,\mul_ln26_reg_2853[19]_i_3_n_0 ,\mul_ln26_reg_2853[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[23]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[19]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[23]_i_1_n_0 ,\mul_ln26_reg_2853_reg[23]_i_1_n_1 ,\mul_ln26_reg_2853_reg[23]_i_1_n_2 ,\mul_ln26_reg_2853_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_99,dout_reg__0_n_100,dout_reg__0_n_101,dout_reg__0_n_102}),
        .O(dout_reg__0_0[23:20]),
        .S({\mul_ln26_reg_2853[23]_i_2_n_0 ,\mul_ln26_reg_2853[23]_i_3_n_0 ,\mul_ln26_reg_2853[23]_i_4_n_0 ,\mul_ln26_reg_2853[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[27]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[23]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[27]_i_1_n_0 ,\mul_ln26_reg_2853_reg[27]_i_1_n_1 ,\mul_ln26_reg_2853_reg[27]_i_1_n_2 ,\mul_ln26_reg_2853_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_95,dout_reg__0_n_96,dout_reg__0_n_97,dout_reg__0_n_98}),
        .O(dout_reg__0_0[27:24]),
        .S({\mul_ln26_reg_2853[27]_i_2_n_0 ,\mul_ln26_reg_2853[27]_i_3_n_0 ,\mul_ln26_reg_2853[27]_i_4_n_0 ,\mul_ln26_reg_2853[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[31]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[27]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[31]_i_1_n_0 ,\mul_ln26_reg_2853_reg[31]_i_1_n_1 ,\mul_ln26_reg_2853_reg[31]_i_1_n_2 ,\mul_ln26_reg_2853_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_91,dout_reg__0_n_92,dout_reg__0_n_93,dout_reg__0_n_94}),
        .O(dout_reg__0_0[31:28]),
        .S({\mul_ln26_reg_2853[31]_i_2_n_0 ,\mul_ln26_reg_2853[31]_i_3_n_0 ,\mul_ln26_reg_2853[31]_i_4_n_0 ,\mul_ln26_reg_2853[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[35]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[31]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[35]_i_1_n_0 ,\mul_ln26_reg_2853_reg[35]_i_1_n_1 ,\mul_ln26_reg_2853_reg[35]_i_1_n_2 ,\mul_ln26_reg_2853_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_87,dout_reg__0_n_88,dout_reg__0_n_89,dout_reg__0_n_90}),
        .O(dout_reg__0_0[35:32]),
        .S({\mul_ln26_reg_2853[35]_i_2_n_0 ,\mul_ln26_reg_2853[35]_i_3_n_0 ,\mul_ln26_reg_2853[35]_i_4_n_0 ,\mul_ln26_reg_2853[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[39]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[35]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[39]_i_1_n_0 ,\mul_ln26_reg_2853_reg[39]_i_1_n_1 ,\mul_ln26_reg_2853_reg[39]_i_1_n_2 ,\mul_ln26_reg_2853_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_83,dout_reg__0_n_84,dout_reg__0_n_85,dout_reg__0_n_86}),
        .O(dout_reg__0_0[39:36]),
        .S({\mul_ln26_reg_2853[39]_i_2_n_0 ,\mul_ln26_reg_2853[39]_i_3_n_0 ,\mul_ln26_reg_2853[39]_i_4_n_0 ,\mul_ln26_reg_2853[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[43]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[39]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[43]_i_1_n_0 ,\mul_ln26_reg_2853_reg[43]_i_1_n_1 ,\mul_ln26_reg_2853_reg[43]_i_1_n_2 ,\mul_ln26_reg_2853_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_79,dout_reg__0_n_80,dout_reg__0_n_81,dout_reg__0_n_82}),
        .O(dout_reg__0_0[43:40]),
        .S({\mul_ln26_reg_2853[43]_i_2_n_0 ,\mul_ln26_reg_2853[43]_i_3_n_0 ,\mul_ln26_reg_2853[43]_i_4_n_0 ,\mul_ln26_reg_2853[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[47]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[43]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[47]_i_1_n_0 ,\mul_ln26_reg_2853_reg[47]_i_1_n_1 ,\mul_ln26_reg_2853_reg[47]_i_1_n_2 ,\mul_ln26_reg_2853_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_75,dout_reg__0_n_76,dout_reg__0_n_77,dout_reg__0_n_78}),
        .O(dout_reg__0_0[47:44]),
        .S({\mul_ln26_reg_2853[47]_i_2_n_0 ,\mul_ln26_reg_2853[47]_i_3_n_0 ,\mul_ln26_reg_2853[47]_i_4_n_0 ,\mul_ln26_reg_2853[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[51]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[47]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[51]_i_1_n_0 ,\mul_ln26_reg_2853_reg[51]_i_1_n_1 ,\mul_ln26_reg_2853_reg[51]_i_1_n_2 ,\mul_ln26_reg_2853_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_71,dout_reg__0_n_72,dout_reg__0_n_73,dout_reg__0_n_74}),
        .O(dout_reg__0_0[51:48]),
        .S({\mul_ln26_reg_2853[51]_i_2_n_0 ,\mul_ln26_reg_2853[51]_i_3_n_0 ,\mul_ln26_reg_2853[51]_i_4_n_0 ,\mul_ln26_reg_2853[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[55]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[51]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[55]_i_1_n_0 ,\mul_ln26_reg_2853_reg[55]_i_1_n_1 ,\mul_ln26_reg_2853_reg[55]_i_1_n_2 ,\mul_ln26_reg_2853_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_67,dout_reg__0_n_68,dout_reg__0_n_69,dout_reg__0_n_70}),
        .O(dout_reg__0_0[55:52]),
        .S({\mul_ln26_reg_2853[55]_i_2_n_0 ,\mul_ln26_reg_2853[55]_i_3_n_0 ,\mul_ln26_reg_2853[55]_i_4_n_0 ,\mul_ln26_reg_2853[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[59]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[55]_i_1_n_0 ),
        .CO({\mul_ln26_reg_2853_reg[59]_i_1_n_0 ,\mul_ln26_reg_2853_reg[59]_i_1_n_1 ,\mul_ln26_reg_2853_reg[59]_i_1_n_2 ,\mul_ln26_reg_2853_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg__0_n_63,dout_reg__0_n_64,dout_reg__0_n_65,dout_reg__0_n_66}),
        .O(dout_reg__0_0[59:56]),
        .S({\mul_ln26_reg_2853[59]_i_2_n_0 ,\mul_ln26_reg_2853[59]_i_3_n_0 ,\mul_ln26_reg_2853[59]_i_4_n_0 ,\mul_ln26_reg_2853[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln26_reg_2853_reg[63]_i_1 
       (.CI(\mul_ln26_reg_2853_reg[59]_i_1_n_0 ),
        .CO({\NLW_mul_ln26_reg_2853_reg[63]_i_1_CO_UNCONNECTED [3],\mul_ln26_reg_2853_reg[63]_i_1_n_1 ,\mul_ln26_reg_2853_reg[63]_i_1_n_2 ,\mul_ln26_reg_2853_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg__0_n_60,dout_reg__0_n_61,dout_reg__0_n_62}),
        .O(dout_reg__0_0[63:60]),
        .S({\mul_ln26_reg_2853[63]_i_2_n_0 ,\mul_ln26_reg_2853[63]_i_3_n_0 ,\mul_ln26_reg_2853[63]_i_4_n_0 ,\mul_ln26_reg_2853[63]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_32ns_64ns_96_5_1
   (\buff2_reg[95]_0 ,
    Q,
    ap_clk,
    out_channels,
    D);
  output [95:0]\buff2_reg[95]_0 ;
  input [1:0]Q;
  input ap_clk;
  input [31:0]out_channels;
  input [63:0]D;

  wire [63:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_58;
  wire buff1_reg__1_n_59;
  wire buff1_reg__1_n_60;
  wire buff1_reg__1_n_61;
  wire buff1_reg__1_n_62;
  wire buff1_reg__1_n_63;
  wire buff1_reg__1_n_64;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire [95:33]buff1_reg__2;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[64]_i_2_n_0 ;
  wire \buff2[64]_i_3_n_0 ;
  wire \buff2[64]_i_4_n_0 ;
  wire \buff2[64]_i_5_n_0 ;
  wire \buff2[64]_i_6_n_0 ;
  wire \buff2[64]_i_7_n_0 ;
  wire \buff2[64]_i_8_n_0 ;
  wire \buff2[64]_i_9_n_0 ;
  wire \buff2[68]_i_2_n_0 ;
  wire \buff2[68]_i_3_n_0 ;
  wire \buff2[68]_i_4_n_0 ;
  wire \buff2[68]_i_5_n_0 ;
  wire \buff2[68]_i_6_n_0 ;
  wire \buff2[68]_i_7_n_0 ;
  wire \buff2[68]_i_8_n_0 ;
  wire \buff2[68]_i_9_n_0 ;
  wire \buff2[72]_i_2_n_0 ;
  wire \buff2[72]_i_3_n_0 ;
  wire \buff2[72]_i_4_n_0 ;
  wire \buff2[72]_i_5_n_0 ;
  wire \buff2[72]_i_6_n_0 ;
  wire \buff2[72]_i_7_n_0 ;
  wire \buff2[72]_i_8_n_0 ;
  wire \buff2[72]_i_9_n_0 ;
  wire \buff2[76]_i_2_n_0 ;
  wire \buff2[76]_i_3_n_0 ;
  wire \buff2[76]_i_4_n_0 ;
  wire \buff2[76]_i_5_n_0 ;
  wire \buff2[76]_i_6_n_0 ;
  wire \buff2[76]_i_7_n_0 ;
  wire \buff2[76]_i_8_n_0 ;
  wire \buff2[76]_i_9_n_0 ;
  wire \buff2[80]_i_2_n_0 ;
  wire \buff2[80]_i_3_n_0 ;
  wire \buff2[80]_i_4_n_0 ;
  wire \buff2[80]_i_5_n_0 ;
  wire \buff2[80]_i_6_n_0 ;
  wire \buff2[80]_i_7_n_0 ;
  wire \buff2[80]_i_8_n_0 ;
  wire \buff2[80]_i_9_n_0 ;
  wire \buff2[84]_i_2_n_0 ;
  wire \buff2[84]_i_3_n_0 ;
  wire \buff2[84]_i_4_n_0 ;
  wire \buff2[84]_i_5_n_0 ;
  wire \buff2[84]_i_6_n_0 ;
  wire \buff2[84]_i_7_n_0 ;
  wire \buff2[84]_i_8_n_0 ;
  wire \buff2[84]_i_9_n_0 ;
  wire \buff2[88]_i_2_n_0 ;
  wire \buff2[88]_i_3_n_0 ;
  wire \buff2[88]_i_4_n_0 ;
  wire \buff2[88]_i_5_n_0 ;
  wire \buff2[88]_i_6_n_0 ;
  wire \buff2[88]_i_7_n_0 ;
  wire \buff2[88]_i_8_n_0 ;
  wire \buff2[88]_i_9_n_0 ;
  wire \buff2[92]_i_2_n_0 ;
  wire \buff2[92]_i_3_n_0 ;
  wire \buff2[92]_i_4_n_0 ;
  wire \buff2[92]_i_5_n_0 ;
  wire \buff2[92]_i_6_n_0 ;
  wire \buff2[92]_i_7_n_0 ;
  wire \buff2[92]_i_8_n_0 ;
  wire \buff2[92]_i_9_n_0 ;
  wire \buff2[95]_i_2_n_0 ;
  wire \buff2[95]_i_3_n_0 ;
  wire \buff2[95]_i_4_n_0 ;
  wire \buff2[95]_i_5_n_0 ;
  wire \buff2[95]_i_6_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire \buff2_reg[64]_i_1_n_0 ;
  wire \buff2_reg[64]_i_1_n_1 ;
  wire \buff2_reg[64]_i_1_n_2 ;
  wire \buff2_reg[64]_i_1_n_3 ;
  wire \buff2_reg[68]_i_1_n_0 ;
  wire \buff2_reg[68]_i_1_n_1 ;
  wire \buff2_reg[68]_i_1_n_2 ;
  wire \buff2_reg[68]_i_1_n_3 ;
  wire \buff2_reg[72]_i_1_n_0 ;
  wire \buff2_reg[72]_i_1_n_1 ;
  wire \buff2_reg[72]_i_1_n_2 ;
  wire \buff2_reg[72]_i_1_n_3 ;
  wire \buff2_reg[76]_i_1_n_0 ;
  wire \buff2_reg[76]_i_1_n_1 ;
  wire \buff2_reg[76]_i_1_n_2 ;
  wire \buff2_reg[76]_i_1_n_3 ;
  wire \buff2_reg[80]_i_1_n_0 ;
  wire \buff2_reg[80]_i_1_n_1 ;
  wire \buff2_reg[80]_i_1_n_2 ;
  wire \buff2_reg[80]_i_1_n_3 ;
  wire \buff2_reg[84]_i_1_n_0 ;
  wire \buff2_reg[84]_i_1_n_1 ;
  wire \buff2_reg[84]_i_1_n_2 ;
  wire \buff2_reg[84]_i_1_n_3 ;
  wire \buff2_reg[88]_i_1_n_0 ;
  wire \buff2_reg[88]_i_1_n_1 ;
  wire \buff2_reg[88]_i_1_n_2 ;
  wire \buff2_reg[88]_i_1_n_3 ;
  wire \buff2_reg[92]_i_1_n_0 ;
  wire \buff2_reg[92]_i_1_n_1 ;
  wire \buff2_reg[92]_i_1_n_2 ;
  wire \buff2_reg[92]_i_1_n_3 ;
  wire [95:0]\buff2_reg[95]_0 ;
  wire \buff2_reg[95]_i_1_n_2 ;
  wire \buff2_reg[95]_i_1_n_3 ;
  wire [31:0]out_channels;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[95]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,out_channels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_channels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_channels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_channels[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_channels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,out_channels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_58,buff1_reg__1_n_59,buff1_reg__1_n_60,buff1_reg__1_n_61,buff1_reg__1_n_62,buff1_reg__1_n_63,buff1_reg__1_n_64,buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__1_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__1_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__1_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__1_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__1_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__1_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__1_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__1_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__1_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__1_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__1_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__1_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__1_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__1_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__1_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__1_n_70),
        .I1(\buff1_reg_n_0_[1] ),
        .I2(buff1_reg__0_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .I3(buff1_reg__0_n_105),
        .I4(\buff1_reg_n_0_[0] ),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(\buff1_reg_n_0_[0] ),
        .I1(buff1_reg__0_n_105),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__1_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__1_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .I3(\buff2[60]_i_2_n_0 ),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[64]_i_2 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .O(\buff2[64]_i_2_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_3 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .O(\buff2[64]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_4 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .O(\buff2[64]_i_4_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_5 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .O(\buff2[64]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff2[64]_i_6 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .I3(buff1_reg__1_n_59),
        .I4(buff1_reg__0_n_93),
        .I5(\buff1_reg_n_0_[12] ),
        .O(\buff2[64]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_7 
       (.I0(\buff2[64]_i_3_n_0 ),
        .I1(buff1_reg__0_n_93),
        .I2(\buff1_reg_n_0_[12] ),
        .I3(buff1_reg__1_n_59),
        .O(\buff2[64]_i_7_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_8 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .I3(\buff2[64]_i_4_n_0 ),
        .O(\buff2[64]_i_8_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_9 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .I3(\buff2[64]_i_5_n_0 ),
        .O(\buff2[64]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_2 
       (.I0(\buff1_reg_n_0_[15] ),
        .I1(buff1_reg__0_n_90),
        .I2(\buff1_reg_n_0_[16] ),
        .I3(buff1_reg__0_n_89),
        .O(\buff2[68]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_3 
       (.I0(\buff1_reg_n_0_[14] ),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[15] ),
        .I3(buff1_reg__0_n_90),
        .O(\buff2[68]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_4 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_91),
        .O(\buff2[68]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff2[68]_i_5 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_58),
        .O(\buff2[68]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_6 
       (.I0(buff1_reg__0_n_90),
        .I1(\buff1_reg_n_0_[15] ),
        .I2(buff1_reg__0_n_88),
        .I3(buff1_reg_n_105),
        .I4(buff1_reg__0_n_89),
        .I5(\buff1_reg_n_0_[16] ),
        .O(\buff2[68]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_7 
       (.I0(buff1_reg__0_n_91),
        .I1(\buff1_reg_n_0_[14] ),
        .I2(buff1_reg__0_n_89),
        .I3(\buff1_reg_n_0_[16] ),
        .I4(buff1_reg__0_n_90),
        .I5(\buff1_reg_n_0_[15] ),
        .O(\buff2[68]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_8 
       (.I0(buff1_reg__0_n_92),
        .I1(\buff1_reg_n_0_[13] ),
        .I2(buff1_reg__0_n_90),
        .I3(\buff1_reg_n_0_[15] ),
        .I4(buff1_reg__0_n_91),
        .I5(\buff1_reg_n_0_[14] ),
        .O(\buff2[68]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff2[68]_i_9 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_92),
        .I4(\buff1_reg_n_0_[13] ),
        .O(\buff2[68]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_2 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg_n_102),
        .I3(buff1_reg__0_n_85),
        .O(\buff2[72]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_3 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg_n_103),
        .I3(buff1_reg__0_n_86),
        .O(\buff2[72]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_4 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg_n_104),
        .I3(buff1_reg__0_n_87),
        .O(\buff2[72]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_5 
       (.I0(\buff1_reg_n_0_[16] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg_n_105),
        .I3(buff1_reg__0_n_88),
        .O(\buff2[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_6 
       (.I0(buff1_reg__0_n_86),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_84),
        .I3(buff1_reg_n_101),
        .I4(buff1_reg__0_n_85),
        .I5(buff1_reg_n_102),
        .O(\buff2[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_7 
       (.I0(buff1_reg__0_n_87),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_85),
        .I3(buff1_reg_n_102),
        .I4(buff1_reg__0_n_86),
        .I5(buff1_reg_n_103),
        .O(\buff2[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_8 
       (.I0(buff1_reg__0_n_88),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_86),
        .I3(buff1_reg_n_103),
        .I4(buff1_reg__0_n_87),
        .I5(buff1_reg_n_104),
        .O(\buff2[72]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_9 
       (.I0(buff1_reg__0_n_89),
        .I1(\buff1_reg_n_0_[16] ),
        .I2(buff1_reg__0_n_87),
        .I3(buff1_reg_n_104),
        .I4(buff1_reg__0_n_88),
        .I5(buff1_reg_n_105),
        .O(\buff2[72]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_2 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg_n_98),
        .I3(buff1_reg__0_n_81),
        .O(\buff2[76]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_3 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg_n_99),
        .I3(buff1_reg__0_n_82),
        .O(\buff2[76]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_4 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_83),
        .O(\buff2[76]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_5 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg_n_101),
        .I3(buff1_reg__0_n_84),
        .O(\buff2[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_6 
       (.I0(buff1_reg__0_n_82),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_80),
        .I3(buff1_reg_n_97),
        .I4(buff1_reg__0_n_81),
        .I5(buff1_reg_n_98),
        .O(\buff2[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_7 
       (.I0(buff1_reg__0_n_83),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_81),
        .I3(buff1_reg_n_98),
        .I4(buff1_reg__0_n_82),
        .I5(buff1_reg_n_99),
        .O(\buff2[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_8 
       (.I0(buff1_reg__0_n_84),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_82),
        .I3(buff1_reg_n_99),
        .I4(buff1_reg__0_n_83),
        .I5(buff1_reg_n_100),
        .O(\buff2[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_9 
       (.I0(buff1_reg__0_n_85),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_83),
        .I3(buff1_reg_n_100),
        .I4(buff1_reg__0_n_84),
        .I5(buff1_reg_n_101),
        .O(\buff2[76]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_2 
       (.I0(buff1_reg_n_95),
        .I1(buff1_reg__0_n_78),
        .I2(buff1_reg_n_94),
        .I3(buff1_reg__0_n_77),
        .O(\buff2[80]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_3 
       (.I0(buff1_reg_n_96),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_95),
        .I3(buff1_reg__0_n_78),
        .O(\buff2[80]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_4 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__0_n_79),
        .O(\buff2[80]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_5 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg_n_97),
        .I3(buff1_reg__0_n_80),
        .O(\buff2[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_6 
       (.I0(buff1_reg__0_n_78),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_76),
        .I3(buff1_reg_n_93),
        .I4(buff1_reg__0_n_77),
        .I5(buff1_reg_n_94),
        .O(\buff2[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_7 
       (.I0(buff1_reg__0_n_79),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_77),
        .I3(buff1_reg_n_94),
        .I4(buff1_reg__0_n_78),
        .I5(buff1_reg_n_95),
        .O(\buff2[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_8 
       (.I0(buff1_reg__0_n_80),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_78),
        .I3(buff1_reg_n_95),
        .I4(buff1_reg__0_n_79),
        .I5(buff1_reg_n_96),
        .O(\buff2[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_9 
       (.I0(buff1_reg__0_n_81),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_79),
        .I3(buff1_reg_n_96),
        .I4(buff1_reg__0_n_80),
        .I5(buff1_reg_n_97),
        .O(\buff2[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_2 
       (.I0(buff1_reg_n_91),
        .I1(buff1_reg__0_n_74),
        .I2(buff1_reg_n_90),
        .I3(buff1_reg__0_n_73),
        .O(\buff2[84]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_3 
       (.I0(buff1_reg_n_92),
        .I1(buff1_reg__0_n_75),
        .I2(buff1_reg_n_91),
        .I3(buff1_reg__0_n_74),
        .O(\buff2[84]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_4 
       (.I0(buff1_reg_n_93),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg_n_92),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[84]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_5 
       (.I0(buff1_reg_n_94),
        .I1(buff1_reg__0_n_77),
        .I2(buff1_reg_n_93),
        .I3(buff1_reg__0_n_76),
        .O(\buff2[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_6 
       (.I0(buff1_reg__0_n_74),
        .I1(buff1_reg_n_91),
        .I2(buff1_reg__0_n_72),
        .I3(buff1_reg_n_89),
        .I4(buff1_reg__0_n_73),
        .I5(buff1_reg_n_90),
        .O(\buff2[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_7 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_92),
        .I2(buff1_reg__0_n_73),
        .I3(buff1_reg_n_90),
        .I4(buff1_reg__0_n_74),
        .I5(buff1_reg_n_91),
        .O(\buff2[84]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_8 
       (.I0(buff1_reg__0_n_76),
        .I1(buff1_reg_n_93),
        .I2(buff1_reg__0_n_74),
        .I3(buff1_reg_n_91),
        .I4(buff1_reg__0_n_75),
        .I5(buff1_reg_n_92),
        .O(\buff2[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_9 
       (.I0(buff1_reg__0_n_77),
        .I1(buff1_reg_n_94),
        .I2(buff1_reg__0_n_75),
        .I3(buff1_reg_n_92),
        .I4(buff1_reg__0_n_76),
        .I5(buff1_reg_n_93),
        .O(\buff2[84]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_2 
       (.I0(buff1_reg_n_87),
        .I1(buff1_reg__0_n_70),
        .I2(buff1_reg_n_86),
        .I3(buff1_reg__0_n_69),
        .O(\buff2[88]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_3 
       (.I0(buff1_reg_n_88),
        .I1(buff1_reg__0_n_71),
        .I2(buff1_reg_n_87),
        .I3(buff1_reg__0_n_70),
        .O(\buff2[88]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_4 
       (.I0(buff1_reg_n_89),
        .I1(buff1_reg__0_n_72),
        .I2(buff1_reg_n_88),
        .I3(buff1_reg__0_n_71),
        .O(\buff2[88]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_5 
       (.I0(buff1_reg_n_90),
        .I1(buff1_reg__0_n_73),
        .I2(buff1_reg_n_89),
        .I3(buff1_reg__0_n_72),
        .O(\buff2[88]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_6 
       (.I0(buff1_reg__0_n_70),
        .I1(buff1_reg_n_87),
        .I2(buff1_reg__0_n_68),
        .I3(buff1_reg_n_85),
        .I4(buff1_reg__0_n_69),
        .I5(buff1_reg_n_86),
        .O(\buff2[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_7 
       (.I0(buff1_reg__0_n_71),
        .I1(buff1_reg_n_88),
        .I2(buff1_reg__0_n_69),
        .I3(buff1_reg_n_86),
        .I4(buff1_reg__0_n_70),
        .I5(buff1_reg_n_87),
        .O(\buff2[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_8 
       (.I0(buff1_reg__0_n_72),
        .I1(buff1_reg_n_89),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_87),
        .I4(buff1_reg__0_n_71),
        .I5(buff1_reg_n_88),
        .O(\buff2[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_9 
       (.I0(buff1_reg__0_n_73),
        .I1(buff1_reg_n_90),
        .I2(buff1_reg__0_n_71),
        .I3(buff1_reg_n_88),
        .I4(buff1_reg__0_n_72),
        .I5(buff1_reg_n_89),
        .O(\buff2[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_2 
       (.I0(buff1_reg_n_83),
        .I1(buff1_reg__0_n_66),
        .I2(buff1_reg_n_82),
        .I3(buff1_reg__0_n_65),
        .O(\buff2[92]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_3 
       (.I0(buff1_reg_n_84),
        .I1(buff1_reg__0_n_67),
        .I2(buff1_reg_n_83),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[92]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_4 
       (.I0(buff1_reg_n_85),
        .I1(buff1_reg__0_n_68),
        .I2(buff1_reg_n_84),
        .I3(buff1_reg__0_n_67),
        .O(\buff2[92]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_5 
       (.I0(buff1_reg_n_86),
        .I1(buff1_reg__0_n_69),
        .I2(buff1_reg_n_85),
        .I3(buff1_reg__0_n_68),
        .O(\buff2[92]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_6 
       (.I0(buff1_reg__0_n_66),
        .I1(buff1_reg_n_83),
        .I2(buff1_reg__0_n_64),
        .I3(buff1_reg_n_81),
        .I4(buff1_reg__0_n_65),
        .I5(buff1_reg_n_82),
        .O(\buff2[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_7 
       (.I0(buff1_reg__0_n_67),
        .I1(buff1_reg_n_84),
        .I2(buff1_reg__0_n_65),
        .I3(buff1_reg_n_82),
        .I4(buff1_reg__0_n_66),
        .I5(buff1_reg_n_83),
        .O(\buff2[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_8 
       (.I0(buff1_reg__0_n_68),
        .I1(buff1_reg_n_85),
        .I2(buff1_reg__0_n_66),
        .I3(buff1_reg_n_83),
        .I4(buff1_reg__0_n_67),
        .I5(buff1_reg_n_84),
        .O(\buff2[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_9 
       (.I0(buff1_reg__0_n_69),
        .I1(buff1_reg_n_86),
        .I2(buff1_reg__0_n_67),
        .I3(buff1_reg_n_84),
        .I4(buff1_reg__0_n_68),
        .I5(buff1_reg_n_85),
        .O(\buff2[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_2 
       (.I0(buff1_reg_n_81),
        .I1(buff1_reg__0_n_64),
        .I2(buff1_reg_n_80),
        .I3(buff1_reg__0_n_63),
        .O(\buff2[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_3 
       (.I0(buff1_reg_n_82),
        .I1(buff1_reg__0_n_65),
        .I2(buff1_reg_n_81),
        .I3(buff1_reg__0_n_64),
        .O(\buff2[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_4 
       (.I0(buff1_reg__0_n_63),
        .I1(buff1_reg_n_80),
        .I2(buff1_reg__0_n_61),
        .I3(buff1_reg_n_78),
        .I4(buff1_reg__0_n_62),
        .I5(buff1_reg_n_79),
        .O(\buff2[95]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_5 
       (.I0(buff1_reg__0_n_64),
        .I1(buff1_reg_n_81),
        .I2(buff1_reg__0_n_62),
        .I3(buff1_reg_n_79),
        .I4(buff1_reg__0_n_63),
        .I5(buff1_reg_n_80),
        .O(\buff2[95]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_6 
       (.I0(buff1_reg__0_n_65),
        .I1(buff1_reg_n_82),
        .I2(buff1_reg__0_n_63),
        .I3(buff1_reg_n_80),
        .I4(buff1_reg__0_n_64),
        .I5(buff1_reg_n_81),
        .O(\buff2[95]_i_6_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_105),
        .Q(\buff2_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_104),
        .Q(\buff2_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_103),
        .Q(\buff2_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_102),
        .Q(\buff2_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_101),
        .Q(\buff2_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_100),
        .Q(\buff2_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_99),
        .Q(\buff2_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_98),
        .Q(\buff2_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_97),
        .Q(\buff2_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_96),
        .Q(\buff2_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_95),
        .Q(\buff2_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_94),
        .Q(\buff2_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_93),
        .Q(\buff2_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_92),
        .Q(\buff2_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_91),
        .Q(\buff2_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_90),
        .Q(\buff2_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[95]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__1_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[95]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[95]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[95]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[95]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[95]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[95]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \buff2_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[64]),
        .Q(\buff2_reg[95]_0 [64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[64]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO({\buff2_reg[64]_i_1_n_0 ,\buff2_reg[64]_i_1_n_1 ,\buff2_reg[64]_i_1_n_2 ,\buff2_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[64]_i_2_n_0 ,\buff2[64]_i_3_n_0 ,\buff2[64]_i_4_n_0 ,\buff2[64]_i_5_n_0 }),
        .O(buff1_reg__2[64:61]),
        .S({\buff2[64]_i_6_n_0 ,\buff2[64]_i_7_n_0 ,\buff2[64]_i_8_n_0 ,\buff2[64]_i_9_n_0 }));
  FDRE \buff2_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[65]),
        .Q(\buff2_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \buff2_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[66]),
        .Q(\buff2_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \buff2_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[67]),
        .Q(\buff2_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \buff2_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[68]),
        .Q(\buff2_reg[95]_0 [68]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[68]_i_1 
       (.CI(\buff2_reg[64]_i_1_n_0 ),
        .CO({\buff2_reg[68]_i_1_n_0 ,\buff2_reg[68]_i_1_n_1 ,\buff2_reg[68]_i_1_n_2 ,\buff2_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[68]_i_2_n_0 ,\buff2[68]_i_3_n_0 ,\buff2[68]_i_4_n_0 ,\buff2[68]_i_5_n_0 }),
        .O(buff1_reg__2[68:65]),
        .S({\buff2[68]_i_6_n_0 ,\buff2[68]_i_7_n_0 ,\buff2[68]_i_8_n_0 ,\buff2[68]_i_9_n_0 }));
  FDRE \buff2_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[69]),
        .Q(\buff2_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[70]),
        .Q(\buff2_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \buff2_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[71]),
        .Q(\buff2_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \buff2_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[72]),
        .Q(\buff2_reg[95]_0 [72]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[72]_i_1 
       (.CI(\buff2_reg[68]_i_1_n_0 ),
        .CO({\buff2_reg[72]_i_1_n_0 ,\buff2_reg[72]_i_1_n_1 ,\buff2_reg[72]_i_1_n_2 ,\buff2_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[72]_i_2_n_0 ,\buff2[72]_i_3_n_0 ,\buff2[72]_i_4_n_0 ,\buff2[72]_i_5_n_0 }),
        .O(buff1_reg__2[72:69]),
        .S({\buff2[72]_i_6_n_0 ,\buff2[72]_i_7_n_0 ,\buff2[72]_i_8_n_0 ,\buff2[72]_i_9_n_0 }));
  FDRE \buff2_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[73]),
        .Q(\buff2_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \buff2_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[74]),
        .Q(\buff2_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \buff2_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[75]),
        .Q(\buff2_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \buff2_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[76]),
        .Q(\buff2_reg[95]_0 [76]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[76]_i_1 
       (.CI(\buff2_reg[72]_i_1_n_0 ),
        .CO({\buff2_reg[76]_i_1_n_0 ,\buff2_reg[76]_i_1_n_1 ,\buff2_reg[76]_i_1_n_2 ,\buff2_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[76]_i_2_n_0 ,\buff2[76]_i_3_n_0 ,\buff2[76]_i_4_n_0 ,\buff2[76]_i_5_n_0 }),
        .O(buff1_reg__2[76:73]),
        .S({\buff2[76]_i_6_n_0 ,\buff2[76]_i_7_n_0 ,\buff2[76]_i_8_n_0 ,\buff2[76]_i_9_n_0 }));
  FDRE \buff2_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[77]),
        .Q(\buff2_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \buff2_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[78]),
        .Q(\buff2_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \buff2_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[79]),
        .Q(\buff2_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[80]),
        .Q(\buff2_reg[95]_0 [80]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[80]_i_1 
       (.CI(\buff2_reg[76]_i_1_n_0 ),
        .CO({\buff2_reg[80]_i_1_n_0 ,\buff2_reg[80]_i_1_n_1 ,\buff2_reg[80]_i_1_n_2 ,\buff2_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[80]_i_2_n_0 ,\buff2[80]_i_3_n_0 ,\buff2[80]_i_4_n_0 ,\buff2[80]_i_5_n_0 }),
        .O(buff1_reg__2[80:77]),
        .S({\buff2[80]_i_6_n_0 ,\buff2[80]_i_7_n_0 ,\buff2[80]_i_8_n_0 ,\buff2[80]_i_9_n_0 }));
  FDRE \buff2_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[81]),
        .Q(\buff2_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \buff2_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[82]),
        .Q(\buff2_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \buff2_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[83]),
        .Q(\buff2_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \buff2_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[84]),
        .Q(\buff2_reg[95]_0 [84]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[84]_i_1 
       (.CI(\buff2_reg[80]_i_1_n_0 ),
        .CO({\buff2_reg[84]_i_1_n_0 ,\buff2_reg[84]_i_1_n_1 ,\buff2_reg[84]_i_1_n_2 ,\buff2_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[84]_i_2_n_0 ,\buff2[84]_i_3_n_0 ,\buff2[84]_i_4_n_0 ,\buff2[84]_i_5_n_0 }),
        .O(buff1_reg__2[84:81]),
        .S({\buff2[84]_i_6_n_0 ,\buff2[84]_i_7_n_0 ,\buff2[84]_i_8_n_0 ,\buff2[84]_i_9_n_0 }));
  FDRE \buff2_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[85]),
        .Q(\buff2_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \buff2_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[86]),
        .Q(\buff2_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \buff2_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[87]),
        .Q(\buff2_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \buff2_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[88]),
        .Q(\buff2_reg[95]_0 [88]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[88]_i_1 
       (.CI(\buff2_reg[84]_i_1_n_0 ),
        .CO({\buff2_reg[88]_i_1_n_0 ,\buff2_reg[88]_i_1_n_1 ,\buff2_reg[88]_i_1_n_2 ,\buff2_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[88]_i_2_n_0 ,\buff2[88]_i_3_n_0 ,\buff2[88]_i_4_n_0 ,\buff2[88]_i_5_n_0 }),
        .O(buff1_reg__2[88:85]),
        .S({\buff2[88]_i_6_n_0 ,\buff2[88]_i_7_n_0 ,\buff2[88]_i_8_n_0 ,\buff2[88]_i_9_n_0 }));
  FDRE \buff2_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[89]),
        .Q(\buff2_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[90]),
        .Q(\buff2_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \buff2_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[91]),
        .Q(\buff2_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \buff2_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[92]),
        .Q(\buff2_reg[95]_0 [92]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[92]_i_1 
       (.CI(\buff2_reg[88]_i_1_n_0 ),
        .CO({\buff2_reg[92]_i_1_n_0 ,\buff2_reg[92]_i_1_n_1 ,\buff2_reg[92]_i_1_n_2 ,\buff2_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[92]_i_2_n_0 ,\buff2[92]_i_3_n_0 ,\buff2[92]_i_4_n_0 ,\buff2[92]_i_5_n_0 }),
        .O(buff1_reg__2[92:89]),
        .S({\buff2[92]_i_6_n_0 ,\buff2[92]_i_7_n_0 ,\buff2[92]_i_8_n_0 ,\buff2[92]_i_9_n_0 }));
  FDRE \buff2_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[93]),
        .Q(\buff2_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \buff2_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[94]),
        .Q(\buff2_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \buff2_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[95]),
        .Q(\buff2_reg[95]_0 [95]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[95]_i_1 
       (.CI(\buff2_reg[92]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[95]_i_1_n_2 ,\buff2_reg[95]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[95]_i_2_n_0 ,\buff2[95]_i_3_n_0 }),
        .O({\NLW_buff2_reg[95]_i_1_O_UNCONNECTED [3],buff1_reg__2[95:93]}),
        .S({1'b0,\buff2[95]_i_4_n_0 ,\buff2[95]_i_5_n_0 ,\buff2[95]_i_6_n_0 }));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,out_channels[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_channels[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_mul_16s_16s_16_4_1
   (D,
    A,
    bias_Addr_B,
    CO,
    \oc_fu_160_reg[16] ,
    grp_fu_2760_ce,
    Q,
    ap_clk,
    in_channels,
    \icmp_ln56_reg_2923_reg[0] ,
    \icmp_ln56_reg_2923_reg[0]_0 ,
    \bias_Addr_A[31]_INST_0_i_20 ,
    \bias_Addr_B[17] );
  output [15:0]D;
  output [15:0]A;
  output [15:0]bias_Addr_B;
  output [0:0]CO;
  output [0:0]\oc_fu_160_reg[16] ;
  input grp_fu_2760_ce;
  input [0:0]Q;
  input ap_clk;
  input [15:0]in_channels;
  input [63:0]\icmp_ln56_reg_2923_reg[0] ;
  input [62:0]\icmp_ln56_reg_2923_reg[0]_0 ;
  input \bias_Addr_A[31]_INST_0_i_20 ;
  input [16:0]\bias_Addr_B[17] ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \bias_Addr_A[31]_INST_0_i_20 ;
  wire [15:0]bias_Addr_B;
  wire [16:0]\bias_Addr_B[17] ;
  wire grp_fu_2760_ce;
  wire [63:0]\icmp_ln56_reg_2923_reg[0] ;
  wire [62:0]\icmp_ln56_reg_2923_reg[0]_0 ;
  wire [15:0]in_channels;
  wire [0:0]\oc_fu_160_reg[16] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0 conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U
       (.A(A),
        .CO(CO),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .\bias_Addr_A[31]_INST_0_i_20_0 (\bias_Addr_A[31]_INST_0_i_20 ),
        .bias_Addr_B(bias_Addr_B),
        .\bias_Addr_B[17] (\bias_Addr_B[17] ),
        .grp_fu_2760_ce(grp_fu_2760_ce),
        .\icmp_ln56_reg_2923_reg[0] (\icmp_ln56_reg_2923_reg[0] ),
        .\icmp_ln56_reg_2923_reg[0]_0 (\icmp_ln56_reg_2923_reg[0]_0 ),
        .in_channels(in_channels),
        .\oc_fu_160_reg[16] (\oc_fu_160_reg[16] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0
   (D,
    A,
    bias_Addr_B,
    CO,
    \oc_fu_160_reg[16] ,
    grp_fu_2760_ce,
    Q,
    ap_clk,
    in_channels,
    \icmp_ln56_reg_2923_reg[0] ,
    \icmp_ln56_reg_2923_reg[0]_0 ,
    \bias_Addr_A[31]_INST_0_i_20_0 ,
    \bias_Addr_B[17] );
  output [15:0]D;
  output [15:0]A;
  output [15:0]bias_Addr_B;
  output [0:0]CO;
  output [0:0]\oc_fu_160_reg[16] ;
  input grp_fu_2760_ce;
  input [0:0]Q;
  input ap_clk;
  input [15:0]in_channels;
  input [63:0]\icmp_ln56_reg_2923_reg[0] ;
  input [62:0]\icmp_ln56_reg_2923_reg[0]_0 ;
  input \bias_Addr_A[31]_INST_0_i_20_0 ;
  input [16:0]\bias_Addr_B[17] ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \bias_Addr_A[31]_INST_0_i_10_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_10_n_1 ;
  wire \bias_Addr_A[31]_INST_0_i_10_n_2 ;
  wire \bias_Addr_A[31]_INST_0_i_10_n_3 ;
  wire \bias_Addr_A[31]_INST_0_i_11_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_12_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_13_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_14_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_15_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_15_n_1 ;
  wire \bias_Addr_A[31]_INST_0_i_15_n_2 ;
  wire \bias_Addr_A[31]_INST_0_i_15_n_3 ;
  wire \bias_Addr_A[31]_INST_0_i_16_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_17_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_18_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_19_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_1_n_3 ;
  wire \bias_Addr_A[31]_INST_0_i_20_0 ;
  wire \bias_Addr_A[31]_INST_0_i_20_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_20_n_1 ;
  wire \bias_Addr_A[31]_INST_0_i_20_n_2 ;
  wire \bias_Addr_A[31]_INST_0_i_20_n_3 ;
  wire \bias_Addr_A[31]_INST_0_i_21_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_22_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_23_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_24_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_25_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_26_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_27_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_28_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_2_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_2_n_1 ;
  wire \bias_Addr_A[31]_INST_0_i_2_n_2 ;
  wire \bias_Addr_A[31]_INST_0_i_2_n_3 ;
  wire \bias_Addr_A[31]_INST_0_i_3_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_4_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_5_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_5_n_1 ;
  wire \bias_Addr_A[31]_INST_0_i_5_n_2 ;
  wire \bias_Addr_A[31]_INST_0_i_5_n_3 ;
  wire \bias_Addr_A[31]_INST_0_i_6_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_7_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_8_n_0 ;
  wire \bias_Addr_A[31]_INST_0_i_9_n_0 ;
  wire [15:0]bias_Addr_B;
  wire \bias_Addr_B[10]_INST_0_n_0 ;
  wire \bias_Addr_B[10]_INST_0_n_1 ;
  wire \bias_Addr_B[10]_INST_0_n_2 ;
  wire \bias_Addr_B[10]_INST_0_n_3 ;
  wire \bias_Addr_B[14]_INST_0_n_1 ;
  wire \bias_Addr_B[14]_INST_0_n_2 ;
  wire \bias_Addr_B[14]_INST_0_n_3 ;
  wire [16:0]\bias_Addr_B[17] ;
  wire \bias_Addr_B[2]_INST_0_n_0 ;
  wire \bias_Addr_B[2]_INST_0_n_1 ;
  wire \bias_Addr_B[2]_INST_0_n_2 ;
  wire \bias_Addr_B[2]_INST_0_n_3 ;
  wire \bias_Addr_B[6]_INST_0_n_0 ;
  wire \bias_Addr_B[6]_INST_0_n_1 ;
  wire \bias_Addr_B[6]_INST_0_n_2 ;
  wire \bias_Addr_B[6]_INST_0_n_3 ;
  wire grp_fu_2760_ce;
  wire [63:0]\icmp_ln56_reg_2923_reg[0] ;
  wire [62:0]\icmp_ln56_reg_2923_reg[0]_0 ;
  wire [15:0]in_channels;
  wire [0:0]\oc_fu_160_reg[16] ;
  wire [3:2]\NLW_bias_Addr_A[31]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bias_Addr_A[31]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bias_Addr_A[31]_INST_0_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_bias_Addr_A[31]_INST_0_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_bias_Addr_A[31]_INST_0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_bias_Addr_A[31]_INST_0_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_bias_Addr_A[31]_INST_0_i_5_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  CARRY4 \bias_Addr_A[31]_INST_0_i_1 
       (.CI(\bias_Addr_A[31]_INST_0_i_2_n_0 ),
        .CO({\NLW_bias_Addr_A[31]_INST_0_i_1_CO_UNCONNECTED [3:2],CO,\bias_Addr_A[31]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bias_Addr_A[31]_INST_0_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bias_Addr_A[31]_INST_0_i_3_n_0 ,\bias_Addr_A[31]_INST_0_i_4_n_0 }));
  CARRY4 \bias_Addr_A[31]_INST_0_i_10 
       (.CI(\bias_Addr_A[31]_INST_0_i_15_n_0 ),
        .CO({\bias_Addr_A[31]_INST_0_i_10_n_0 ,\bias_Addr_A[31]_INST_0_i_10_n_1 ,\bias_Addr_A[31]_INST_0_i_10_n_2 ,\bias_Addr_A[31]_INST_0_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bias_Addr_A[31]_INST_0_i_10_O_UNCONNECTED [3:0]),
        .S({\bias_Addr_A[31]_INST_0_i_16_n_0 ,\bias_Addr_A[31]_INST_0_i_17_n_0 ,\bias_Addr_A[31]_INST_0_i_18_n_0 ,\bias_Addr_A[31]_INST_0_i_19_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_11 
       (.I0(\icmp_ln56_reg_2923_reg[0] [47]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [46]),
        .I2(\icmp_ln56_reg_2923_reg[0] [46]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [45]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [44]),
        .I5(\icmp_ln56_reg_2923_reg[0] [45]),
        .O(\bias_Addr_A[31]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_12 
       (.I0(\icmp_ln56_reg_2923_reg[0] [44]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [43]),
        .I2(\icmp_ln56_reg_2923_reg[0] [43]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [42]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [41]),
        .I5(\icmp_ln56_reg_2923_reg[0] [42]),
        .O(\bias_Addr_A[31]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_13 
       (.I0(\icmp_ln56_reg_2923_reg[0] [41]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [40]),
        .I2(\icmp_ln56_reg_2923_reg[0] [40]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [39]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [38]),
        .I5(\icmp_ln56_reg_2923_reg[0] [39]),
        .O(\bias_Addr_A[31]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_14 
       (.I0(\icmp_ln56_reg_2923_reg[0] [38]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [37]),
        .I2(\icmp_ln56_reg_2923_reg[0] [37]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [36]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [35]),
        .I5(\icmp_ln56_reg_2923_reg[0] [36]),
        .O(\bias_Addr_A[31]_INST_0_i_14_n_0 ));
  CARRY4 \bias_Addr_A[31]_INST_0_i_15 
       (.CI(\bias_Addr_A[31]_INST_0_i_20_n_0 ),
        .CO({\bias_Addr_A[31]_INST_0_i_15_n_0 ,\bias_Addr_A[31]_INST_0_i_15_n_1 ,\bias_Addr_A[31]_INST_0_i_15_n_2 ,\bias_Addr_A[31]_INST_0_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bias_Addr_A[31]_INST_0_i_15_O_UNCONNECTED [3:0]),
        .S({\bias_Addr_A[31]_INST_0_i_21_n_0 ,\bias_Addr_A[31]_INST_0_i_22_n_0 ,\bias_Addr_A[31]_INST_0_i_23_n_0 ,\bias_Addr_A[31]_INST_0_i_24_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_16 
       (.I0(\icmp_ln56_reg_2923_reg[0] [35]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [34]),
        .I2(\icmp_ln56_reg_2923_reg[0] [34]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [33]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [32]),
        .I5(\icmp_ln56_reg_2923_reg[0] [33]),
        .O(\bias_Addr_A[31]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_17 
       (.I0(\icmp_ln56_reg_2923_reg[0] [32]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [31]),
        .I2(\icmp_ln56_reg_2923_reg[0] [31]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [30]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [29]),
        .I5(\icmp_ln56_reg_2923_reg[0] [30]),
        .O(\bias_Addr_A[31]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_18 
       (.I0(\icmp_ln56_reg_2923_reg[0] [29]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [28]),
        .I2(\icmp_ln56_reg_2923_reg[0] [28]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [27]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [26]),
        .I5(\icmp_ln56_reg_2923_reg[0] [27]),
        .O(\bias_Addr_A[31]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_19 
       (.I0(\icmp_ln56_reg_2923_reg[0] [26]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [25]),
        .I2(\icmp_ln56_reg_2923_reg[0] [25]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [24]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [23]),
        .I5(\icmp_ln56_reg_2923_reg[0] [24]),
        .O(\bias_Addr_A[31]_INST_0_i_19_n_0 ));
  CARRY4 \bias_Addr_A[31]_INST_0_i_2 
       (.CI(\bias_Addr_A[31]_INST_0_i_5_n_0 ),
        .CO({\bias_Addr_A[31]_INST_0_i_2_n_0 ,\bias_Addr_A[31]_INST_0_i_2_n_1 ,\bias_Addr_A[31]_INST_0_i_2_n_2 ,\bias_Addr_A[31]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bias_Addr_A[31]_INST_0_i_2_O_UNCONNECTED [3:0]),
        .S({\bias_Addr_A[31]_INST_0_i_6_n_0 ,\bias_Addr_A[31]_INST_0_i_7_n_0 ,\bias_Addr_A[31]_INST_0_i_8_n_0 ,\bias_Addr_A[31]_INST_0_i_9_n_0 }));
  CARRY4 \bias_Addr_A[31]_INST_0_i_20 
       (.CI(1'b0),
        .CO({\bias_Addr_A[31]_INST_0_i_20_n_0 ,\bias_Addr_A[31]_INST_0_i_20_n_1 ,\bias_Addr_A[31]_INST_0_i_20_n_2 ,\bias_Addr_A[31]_INST_0_i_20_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bias_Addr_A[31]_INST_0_i_20_O_UNCONNECTED [3:0]),
        .S({\bias_Addr_A[31]_INST_0_i_25_n_0 ,\bias_Addr_A[31]_INST_0_i_26_n_0 ,\bias_Addr_A[31]_INST_0_i_27_n_0 ,\bias_Addr_A[31]_INST_0_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_21 
       (.I0(\icmp_ln56_reg_2923_reg[0] [23]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [22]),
        .I2(\icmp_ln56_reg_2923_reg[0] [22]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [21]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [20]),
        .I5(\icmp_ln56_reg_2923_reg[0] [21]),
        .O(\bias_Addr_A[31]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_22 
       (.I0(\icmp_ln56_reg_2923_reg[0] [20]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [19]),
        .I2(\icmp_ln56_reg_2923_reg[0] [19]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [18]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [17]),
        .I5(\icmp_ln56_reg_2923_reg[0] [18]),
        .O(\bias_Addr_A[31]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_23 
       (.I0(\icmp_ln56_reg_2923_reg[0] [17]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [16]),
        .I2(\icmp_ln56_reg_2923_reg[0] [16]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [15]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [14]),
        .I5(\icmp_ln56_reg_2923_reg[0] [15]),
        .O(\bias_Addr_A[31]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_24 
       (.I0(\icmp_ln56_reg_2923_reg[0] [14]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [13]),
        .I2(\icmp_ln56_reg_2923_reg[0] [13]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [12]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [11]),
        .I5(\icmp_ln56_reg_2923_reg[0] [12]),
        .O(\bias_Addr_A[31]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_25 
       (.I0(\icmp_ln56_reg_2923_reg[0] [11]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [10]),
        .I2(\icmp_ln56_reg_2923_reg[0] [10]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [9]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [8]),
        .I5(\icmp_ln56_reg_2923_reg[0] [9]),
        .O(\bias_Addr_A[31]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_26 
       (.I0(\icmp_ln56_reg_2923_reg[0] [8]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [7]),
        .I2(\icmp_ln56_reg_2923_reg[0] [7]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [6]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [5]),
        .I5(\icmp_ln56_reg_2923_reg[0] [6]),
        .O(\bias_Addr_A[31]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_27 
       (.I0(\icmp_ln56_reg_2923_reg[0] [5]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [4]),
        .I2(\icmp_ln56_reg_2923_reg[0] [4]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [3]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [2]),
        .I5(\icmp_ln56_reg_2923_reg[0] [3]),
        .O(\bias_Addr_A[31]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_28 
       (.I0(\icmp_ln56_reg_2923_reg[0] [2]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [1]),
        .I2(\icmp_ln56_reg_2923_reg[0] [1]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [0]),
        .I4(\bias_Addr_A[31]_INST_0_i_20_0 ),
        .I5(\icmp_ln56_reg_2923_reg[0] [0]),
        .O(\bias_Addr_A[31]_INST_0_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \bias_Addr_A[31]_INST_0_i_3 
       (.I0(\icmp_ln56_reg_2923_reg[0] [63]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [62]),
        .O(\bias_Addr_A[31]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_4 
       (.I0(\icmp_ln56_reg_2923_reg[0] [62]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [61]),
        .I2(\icmp_ln56_reg_2923_reg[0] [61]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [60]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [59]),
        .I5(\icmp_ln56_reg_2923_reg[0] [60]),
        .O(\bias_Addr_A[31]_INST_0_i_4_n_0 ));
  CARRY4 \bias_Addr_A[31]_INST_0_i_5 
       (.CI(\bias_Addr_A[31]_INST_0_i_10_n_0 ),
        .CO({\bias_Addr_A[31]_INST_0_i_5_n_0 ,\bias_Addr_A[31]_INST_0_i_5_n_1 ,\bias_Addr_A[31]_INST_0_i_5_n_2 ,\bias_Addr_A[31]_INST_0_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bias_Addr_A[31]_INST_0_i_5_O_UNCONNECTED [3:0]),
        .S({\bias_Addr_A[31]_INST_0_i_11_n_0 ,\bias_Addr_A[31]_INST_0_i_12_n_0 ,\bias_Addr_A[31]_INST_0_i_13_n_0 ,\bias_Addr_A[31]_INST_0_i_14_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_6 
       (.I0(\icmp_ln56_reg_2923_reg[0] [59]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [58]),
        .I2(\icmp_ln56_reg_2923_reg[0] [58]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [57]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [56]),
        .I5(\icmp_ln56_reg_2923_reg[0] [57]),
        .O(\bias_Addr_A[31]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_7 
       (.I0(\icmp_ln56_reg_2923_reg[0] [56]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [55]),
        .I2(\icmp_ln56_reg_2923_reg[0] [55]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [54]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [53]),
        .I5(\icmp_ln56_reg_2923_reg[0] [54]),
        .O(\bias_Addr_A[31]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_8 
       (.I0(\icmp_ln56_reg_2923_reg[0] [53]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [52]),
        .I2(\icmp_ln56_reg_2923_reg[0] [52]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [51]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [50]),
        .I5(\icmp_ln56_reg_2923_reg[0] [51]),
        .O(\bias_Addr_A[31]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bias_Addr_A[31]_INST_0_i_9 
       (.I0(\icmp_ln56_reg_2923_reg[0] [50]),
        .I1(\icmp_ln56_reg_2923_reg[0]_0 [49]),
        .I2(\icmp_ln56_reg_2923_reg[0] [49]),
        .I3(\icmp_ln56_reg_2923_reg[0]_0 [48]),
        .I4(\icmp_ln56_reg_2923_reg[0]_0 [47]),
        .I5(\icmp_ln56_reg_2923_reg[0] [48]),
        .O(\bias_Addr_A[31]_INST_0_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[10]_INST_0 
       (.CI(\bias_Addr_B[6]_INST_0_n_0 ),
        .CO({\bias_Addr_B[10]_INST_0_n_0 ,\bias_Addr_B[10]_INST_0_n_1 ,\bias_Addr_B[10]_INST_0_n_2 ,\bias_Addr_B[10]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(bias_Addr_B[11:8]),
        .S(\bias_Addr_B[17] [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[14]_INST_0 
       (.CI(\bias_Addr_B[10]_INST_0_n_0 ),
        .CO({\oc_fu_160_reg[16] ,\bias_Addr_B[14]_INST_0_n_1 ,\bias_Addr_B[14]_INST_0_n_2 ,\bias_Addr_B[14]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(bias_Addr_B[15:12]),
        .S(\bias_Addr_B[17] [16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[2]_INST_0 
       (.CI(1'b0),
        .CO({\bias_Addr_B[2]_INST_0_n_0 ,\bias_Addr_B[2]_INST_0_n_1 ,\bias_Addr_B[2]_INST_0_n_2 ,\bias_Addr_B[2]_INST_0_n_3 }),
        .CYINIT(\bias_Addr_B[17] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(bias_Addr_B[3:0]),
        .S(\bias_Addr_B[17] [4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bias_Addr_B[6]_INST_0 
       (.CI(\bias_Addr_B[2]_INST_0_n_0 ),
        .CO({\bias_Addr_B[6]_INST_0_n_0 ,\bias_Addr_B[6]_INST_0_n_1 ,\bias_Addr_B[6]_INST_0_n_2 ,\bias_Addr_B[6]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(bias_Addr_B[7:4]),
        .S(\bias_Addr_B[17] [8:5]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in_channels[15],in_channels[15],in_channels}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_2760_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(grp_fu_2760_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2760_ce),
        .CEP(grp_fu_2760_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln52_2_reg_2934[0]_i_1 
       (.I0(\bias_Addr_B[17] [0]),
        .I1(CO),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[10]_i_1 
       (.I0(bias_Addr_B[9]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[11]_i_1 
       (.I0(bias_Addr_B[10]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[12]_i_1 
       (.I0(bias_Addr_B[11]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[13]_i_1 
       (.I0(bias_Addr_B[12]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[14]_i_1 
       (.I0(bias_Addr_B[13]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[15]_i_1 
       (.I0(bias_Addr_B[14]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[1]_i_1 
       (.I0(bias_Addr_B[0]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[2]_i_1 
       (.I0(bias_Addr_B[1]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[3]_i_1 
       (.I0(bias_Addr_B[2]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[4]_i_1 
       (.I0(bias_Addr_B[3]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[5]_i_1 
       (.I0(bias_Addr_B[4]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[6]_i_1 
       (.I0(bias_Addr_B[5]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[7]_i_1 
       (.I0(bias_Addr_B[6]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[8]_i_1 
       (.I0(bias_Addr_B[7]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln52_2_reg_2934[9]_i_1 
       (.I0(bias_Addr_B[8]),
        .I1(CO),
        .I2(\bias_Addr_B[17] [9]),
        .O(A[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_regslice_both
   (D,
    \ap_CS_fsm_reg[45] ,
    input_stream_TVALID_int_regslice,
    E,
    \B_V_data_1_state_reg[0]_0 ,
    \in_channels_read_reg_2805_reg[31] ,
    \in_channels_read_reg_2805_reg[31]_0 ,
    \ap_CS_fsm_reg[17] ,
    ap_NS_fsm146_out,
    \in_channels_read_reg_2805_reg[31]_1 ,
    \brmerge136_reg_3102_reg[0] ,
    \in_channels_read_reg_2805_reg[31]_2 ,
    \cmp26_not_reg_3027_reg[0] ,
    \ap_CS_fsm_reg[32] ,
    ap_NS_fsm140_out,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[41] ,
    \B_V_data_1_state_reg[0]_1 ,
    \in_channels_read_reg_2805_reg[31]_3 ,
    \in_channels_read_reg_2805_reg[31]_4 ,
    \rev138_reg_3097_reg[0] ,
    \in_channels_read_reg_2805_reg[31]_5 ,
    \brmerge145_reg_3248_reg[0] ,
    \in_channels_read_reg_2805_reg[31]_6 ,
    \select_ln56_4_reg_2988_reg[0] ,
    \B_V_data_1_state_reg[1]_0 ,
    out,
    Q,
    CO,
    brmerge155_reg_3328,
    ack_in,
    brmerge126_reg_3032,
    select_ln56_3_reg_2982,
    brmerge136_reg_3102,
    cmp26_not_reg_3027,
    brmerge145_reg_3248,
    select_ln56_4_reg_2988,
    rev138_reg_3097,
    \ap_CS_fsm_reg[17]_i_2_0 ,
    \ap_CS_fsm_reg[17]_i_2_1 ,
    \ap_CS_fsm_reg[42]_i_2_0 ,
    \ap_CS_fsm_reg[41]_i_2_0 ,
    \ap_CS_fsm_reg[37]_i_2_0 ,
    \ap_CS_fsm_reg[33]_i_2_0 ,
    \ap_CS_fsm_reg[29]_i_2_0 ,
    \ap_CS_fsm_reg[25]_i_2_0 ,
    \ap_CS_fsm_reg[18]_i_2_0 ,
    icmp_ln1002_4_reg_3220,
    \sum_V_7_reg_457_reg[3] ,
    input_stream_TVALID,
    \sum_V_7_reg_457_reg[31] ,
    \sum_V_7_reg_457_reg[31]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    ap_clk,
    input_stream_TDATA,
    ap_rst_n);
  output [15:0]D;
  output [17:0]\ap_CS_fsm_reg[45] ;
  output input_stream_TVALID_int_regslice;
  output [0:0]E;
  output [0:0]\B_V_data_1_state_reg[0]_0 ;
  output [0:0]\in_channels_read_reg_2805_reg[31] ;
  output [0:0]\in_channels_read_reg_2805_reg[31]_0 ;
  output [0:0]\ap_CS_fsm_reg[17] ;
  output ap_NS_fsm146_out;
  output [0:0]\in_channels_read_reg_2805_reg[31]_1 ;
  output [0:0]\brmerge136_reg_3102_reg[0] ;
  output [0:0]\in_channels_read_reg_2805_reg[31]_2 ;
  output [0:0]\cmp26_not_reg_3027_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[32] ;
  output ap_NS_fsm140_out;
  output [0:0]\ap_CS_fsm_reg[37] ;
  output [0:0]\ap_CS_fsm_reg[41] ;
  output [0:0]\B_V_data_1_state_reg[0]_1 ;
  output [0:0]\in_channels_read_reg_2805_reg[31]_3 ;
  output [0:0]\in_channels_read_reg_2805_reg[31]_4 ;
  output [0:0]\rev138_reg_3097_reg[0] ;
  output [0:0]\in_channels_read_reg_2805_reg[31]_5 ;
  output [0:0]\brmerge145_reg_3248_reg[0] ;
  output [0:0]\in_channels_read_reg_2805_reg[31]_6 ;
  output [0:0]\select_ln56_4_reg_2988_reg[0] ;
  output \B_V_data_1_state_reg[1]_0 ;
  output [31:0]out;
  input [19:0]Q;
  input [0:0]CO;
  input [0:0]brmerge155_reg_3328;
  input ack_in;
  input [0:0]brmerge126_reg_3032;
  input [0:0]select_ln56_3_reg_2982;
  input [0:0]brmerge136_reg_3102;
  input [0:0]cmp26_not_reg_3027;
  input [0:0]brmerge145_reg_3248;
  input [0:0]select_ln56_4_reg_2988;
  input [0:0]rev138_reg_3097;
  input [31:0]\ap_CS_fsm_reg[17]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[17]_i_2_1 ;
  input [30:0]\ap_CS_fsm_reg[42]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[41]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[37]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[33]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[29]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[25]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[18]_i_2_0 ;
  input [0:0]icmp_ln1002_4_reg_3220;
  input \sum_V_7_reg_457_reg[3] ;
  input input_stream_TVALID;
  input [31:0]\sum_V_7_reg_457_reg[31] ;
  input [31:0]\sum_V_7_reg_457_reg[31]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input ap_clk;
  input [15:0]input_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_3_n_0 ;
  wire \B_V_data_1_state[1]_i_4_n_0 ;
  wire \B_V_data_1_state[1]_i_5_n_0 ;
  wire \B_V_data_1_state[1]_i_6_n_0 ;
  wire \B_V_data_1_state[1]_i_7_n_0 ;
  wire \B_V_data_1_state[1]_i_8_n_0 ;
  wire \B_V_data_1_state[1]_i_9_n_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire ack_in;
  wire \ap_CS_fsm[17]_i_10_n_0 ;
  wire \ap_CS_fsm[17]_i_11_n_0 ;
  wire \ap_CS_fsm[17]_i_12_n_0 ;
  wire \ap_CS_fsm[17]_i_14_n_0 ;
  wire \ap_CS_fsm[17]_i_15_n_0 ;
  wire \ap_CS_fsm[17]_i_16_n_0 ;
  wire \ap_CS_fsm[17]_i_17_n_0 ;
  wire \ap_CS_fsm[17]_i_18_n_0 ;
  wire \ap_CS_fsm[17]_i_19_n_0 ;
  wire \ap_CS_fsm[17]_i_20_n_0 ;
  wire \ap_CS_fsm[17]_i_21_n_0 ;
  wire \ap_CS_fsm[17]_i_23_n_0 ;
  wire \ap_CS_fsm[17]_i_24_n_0 ;
  wire \ap_CS_fsm[17]_i_25_n_0 ;
  wire \ap_CS_fsm[17]_i_26_n_0 ;
  wire \ap_CS_fsm[17]_i_27_n_0 ;
  wire \ap_CS_fsm[17]_i_28_n_0 ;
  wire \ap_CS_fsm[17]_i_29_n_0 ;
  wire \ap_CS_fsm[17]_i_30_n_0 ;
  wire \ap_CS_fsm[17]_i_31_n_0 ;
  wire \ap_CS_fsm[17]_i_32_n_0 ;
  wire \ap_CS_fsm[17]_i_33_n_0 ;
  wire \ap_CS_fsm[17]_i_34_n_0 ;
  wire \ap_CS_fsm[17]_i_35_n_0 ;
  wire \ap_CS_fsm[17]_i_36_n_0 ;
  wire \ap_CS_fsm[17]_i_37_n_0 ;
  wire \ap_CS_fsm[17]_i_38_n_0 ;
  wire \ap_CS_fsm[17]_i_3_n_0 ;
  wire \ap_CS_fsm[17]_i_5_n_0 ;
  wire \ap_CS_fsm[17]_i_6_n_0 ;
  wire \ap_CS_fsm[17]_i_7_n_0 ;
  wire \ap_CS_fsm[17]_i_8_n_0 ;
  wire \ap_CS_fsm[17]_i_9_n_0 ;
  wire \ap_CS_fsm[18]_i_10_n_0 ;
  wire \ap_CS_fsm[18]_i_11_n_0 ;
  wire \ap_CS_fsm[18]_i_13_n_0 ;
  wire \ap_CS_fsm[18]_i_14_n_0 ;
  wire \ap_CS_fsm[18]_i_15_n_0 ;
  wire \ap_CS_fsm[18]_i_16_n_0 ;
  wire \ap_CS_fsm[18]_i_17_n_0 ;
  wire \ap_CS_fsm[18]_i_18_n_0 ;
  wire \ap_CS_fsm[18]_i_19_n_0 ;
  wire \ap_CS_fsm[18]_i_20_n_0 ;
  wire \ap_CS_fsm[18]_i_22_n_0 ;
  wire \ap_CS_fsm[18]_i_23_n_0 ;
  wire \ap_CS_fsm[18]_i_24_n_0 ;
  wire \ap_CS_fsm[18]_i_25_n_0 ;
  wire \ap_CS_fsm[18]_i_26_n_0 ;
  wire \ap_CS_fsm[18]_i_27_n_0 ;
  wire \ap_CS_fsm[18]_i_28_n_0 ;
  wire \ap_CS_fsm[18]_i_29_n_0 ;
  wire \ap_CS_fsm[18]_i_30_n_0 ;
  wire \ap_CS_fsm[18]_i_31_n_0 ;
  wire \ap_CS_fsm[18]_i_32_n_0 ;
  wire \ap_CS_fsm[18]_i_33_n_0 ;
  wire \ap_CS_fsm[18]_i_34_n_0 ;
  wire \ap_CS_fsm[18]_i_35_n_0 ;
  wire \ap_CS_fsm[18]_i_36_n_0 ;
  wire \ap_CS_fsm[18]_i_37_n_0 ;
  wire \ap_CS_fsm[18]_i_4_n_0 ;
  wire \ap_CS_fsm[18]_i_5_n_0 ;
  wire \ap_CS_fsm[18]_i_6_n_0 ;
  wire \ap_CS_fsm[18]_i_7_n_0 ;
  wire \ap_CS_fsm[18]_i_8_n_0 ;
  wire \ap_CS_fsm[18]_i_9_n_0 ;
  wire \ap_CS_fsm[21]_i_2_n_0 ;
  wire \ap_CS_fsm[25]_i_10_n_0 ;
  wire \ap_CS_fsm[25]_i_11_n_0 ;
  wire \ap_CS_fsm[25]_i_12_n_0 ;
  wire \ap_CS_fsm[25]_i_14_n_0 ;
  wire \ap_CS_fsm[25]_i_15_n_0 ;
  wire \ap_CS_fsm[25]_i_16_n_0 ;
  wire \ap_CS_fsm[25]_i_17_n_0 ;
  wire \ap_CS_fsm[25]_i_18_n_0 ;
  wire \ap_CS_fsm[25]_i_19_n_0 ;
  wire \ap_CS_fsm[25]_i_20_n_0 ;
  wire \ap_CS_fsm[25]_i_21_n_0 ;
  wire \ap_CS_fsm[25]_i_23_n_0 ;
  wire \ap_CS_fsm[25]_i_24_n_0 ;
  wire \ap_CS_fsm[25]_i_25_n_0 ;
  wire \ap_CS_fsm[25]_i_26_n_0 ;
  wire \ap_CS_fsm[25]_i_27_n_0 ;
  wire \ap_CS_fsm[25]_i_28_n_0 ;
  wire \ap_CS_fsm[25]_i_29_n_0 ;
  wire \ap_CS_fsm[25]_i_30_n_0 ;
  wire \ap_CS_fsm[25]_i_31_n_0 ;
  wire \ap_CS_fsm[25]_i_32_n_0 ;
  wire \ap_CS_fsm[25]_i_33_n_0 ;
  wire \ap_CS_fsm[25]_i_34_n_0 ;
  wire \ap_CS_fsm[25]_i_35_n_0 ;
  wire \ap_CS_fsm[25]_i_36_n_0 ;
  wire \ap_CS_fsm[25]_i_37_n_0 ;
  wire \ap_CS_fsm[25]_i_38_n_0 ;
  wire \ap_CS_fsm[25]_i_3_n_0 ;
  wire \ap_CS_fsm[25]_i_5_n_0 ;
  wire \ap_CS_fsm[25]_i_6_n_0 ;
  wire \ap_CS_fsm[25]_i_7_n_0 ;
  wire \ap_CS_fsm[25]_i_8_n_0 ;
  wire \ap_CS_fsm[25]_i_9_n_0 ;
  wire \ap_CS_fsm[29]_i_10_n_0 ;
  wire \ap_CS_fsm[29]_i_11_n_0 ;
  wire \ap_CS_fsm[29]_i_13_n_0 ;
  wire \ap_CS_fsm[29]_i_14_n_0 ;
  wire \ap_CS_fsm[29]_i_15_n_0 ;
  wire \ap_CS_fsm[29]_i_16_n_0 ;
  wire \ap_CS_fsm[29]_i_17_n_0 ;
  wire \ap_CS_fsm[29]_i_18_n_0 ;
  wire \ap_CS_fsm[29]_i_19_n_0 ;
  wire \ap_CS_fsm[29]_i_20_n_0 ;
  wire \ap_CS_fsm[29]_i_22_n_0 ;
  wire \ap_CS_fsm[29]_i_23_n_0 ;
  wire \ap_CS_fsm[29]_i_24_n_0 ;
  wire \ap_CS_fsm[29]_i_25_n_0 ;
  wire \ap_CS_fsm[29]_i_26_n_0 ;
  wire \ap_CS_fsm[29]_i_27_n_0 ;
  wire \ap_CS_fsm[29]_i_28_n_0 ;
  wire \ap_CS_fsm[29]_i_29_n_0 ;
  wire \ap_CS_fsm[29]_i_30_n_0 ;
  wire \ap_CS_fsm[29]_i_31_n_0 ;
  wire \ap_CS_fsm[29]_i_32_n_0 ;
  wire \ap_CS_fsm[29]_i_33_n_0 ;
  wire \ap_CS_fsm[29]_i_34_n_0 ;
  wire \ap_CS_fsm[29]_i_35_n_0 ;
  wire \ap_CS_fsm[29]_i_36_n_0 ;
  wire \ap_CS_fsm[29]_i_37_n_0 ;
  wire \ap_CS_fsm[29]_i_4_n_0 ;
  wire \ap_CS_fsm[29]_i_5_n_0 ;
  wire \ap_CS_fsm[29]_i_6_n_0 ;
  wire \ap_CS_fsm[29]_i_7_n_0 ;
  wire \ap_CS_fsm[29]_i_8_n_0 ;
  wire \ap_CS_fsm[29]_i_9_n_0 ;
  wire \ap_CS_fsm[33]_i_10_n_0 ;
  wire \ap_CS_fsm[33]_i_11_n_0 ;
  wire \ap_CS_fsm[33]_i_12_n_0 ;
  wire \ap_CS_fsm[33]_i_14_n_0 ;
  wire \ap_CS_fsm[33]_i_15_n_0 ;
  wire \ap_CS_fsm[33]_i_16_n_0 ;
  wire \ap_CS_fsm[33]_i_17_n_0 ;
  wire \ap_CS_fsm[33]_i_18_n_0 ;
  wire \ap_CS_fsm[33]_i_19_n_0 ;
  wire \ap_CS_fsm[33]_i_20_n_0 ;
  wire \ap_CS_fsm[33]_i_21_n_0 ;
  wire \ap_CS_fsm[33]_i_23_n_0 ;
  wire \ap_CS_fsm[33]_i_24_n_0 ;
  wire \ap_CS_fsm[33]_i_25_n_0 ;
  wire \ap_CS_fsm[33]_i_26_n_0 ;
  wire \ap_CS_fsm[33]_i_27_n_0 ;
  wire \ap_CS_fsm[33]_i_28_n_0 ;
  wire \ap_CS_fsm[33]_i_29_n_0 ;
  wire \ap_CS_fsm[33]_i_30_n_0 ;
  wire \ap_CS_fsm[33]_i_31_n_0 ;
  wire \ap_CS_fsm[33]_i_32_n_0 ;
  wire \ap_CS_fsm[33]_i_33_n_0 ;
  wire \ap_CS_fsm[33]_i_34_n_0 ;
  wire \ap_CS_fsm[33]_i_35_n_0 ;
  wire \ap_CS_fsm[33]_i_36_n_0 ;
  wire \ap_CS_fsm[33]_i_37_n_0 ;
  wire \ap_CS_fsm[33]_i_38_n_0 ;
  wire \ap_CS_fsm[33]_i_3_n_0 ;
  wire \ap_CS_fsm[33]_i_5_n_0 ;
  wire \ap_CS_fsm[33]_i_6_n_0 ;
  wire \ap_CS_fsm[33]_i_7_n_0 ;
  wire \ap_CS_fsm[33]_i_8_n_0 ;
  wire \ap_CS_fsm[33]_i_9_n_0 ;
  wire \ap_CS_fsm[37]_i_10_n_0 ;
  wire \ap_CS_fsm[37]_i_11_n_0 ;
  wire \ap_CS_fsm[37]_i_12_n_0 ;
  wire \ap_CS_fsm[37]_i_14_n_0 ;
  wire \ap_CS_fsm[37]_i_15_n_0 ;
  wire \ap_CS_fsm[37]_i_16_n_0 ;
  wire \ap_CS_fsm[37]_i_17_n_0 ;
  wire \ap_CS_fsm[37]_i_18_n_0 ;
  wire \ap_CS_fsm[37]_i_19_n_0 ;
  wire \ap_CS_fsm[37]_i_20_n_0 ;
  wire \ap_CS_fsm[37]_i_21_n_0 ;
  wire \ap_CS_fsm[37]_i_23_n_0 ;
  wire \ap_CS_fsm[37]_i_24_n_0 ;
  wire \ap_CS_fsm[37]_i_25_n_0 ;
  wire \ap_CS_fsm[37]_i_26_n_0 ;
  wire \ap_CS_fsm[37]_i_27_n_0 ;
  wire \ap_CS_fsm[37]_i_28_n_0 ;
  wire \ap_CS_fsm[37]_i_29_n_0 ;
  wire \ap_CS_fsm[37]_i_30_n_0 ;
  wire \ap_CS_fsm[37]_i_31_n_0 ;
  wire \ap_CS_fsm[37]_i_32_n_0 ;
  wire \ap_CS_fsm[37]_i_33_n_0 ;
  wire \ap_CS_fsm[37]_i_34_n_0 ;
  wire \ap_CS_fsm[37]_i_35_n_0 ;
  wire \ap_CS_fsm[37]_i_36_n_0 ;
  wire \ap_CS_fsm[37]_i_37_n_0 ;
  wire \ap_CS_fsm[37]_i_38_n_0 ;
  wire \ap_CS_fsm[37]_i_3_n_0 ;
  wire \ap_CS_fsm[37]_i_5_n_0 ;
  wire \ap_CS_fsm[37]_i_6_n_0 ;
  wire \ap_CS_fsm[37]_i_7_n_0 ;
  wire \ap_CS_fsm[37]_i_8_n_0 ;
  wire \ap_CS_fsm[37]_i_9_n_0 ;
  wire \ap_CS_fsm[41]_i_10_n_0 ;
  wire \ap_CS_fsm[41]_i_11_n_0 ;
  wire \ap_CS_fsm[41]_i_12_n_0 ;
  wire \ap_CS_fsm[41]_i_14_n_0 ;
  wire \ap_CS_fsm[41]_i_15_n_0 ;
  wire \ap_CS_fsm[41]_i_16_n_0 ;
  wire \ap_CS_fsm[41]_i_17_n_0 ;
  wire \ap_CS_fsm[41]_i_18_n_0 ;
  wire \ap_CS_fsm[41]_i_19_n_0 ;
  wire \ap_CS_fsm[41]_i_20_n_0 ;
  wire \ap_CS_fsm[41]_i_21_n_0 ;
  wire \ap_CS_fsm[41]_i_23_n_0 ;
  wire \ap_CS_fsm[41]_i_24_n_0 ;
  wire \ap_CS_fsm[41]_i_25_n_0 ;
  wire \ap_CS_fsm[41]_i_26_n_0 ;
  wire \ap_CS_fsm[41]_i_27_n_0 ;
  wire \ap_CS_fsm[41]_i_28_n_0 ;
  wire \ap_CS_fsm[41]_i_29_n_0 ;
  wire \ap_CS_fsm[41]_i_30_n_0 ;
  wire \ap_CS_fsm[41]_i_31_n_0 ;
  wire \ap_CS_fsm[41]_i_32_n_0 ;
  wire \ap_CS_fsm[41]_i_33_n_0 ;
  wire \ap_CS_fsm[41]_i_34_n_0 ;
  wire \ap_CS_fsm[41]_i_35_n_0 ;
  wire \ap_CS_fsm[41]_i_36_n_0 ;
  wire \ap_CS_fsm[41]_i_37_n_0 ;
  wire \ap_CS_fsm[41]_i_38_n_0 ;
  wire \ap_CS_fsm[41]_i_3_n_0 ;
  wire \ap_CS_fsm[41]_i_5_n_0 ;
  wire \ap_CS_fsm[41]_i_6_n_0 ;
  wire \ap_CS_fsm[41]_i_7_n_0 ;
  wire \ap_CS_fsm[41]_i_8_n_0 ;
  wire \ap_CS_fsm[41]_i_9_n_0 ;
  wire \ap_CS_fsm[42]_i_10_n_0 ;
  wire \ap_CS_fsm[42]_i_11_n_0 ;
  wire \ap_CS_fsm[42]_i_13_n_0 ;
  wire \ap_CS_fsm[42]_i_14_n_0 ;
  wire \ap_CS_fsm[42]_i_15_n_0 ;
  wire \ap_CS_fsm[42]_i_16_n_0 ;
  wire \ap_CS_fsm[42]_i_17_n_0 ;
  wire \ap_CS_fsm[42]_i_18_n_0 ;
  wire \ap_CS_fsm[42]_i_19_n_0 ;
  wire \ap_CS_fsm[42]_i_20_n_0 ;
  wire \ap_CS_fsm[42]_i_22_n_0 ;
  wire \ap_CS_fsm[42]_i_23_n_0 ;
  wire \ap_CS_fsm[42]_i_24_n_0 ;
  wire \ap_CS_fsm[42]_i_25_n_0 ;
  wire \ap_CS_fsm[42]_i_26_n_0 ;
  wire \ap_CS_fsm[42]_i_27_n_0 ;
  wire \ap_CS_fsm[42]_i_28_n_0 ;
  wire \ap_CS_fsm[42]_i_29_n_0 ;
  wire \ap_CS_fsm[42]_i_30_n_0 ;
  wire \ap_CS_fsm[42]_i_31_n_0 ;
  wire \ap_CS_fsm[42]_i_32_n_0 ;
  wire \ap_CS_fsm[42]_i_33_n_0 ;
  wire \ap_CS_fsm[42]_i_34_n_0 ;
  wire \ap_CS_fsm[42]_i_35_n_0 ;
  wire \ap_CS_fsm[42]_i_36_n_0 ;
  wire \ap_CS_fsm[42]_i_37_n_0 ;
  wire \ap_CS_fsm[42]_i_4_n_0 ;
  wire \ap_CS_fsm[42]_i_5_n_0 ;
  wire \ap_CS_fsm[42]_i_6_n_0 ;
  wire \ap_CS_fsm[42]_i_7_n_0 ;
  wire \ap_CS_fsm[42]_i_8_n_0 ;
  wire \ap_CS_fsm[42]_i_9_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[17]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_22_n_3 ;
  wire [31:0]\ap_CS_fsm_reg[17]_i_2_0 ;
  wire [30:0]\ap_CS_fsm_reg[17]_i_2_1 ;
  wire \ap_CS_fsm_reg[17]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[17]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[18]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[18]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[18]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[18]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[18]_i_21_n_3 ;
  wire [30:0]\ap_CS_fsm_reg[18]_i_2_0 ;
  wire \ap_CS_fsm_reg[18]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[18]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[18]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[18]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[25]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[25]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[25]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[25]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[25]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[25]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[25]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[25]_i_22_n_3 ;
  wire [30:0]\ap_CS_fsm_reg[25]_i_2_0 ;
  wire \ap_CS_fsm_reg[25]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[25]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[25]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[25]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[25]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[25]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[25]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[29]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[29]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[29]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[29]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[29]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[29]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[29]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[29]_i_21_n_3 ;
  wire [30:0]\ap_CS_fsm_reg[29]_i_2_0 ;
  wire \ap_CS_fsm_reg[29]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[29]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[29]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[29]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[29]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[29]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[29]_i_3_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[33]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_22_n_3 ;
  wire [30:0]\ap_CS_fsm_reg[33]_i_2_0 ;
  wire \ap_CS_fsm_reg[33]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_4_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[37]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[37]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[37]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[37]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[37]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[37]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[37]_i_22_n_3 ;
  wire [30:0]\ap_CS_fsm_reg[37]_i_2_0 ;
  wire \ap_CS_fsm_reg[37]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[37]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[37]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[37]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[37]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[37]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[37]_i_4_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[41]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[41]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[41]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[41]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[41]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[41]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[41]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[41]_i_22_n_3 ;
  wire [30:0]\ap_CS_fsm_reg[41]_i_2_0 ;
  wire \ap_CS_fsm_reg[41]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[41]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[41]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[41]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[42]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[42]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[42]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[42]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[42]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[42]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[42]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[42]_i_21_n_3 ;
  wire [30:0]\ap_CS_fsm_reg[42]_i_2_0 ;
  wire \ap_CS_fsm_reg[42]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[42]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[42]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[42]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[42]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[42]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[42]_i_3_n_3 ;
  wire [17:0]\ap_CS_fsm_reg[45] ;
  wire ap_NS_fsm140_out;
  wire ap_NS_fsm146_out;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]brmerge126_reg_3032;
  wire [0:0]brmerge136_reg_3102;
  wire [0:0]\brmerge136_reg_3102_reg[0] ;
  wire [0:0]brmerge145_reg_3248;
  wire [0:0]\brmerge145_reg_3248_reg[0] ;
  wire [0:0]brmerge155_reg_3328;
  wire [0:0]cmp26_not_reg_3027;
  wire [0:0]\cmp26_not_reg_3027_reg[0] ;
  wire [0:0]icmp_ln1002_4_reg_3220;
  wire [0:0]\in_channels_read_reg_2805_reg[31] ;
  wire [0:0]\in_channels_read_reg_2805_reg[31]_0 ;
  wire [0:0]\in_channels_read_reg_2805_reg[31]_1 ;
  wire [0:0]\in_channels_read_reg_2805_reg[31]_2 ;
  wire [0:0]\in_channels_read_reg_2805_reg[31]_3 ;
  wire [0:0]\in_channels_read_reg_2805_reg[31]_4 ;
  wire [0:0]\in_channels_read_reg_2805_reg[31]_5 ;
  wire [0:0]\in_channels_read_reg_2805_reg[31]_6 ;
  wire [15:0]input_stream_TDATA;
  wire input_stream_TREADY_int_regslice;
  wire input_stream_TVALID;
  wire input_stream_TVALID_int_regslice;
  wire [31:0]out;
  wire [7:0]ret_V_24_fu_1886_p3;
  wire [0:0]rev138_reg_3097;
  wire [0:0]\rev138_reg_3097_reg[0] ;
  wire [0:0]select_ln56_3_reg_2982;
  wire [0:0]select_ln56_4_reg_2988;
  wire [0:0]\select_ln56_4_reg_2988_reg[0] ;
  wire [8:8]sext_ln840_4_fu_1939_p1;
  wire \sum_V_7_reg_457[11]_i_2_n_0 ;
  wire \sum_V_7_reg_457[11]_i_3_n_0 ;
  wire \sum_V_7_reg_457[11]_i_4_n_0 ;
  wire \sum_V_7_reg_457[11]_i_5_n_0 ;
  wire \sum_V_7_reg_457[11]_i_6_n_0 ;
  wire \sum_V_7_reg_457[11]_i_7_n_0 ;
  wire \sum_V_7_reg_457[11]_i_8_n_0 ;
  wire \sum_V_7_reg_457[11]_i_9_n_0 ;
  wire \sum_V_7_reg_457[15]_i_2_n_0 ;
  wire \sum_V_7_reg_457[15]_i_3_n_0 ;
  wire \sum_V_7_reg_457[15]_i_4_n_0 ;
  wire \sum_V_7_reg_457[15]_i_5_n_0 ;
  wire \sum_V_7_reg_457[15]_i_6_n_0 ;
  wire \sum_V_7_reg_457[15]_i_7_n_0 ;
  wire \sum_V_7_reg_457[15]_i_8_n_0 ;
  wire \sum_V_7_reg_457[15]_i_9_n_0 ;
  wire \sum_V_7_reg_457[19]_i_2_n_0 ;
  wire \sum_V_7_reg_457[19]_i_3_n_0 ;
  wire \sum_V_7_reg_457[19]_i_4_n_0 ;
  wire \sum_V_7_reg_457[19]_i_5_n_0 ;
  wire \sum_V_7_reg_457[19]_i_6_n_0 ;
  wire \sum_V_7_reg_457[19]_i_7_n_0 ;
  wire \sum_V_7_reg_457[19]_i_8_n_0 ;
  wire \sum_V_7_reg_457[19]_i_9_n_0 ;
  wire \sum_V_7_reg_457[23]_i_2_n_0 ;
  wire \sum_V_7_reg_457[23]_i_3_n_0 ;
  wire \sum_V_7_reg_457[23]_i_4_n_0 ;
  wire \sum_V_7_reg_457[23]_i_5_n_0 ;
  wire \sum_V_7_reg_457[23]_i_6_n_0 ;
  wire \sum_V_7_reg_457[23]_i_7_n_0 ;
  wire \sum_V_7_reg_457[23]_i_8_n_0 ;
  wire \sum_V_7_reg_457[23]_i_9_n_0 ;
  wire \sum_V_7_reg_457[27]_i_2_n_0 ;
  wire \sum_V_7_reg_457[27]_i_3_n_0 ;
  wire \sum_V_7_reg_457[27]_i_4_n_0 ;
  wire \sum_V_7_reg_457[27]_i_5_n_0 ;
  wire \sum_V_7_reg_457[27]_i_6_n_0 ;
  wire \sum_V_7_reg_457[27]_i_7_n_0 ;
  wire \sum_V_7_reg_457[27]_i_8_n_0 ;
  wire \sum_V_7_reg_457[27]_i_9_n_0 ;
  wire \sum_V_7_reg_457[31]_i_3_n_0 ;
  wire \sum_V_7_reg_457[31]_i_4_n_0 ;
  wire \sum_V_7_reg_457[31]_i_5_n_0 ;
  wire \sum_V_7_reg_457[31]_i_6_n_0 ;
  wire \sum_V_7_reg_457[31]_i_7_n_0 ;
  wire \sum_V_7_reg_457[31]_i_8_n_0 ;
  wire \sum_V_7_reg_457[31]_i_9_n_0 ;
  wire \sum_V_7_reg_457[3]_i_10_n_0 ;
  wire \sum_V_7_reg_457[3]_i_11_n_0 ;
  wire \sum_V_7_reg_457[3]_i_2_n_0 ;
  wire \sum_V_7_reg_457[3]_i_3_n_0 ;
  wire \sum_V_7_reg_457[3]_i_4_n_0 ;
  wire \sum_V_7_reg_457[3]_i_5_n_0 ;
  wire \sum_V_7_reg_457[3]_i_6_n_0 ;
  wire \sum_V_7_reg_457[3]_i_7_n_0 ;
  wire \sum_V_7_reg_457[3]_i_8_n_0 ;
  wire \sum_V_7_reg_457[3]_i_9_n_0 ;
  wire \sum_V_7_reg_457[7]_i_10_n_0 ;
  wire \sum_V_7_reg_457[7]_i_11_n_0 ;
  wire \sum_V_7_reg_457[7]_i_13_n_0 ;
  wire \sum_V_7_reg_457[7]_i_15_n_0 ;
  wire \sum_V_7_reg_457[7]_i_17_n_0 ;
  wire \sum_V_7_reg_457[7]_i_19_n_0 ;
  wire \sum_V_7_reg_457[7]_i_20_n_0 ;
  wire \sum_V_7_reg_457[7]_i_21_n_0 ;
  wire \sum_V_7_reg_457[7]_i_22_n_0 ;
  wire \sum_V_7_reg_457[7]_i_23_n_0 ;
  wire \sum_V_7_reg_457[7]_i_24_n_0 ;
  wire \sum_V_7_reg_457[7]_i_25_n_0 ;
  wire \sum_V_7_reg_457[7]_i_26_n_0 ;
  wire \sum_V_7_reg_457[7]_i_2_n_0 ;
  wire \sum_V_7_reg_457[7]_i_3_n_0 ;
  wire \sum_V_7_reg_457[7]_i_4_n_0 ;
  wire \sum_V_7_reg_457[7]_i_5_n_0 ;
  wire \sum_V_7_reg_457[7]_i_6_n_0 ;
  wire \sum_V_7_reg_457[7]_i_7_n_0 ;
  wire \sum_V_7_reg_457[7]_i_8_n_0 ;
  wire \sum_V_7_reg_457[7]_i_9_n_0 ;
  wire \sum_V_7_reg_457_reg[11]_i_1_n_0 ;
  wire \sum_V_7_reg_457_reg[11]_i_1_n_1 ;
  wire \sum_V_7_reg_457_reg[11]_i_1_n_2 ;
  wire \sum_V_7_reg_457_reg[11]_i_1_n_3 ;
  wire \sum_V_7_reg_457_reg[15]_i_1_n_0 ;
  wire \sum_V_7_reg_457_reg[15]_i_1_n_1 ;
  wire \sum_V_7_reg_457_reg[15]_i_1_n_2 ;
  wire \sum_V_7_reg_457_reg[15]_i_1_n_3 ;
  wire \sum_V_7_reg_457_reg[19]_i_1_n_0 ;
  wire \sum_V_7_reg_457_reg[19]_i_1_n_1 ;
  wire \sum_V_7_reg_457_reg[19]_i_1_n_2 ;
  wire \sum_V_7_reg_457_reg[19]_i_1_n_3 ;
  wire \sum_V_7_reg_457_reg[23]_i_1_n_0 ;
  wire \sum_V_7_reg_457_reg[23]_i_1_n_1 ;
  wire \sum_V_7_reg_457_reg[23]_i_1_n_2 ;
  wire \sum_V_7_reg_457_reg[23]_i_1_n_3 ;
  wire \sum_V_7_reg_457_reg[27]_i_1_n_0 ;
  wire \sum_V_7_reg_457_reg[27]_i_1_n_1 ;
  wire \sum_V_7_reg_457_reg[27]_i_1_n_2 ;
  wire \sum_V_7_reg_457_reg[27]_i_1_n_3 ;
  wire [31:0]\sum_V_7_reg_457_reg[31] ;
  wire [31:0]\sum_V_7_reg_457_reg[31]_0 ;
  wire \sum_V_7_reg_457_reg[31]_i_2_n_1 ;
  wire \sum_V_7_reg_457_reg[31]_i_2_n_2 ;
  wire \sum_V_7_reg_457_reg[31]_i_2_n_3 ;
  wire \sum_V_7_reg_457_reg[3] ;
  wire \sum_V_7_reg_457_reg[3]_i_1_n_0 ;
  wire \sum_V_7_reg_457_reg[3]_i_1_n_1 ;
  wire \sum_V_7_reg_457_reg[3]_i_1_n_2 ;
  wire \sum_V_7_reg_457_reg[3]_i_1_n_3 ;
  wire \sum_V_7_reg_457_reg[7]_i_1_n_0 ;
  wire \sum_V_7_reg_457_reg[7]_i_1_n_1 ;
  wire \sum_V_7_reg_457_reg[7]_i_1_n_2 ;
  wire \sum_V_7_reg_457_reg[7]_i_1_n_3 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[18]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[25]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[25]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[25]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[29]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[29]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[29]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[37]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[37]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[37]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[37]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[42]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[42]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[42]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[42]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_sum_V_7_reg_457_reg[31]_i_2_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(input_stream_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(input_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(input_stream_TREADY_int_regslice),
        .I1(input_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(\B_V_data_1_state_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(input_stream_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(\B_V_data_1_state_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(input_stream_TREADY_int_regslice),
        .I2(input_stream_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(input_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(input_stream_TREADY_int_regslice),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(input_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state[1]_i_3_n_0 ),
        .I1(\B_V_data_1_state[1]_i_4_n_0 ),
        .I2(\B_V_data_1_state[1]_i_5_n_0 ),
        .I3(\B_V_data_1_state[1]_i_6_n_0 ),
        .I4(\B_V_data_1_state[1]_i_7_n_0 ),
        .I5(\B_V_data_1_state[1]_i_8_n_0 ),
        .O(input_stream_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F002200)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(brmerge145_reg_3248),
        .I2(select_ln56_4_reg_2988),
        .I3(input_stream_TVALID_int_regslice),
        .I4(\ap_CS_fsm_reg[41] ),
        .I5(\B_V_data_1_state[1]_i_9_n_0 ),
        .O(\B_V_data_1_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(rev138_reg_3097),
        .I1(input_stream_TVALID_int_regslice),
        .I2(Q[12]),
        .I3(\in_channels_read_reg_2805_reg[31]_4 ),
        .O(\B_V_data_1_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(cmp26_not_reg_3027),
        .I1(input_stream_TVALID_int_regslice),
        .I2(Q[7]),
        .I3(\in_channels_read_reg_2805_reg[31]_2 ),
        .O(\B_V_data_1_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(brmerge136_reg_3102),
        .I1(input_stream_TVALID_int_regslice),
        .I2(Q[5]),
        .I3(\in_channels_read_reg_2805_reg[31]_1 ),
        .O(\B_V_data_1_state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[1]_i_7 
       (.I0(select_ln56_3_reg_2982),
        .I1(input_stream_TVALID_int_regslice),
        .I2(Q[3]),
        .I3(\in_channels_read_reg_2805_reg[31]_0 ),
        .O(\B_V_data_1_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[1]_i_8 
       (.I0(brmerge126_reg_3032),
        .I1(input_stream_TVALID_int_regslice),
        .I2(Q[1]),
        .I3(\in_channels_read_reg_2805_reg[31] ),
        .O(\B_V_data_1_state[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFF080000)) 
    \B_V_data_1_state[1]_i_9 
       (.I0(CO),
        .I1(Q[18]),
        .I2(brmerge155_reg_3328),
        .I3(Q[11]),
        .I4(input_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_9_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(input_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(\B_V_data_1_state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \add_ln76_1_reg_3077[30]_i_1 
       (.I0(Q[3]),
        .I1(input_stream_TVALID_int_regslice),
        .I2(select_ln56_3_reg_2982),
        .I3(ap_NS_fsm146_out),
        .O(\ap_CS_fsm_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \add_ln76_2_reg_3129[30]_i_1 
       (.I0(brmerge136_reg_3102),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\in_channels_read_reg_2805_reg[31]_1 ),
        .I3(Q[5]),
        .O(\brmerge136_reg_3102_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \add_ln76_3_reg_3167[30]_i_1 
       (.I0(cmp26_not_reg_3027),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .O(\cmp26_not_reg_3027_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \add_ln76_5_reg_3233[30]_i_1 
       (.I0(rev138_reg_3097),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\in_channels_read_reg_2805_reg[31]_4 ),
        .I3(Q[12]),
        .O(\rev138_reg_3097_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \add_ln76_6_reg_3275[30]_i_1 
       (.I0(brmerge145_reg_3248),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\in_channels_read_reg_2805_reg[31]_5 ),
        .I3(Q[14]),
        .O(\brmerge145_reg_3248_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \add_ln76_7_reg_3313[30]_i_1 
       (.I0(select_ln56_4_reg_2988),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\in_channels_read_reg_2805_reg[31]_6 ),
        .I3(Q[16]),
        .O(\select_ln56_4_reg_2988_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \add_ln76_reg_3039[30]_i_1 
       (.I0(input_stream_TVALID_int_regslice),
        .I1(brmerge126_reg_3032),
        .I2(\in_channels_read_reg_2805_reg[31] ),
        .I3(Q[1]),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAAEEEEEEEE)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(input_stream_TVALID_int_regslice),
        .I3(brmerge126_reg_3032),
        .I4(\in_channels_read_reg_2805_reg[31] ),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[45] [0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(\in_channels_read_reg_2805_reg[31] ),
        .I2(brmerge126_reg_3032),
        .I3(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[45] [1]));
  LUT6 #(
    .INIT(64'h5555555500CCF0CC)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[4]),
        .I2(\in_channels_read_reg_2805_reg[31]_0 ),
        .I3(Q[3]),
        .I4(\ap_CS_fsm[17]_i_3_n_0 ),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[45] [2]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_10 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [29]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[17]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_11 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [27]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[17]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_12 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [25]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [23]),
        .O(\ap_CS_fsm[17]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [21]),
        .O(\ap_CS_fsm[17]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [19]),
        .O(\ap_CS_fsm[17]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_17 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [17]),
        .O(\ap_CS_fsm[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_18 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [23]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_19 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [21]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[17]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_20 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [19]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_21 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [17]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[17]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [15]),
        .O(\ap_CS_fsm[17]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [13]),
        .O(\ap_CS_fsm[17]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [11]),
        .O(\ap_CS_fsm[17]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_26 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [9]),
        .O(\ap_CS_fsm[17]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_27 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [15]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[17]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_28 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [13]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[17]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_29 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [11]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[17]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_3 
       (.I0(input_stream_TVALID_int_regslice),
        .I1(select_ln56_3_reg_2982),
        .O(\ap_CS_fsm[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_30 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [9]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[17]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [7]),
        .O(\ap_CS_fsm[17]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [5]),
        .O(\ap_CS_fsm[17]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [3]),
        .O(\ap_CS_fsm[17]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_34 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [1]),
        .O(\ap_CS_fsm[17]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_35 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [7]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[17]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_36 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [5]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[17]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_37 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [3]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[17]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_38 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [1]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[17]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[17]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_1 [30]),
        .O(\ap_CS_fsm[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [29]),
        .O(\ap_CS_fsm[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [27]),
        .O(\ap_CS_fsm[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[17]_i_8 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[17]_i_2_1 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[17]_i_2_1 [25]),
        .O(\ap_CS_fsm[17]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[17]_i_9 
       (.I0(\ap_CS_fsm_reg[17]_i_2_1 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[3]),
        .I1(\in_channels_read_reg_2805_reg[31]_0 ),
        .I2(select_ln56_3_reg_2982),
        .I3(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[45] [3]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_10 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[18]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_11 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_13 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [23]),
        .O(\ap_CS_fsm[18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [21]),
        .O(\ap_CS_fsm[18]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [19]),
        .O(\ap_CS_fsm[18]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [17]),
        .O(\ap_CS_fsm[18]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_17 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[18]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_18 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[18]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_19 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[18]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_20 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[18]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_22 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [15]),
        .O(\ap_CS_fsm[18]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [13]),
        .O(\ap_CS_fsm[18]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [11]),
        .O(\ap_CS_fsm[18]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [9]),
        .O(\ap_CS_fsm[18]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_26 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[18]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_27 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[18]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_28 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[18]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_29 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[18]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_30 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [7]),
        .O(\ap_CS_fsm[18]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [5]),
        .O(\ap_CS_fsm[18]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [3]),
        .O(\ap_CS_fsm[18]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [1]),
        .O(\ap_CS_fsm[18]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_34 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[18]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_35 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[18]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_36 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[18]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_37 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[18]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[18]_i_4 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[18]_i_2_0 [30]),
        .O(\ap_CS_fsm[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [29]),
        .O(\ap_CS_fsm[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [27]),
        .O(\ap_CS_fsm[18]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[18]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[18]_i_2_0 [25]),
        .O(\ap_CS_fsm[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[18]_i_8 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[18]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[18]_i_9 
       (.I0(\ap_CS_fsm_reg[18]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[18]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEEFAEE)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_NS_fsm146_out),
        .I1(Q[6]),
        .I2(\in_channels_read_reg_2805_reg[31]_1 ),
        .I3(Q[5]),
        .I4(\ap_CS_fsm[21]_i_2_n_0 ),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[45] [4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(brmerge136_reg_3102),
        .I1(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[5]),
        .I1(\in_channels_read_reg_2805_reg[31]_1 ),
        .I2(input_stream_TVALID_int_regslice),
        .I3(brmerge136_reg_3102),
        .O(\ap_CS_fsm_reg[45] [5]));
  LUT6 #(
    .INIT(64'h5555555500CCF0CC)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31]_1 ),
        .I1(Q[8]),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\ap_CS_fsm[25]_i_3_n_0 ),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[45] [6]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_10 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[25]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_11 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[25]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_12 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[25]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [23]),
        .O(\ap_CS_fsm[25]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [21]),
        .O(\ap_CS_fsm[25]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [19]),
        .O(\ap_CS_fsm[25]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_17 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [17]),
        .O(\ap_CS_fsm[25]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_18 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[25]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_19 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[25]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_20 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[25]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_21 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[25]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [15]),
        .O(\ap_CS_fsm[25]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [13]),
        .O(\ap_CS_fsm[25]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [11]),
        .O(\ap_CS_fsm[25]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_26 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [9]),
        .O(\ap_CS_fsm[25]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_27 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[25]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_28 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[25]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_29 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[25]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[25]_i_3 
       (.I0(cmp26_not_reg_3027),
        .I1(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_30 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[25]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [7]),
        .O(\ap_CS_fsm[25]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [5]),
        .O(\ap_CS_fsm[25]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [3]),
        .O(\ap_CS_fsm[25]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_34 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [1]),
        .O(\ap_CS_fsm[25]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_35 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[25]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_36 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[25]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_37 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[25]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[25]_i_38 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[25]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[25]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[25]_i_2_0 [30]),
        .O(\ap_CS_fsm[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [29]),
        .O(\ap_CS_fsm[25]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [27]),
        .O(\ap_CS_fsm[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[25]_i_8 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[25]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[25]_i_2_0 [25]),
        .O(\ap_CS_fsm[25]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[25]_i_9 
       (.I0(\ap_CS_fsm_reg[25]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[25]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[7]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(input_stream_TVALID_int_regslice),
        .I3(cmp26_not_reg_3027),
        .O(\ap_CS_fsm_reg[45] [7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(input_stream_TVALID_int_regslice),
        .I1(Q[11]),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .O(\ap_CS_fsm_reg[45] [8]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_10 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[29]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_11 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[29]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_13 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [23]),
        .O(\ap_CS_fsm[29]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [21]),
        .O(\ap_CS_fsm[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [19]),
        .O(\ap_CS_fsm[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [17]),
        .O(\ap_CS_fsm[29]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_17 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[29]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_18 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[29]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_19 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[29]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_20 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[29]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_22 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [15]),
        .O(\ap_CS_fsm[29]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [13]),
        .O(\ap_CS_fsm[29]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [11]),
        .O(\ap_CS_fsm[29]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [9]),
        .O(\ap_CS_fsm[29]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_26 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[29]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_27 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[29]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_28 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[29]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_29 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[29]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_30 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [7]),
        .O(\ap_CS_fsm[29]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [5]),
        .O(\ap_CS_fsm[29]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [3]),
        .O(\ap_CS_fsm[29]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [1]),
        .O(\ap_CS_fsm[29]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_34 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[29]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_35 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[29]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_36 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[29]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_37 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[29]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[29]_i_4 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[29]_i_2_0 [30]),
        .O(\ap_CS_fsm[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [29]),
        .O(\ap_CS_fsm[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [27]),
        .O(\ap_CS_fsm[29]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[29]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[29]_i_2_0 [25]),
        .O(\ap_CS_fsm[29]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[29]_i_8 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[29]_i_9 
       (.I0(\ap_CS_fsm_reg[29]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[29]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(input_stream_TVALID_int_regslice),
        .I1(Q[11]),
        .I2(Q[10]),
        .O(\ap_CS_fsm_reg[45] [9]));
  LUT6 #(
    .INIT(64'h5555555500CCF0CC)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31]_3 ),
        .I1(Q[13]),
        .I2(\in_channels_read_reg_2805_reg[31]_4 ),
        .I3(Q[12]),
        .I4(\ap_CS_fsm[33]_i_3_n_0 ),
        .I5(Q[9]),
        .O(\ap_CS_fsm_reg[45] [10]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_10 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[33]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_11 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[33]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_12 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[33]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [23]),
        .O(\ap_CS_fsm[33]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [21]),
        .O(\ap_CS_fsm[33]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [19]),
        .O(\ap_CS_fsm[33]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_17 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [17]),
        .O(\ap_CS_fsm[33]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_18 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[33]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_19 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[33]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_20 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[33]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_21 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[33]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [15]),
        .O(\ap_CS_fsm[33]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [13]),
        .O(\ap_CS_fsm[33]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [11]),
        .O(\ap_CS_fsm[33]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_26 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [9]),
        .O(\ap_CS_fsm[33]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_27 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[33]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_28 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[33]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_29 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[33]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[33]_i_3 
       (.I0(rev138_reg_3097),
        .I1(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm[33]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_30 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[33]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [7]),
        .O(\ap_CS_fsm[33]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [5]),
        .O(\ap_CS_fsm[33]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [3]),
        .O(\ap_CS_fsm[33]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_34 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [1]),
        .O(\ap_CS_fsm[33]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_35 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[33]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_36 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[33]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_37 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[33]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[33]_i_38 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[33]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[33]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[33]_i_2_0 [30]),
        .O(\ap_CS_fsm[33]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [29]),
        .O(\ap_CS_fsm[33]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [27]),
        .O(\ap_CS_fsm[33]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[33]_i_8 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[33]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[33]_i_2_0 [25]),
        .O(\ap_CS_fsm[33]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[33]_i_9 
       (.I0(\ap_CS_fsm_reg[33]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[33]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q[12]),
        .I1(\in_channels_read_reg_2805_reg[31]_4 ),
        .I2(input_stream_TVALID_int_regslice),
        .I3(rev138_reg_3097),
        .O(\ap_CS_fsm_reg[45] [11]));
  LUT6 #(
    .INIT(64'h5555555500CCF0CC)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31]_4 ),
        .I1(Q[15]),
        .I2(\in_channels_read_reg_2805_reg[31]_5 ),
        .I3(Q[14]),
        .I4(\ap_CS_fsm[37]_i_3_n_0 ),
        .I5(Q[12]),
        .O(\ap_CS_fsm_reg[45] [12]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_10 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[37]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_11 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[37]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_12 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[37]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [23]),
        .O(\ap_CS_fsm[37]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [21]),
        .O(\ap_CS_fsm[37]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [19]),
        .O(\ap_CS_fsm[37]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_17 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [17]),
        .O(\ap_CS_fsm[37]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_18 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[37]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_19 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[37]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_20 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[37]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_21 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[37]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [15]),
        .O(\ap_CS_fsm[37]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [13]),
        .O(\ap_CS_fsm[37]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [11]),
        .O(\ap_CS_fsm[37]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_26 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [9]),
        .O(\ap_CS_fsm[37]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_27 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[37]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_28 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[37]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_29 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[37]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[37]_i_3 
       (.I0(brmerge145_reg_3248),
        .I1(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm[37]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_30 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[37]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [7]),
        .O(\ap_CS_fsm[37]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [5]),
        .O(\ap_CS_fsm[37]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [3]),
        .O(\ap_CS_fsm[37]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_34 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [1]),
        .O(\ap_CS_fsm[37]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_35 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[37]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_36 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[37]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_37 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[37]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[37]_i_38 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[37]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[37]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[37]_i_2_0 [30]),
        .O(\ap_CS_fsm[37]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [29]),
        .O(\ap_CS_fsm[37]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [27]),
        .O(\ap_CS_fsm[37]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[37]_i_8 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[37]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[37]_i_2_0 [25]),
        .O(\ap_CS_fsm[37]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[37]_i_9 
       (.I0(\ap_CS_fsm_reg[37]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[37]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(Q[14]),
        .I1(\in_channels_read_reg_2805_reg[31]_5 ),
        .I2(input_stream_TVALID_int_regslice),
        .I3(brmerge145_reg_3248),
        .O(\ap_CS_fsm_reg[45] [13]));
  LUT6 #(
    .INIT(64'h5555555500CCF0CC)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31]_5 ),
        .I1(Q[17]),
        .I2(\in_channels_read_reg_2805_reg[31]_6 ),
        .I3(Q[16]),
        .I4(\ap_CS_fsm[41]_i_3_n_0 ),
        .I5(Q[14]),
        .O(\ap_CS_fsm_reg[45] [14]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_10 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[41]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_11 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[41]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_12 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[41]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [23]),
        .O(\ap_CS_fsm[41]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [21]),
        .O(\ap_CS_fsm[41]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [19]),
        .O(\ap_CS_fsm[41]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_17 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [17]),
        .O(\ap_CS_fsm[41]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_18 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[41]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_19 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[41]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_20 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[41]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_21 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[41]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [15]),
        .O(\ap_CS_fsm[41]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [13]),
        .O(\ap_CS_fsm[41]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [11]),
        .O(\ap_CS_fsm[41]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_26 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [9]),
        .O(\ap_CS_fsm[41]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_27 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[41]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_28 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[41]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_29 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[41]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[41]_i_3 
       (.I0(select_ln56_4_reg_2988),
        .I1(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm[41]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_30 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[41]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [7]),
        .O(\ap_CS_fsm[41]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [5]),
        .O(\ap_CS_fsm[41]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [3]),
        .O(\ap_CS_fsm[41]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_34 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [1]),
        .O(\ap_CS_fsm[41]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_35 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[41]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_36 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[41]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_37 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[41]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[41]_i_38 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[41]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[41]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[41]_i_2_0 [30]),
        .O(\ap_CS_fsm[41]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [29]),
        .O(\ap_CS_fsm[41]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [27]),
        .O(\ap_CS_fsm[41]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[41]_i_8 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[41]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[41]_i_2_0 [25]),
        .O(\ap_CS_fsm[41]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[41]_i_9 
       (.I0(\ap_CS_fsm_reg[41]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[41]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(Q[16]),
        .I1(\in_channels_read_reg_2805_reg[31]_6 ),
        .I2(input_stream_TVALID_int_regslice),
        .I3(select_ln56_4_reg_2988),
        .O(\ap_CS_fsm_reg[45] [15]));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_10 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .O(\ap_CS_fsm[42]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_11 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .O(\ap_CS_fsm[42]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_13 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [23]),
        .O(\ap_CS_fsm[42]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_14 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [21]),
        .O(\ap_CS_fsm[42]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_15 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [19]),
        .O(\ap_CS_fsm[42]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_16 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [17]),
        .O(\ap_CS_fsm[42]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_17 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [23]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [22]),
        .O(\ap_CS_fsm[42]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_18 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [21]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [20]),
        .O(\ap_CS_fsm[42]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_19 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [18]),
        .O(\ap_CS_fsm[42]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_20 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [17]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [16]),
        .O(\ap_CS_fsm[42]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_22 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [15]),
        .O(\ap_CS_fsm[42]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_23 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [13]),
        .O(\ap_CS_fsm[42]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_24 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [11]),
        .O(\ap_CS_fsm[42]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_25 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [9]),
        .O(\ap_CS_fsm[42]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_26 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [15]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [14]),
        .O(\ap_CS_fsm[42]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_27 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [12]),
        .O(\ap_CS_fsm[42]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_28 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [10]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [10]),
        .O(\ap_CS_fsm[42]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_29 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [9]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [8]),
        .O(\ap_CS_fsm[42]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_30 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [7]),
        .O(\ap_CS_fsm[42]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_31 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [5]),
        .O(\ap_CS_fsm[42]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_32 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [3]),
        .O(\ap_CS_fsm[42]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_33 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [1]),
        .O(\ap_CS_fsm[42]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_34 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [6]),
        .O(\ap_CS_fsm[42]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_35 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [4]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [5]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [4]),
        .O(\ap_CS_fsm[42]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_36 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [3]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [2]),
        .O(\ap_CS_fsm[42]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_37 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [0]),
        .O(\ap_CS_fsm[42]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[42]_i_4 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[42]_i_2_0 [30]),
        .O(\ap_CS_fsm[42]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [29]),
        .O(\ap_CS_fsm[42]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_6 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [26]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [27]),
        .O(\ap_CS_fsm[42]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \ap_CS_fsm[42]_i_7 
       (.I0(\ap_CS_fsm_reg[17]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [24]),
        .I3(\ap_CS_fsm_reg[42]_i_2_0 [25]),
        .O(\ap_CS_fsm[42]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[42]_i_8 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[17]_i_2_0 [30]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [31]),
        .O(\ap_CS_fsm[42]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[42]_i_9 
       (.I0(\ap_CS_fsm_reg[42]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[42]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[17]_i_2_0 [29]),
        .I3(\ap_CS_fsm_reg[17]_i_2_0 [28]),
        .O(\ap_CS_fsm[42]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0008222A)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(Q[18]),
        .I1(CO),
        .I2(input_stream_TVALID_int_regslice),
        .I3(brmerge155_reg_3328),
        .I4(ack_in),
        .I5(E),
        .O(\ap_CS_fsm_reg[45] [16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(Q[18]),
        .I1(CO),
        .I2(input_stream_TVALID_int_regslice),
        .I3(brmerge155_reg_3328),
        .O(\ap_CS_fsm_reg[45] [17]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[17]_i_13 
       (.CI(\ap_CS_fsm_reg[17]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[17]_i_13_n_0 ,\ap_CS_fsm_reg[17]_i_13_n_1 ,\ap_CS_fsm_reg[17]_i_13_n_2 ,\ap_CS_fsm_reg[17]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[17]_i_23_n_0 ,\ap_CS_fsm[17]_i_24_n_0 ,\ap_CS_fsm[17]_i_25_n_0 ,\ap_CS_fsm[17]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[17]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_27_n_0 ,\ap_CS_fsm[17]_i_28_n_0 ,\ap_CS_fsm[17]_i_29_n_0 ,\ap_CS_fsm[17]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[17]_i_2 
       (.CI(\ap_CS_fsm_reg[17]_i_4_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31] ,\ap_CS_fsm_reg[17]_i_2_n_1 ,\ap_CS_fsm_reg[17]_i_2_n_2 ,\ap_CS_fsm_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[17]_i_5_n_0 ,\ap_CS_fsm[17]_i_6_n_0 ,\ap_CS_fsm[17]_i_7_n_0 ,\ap_CS_fsm[17]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_9_n_0 ,\ap_CS_fsm[17]_i_10_n_0 ,\ap_CS_fsm[17]_i_11_n_0 ,\ap_CS_fsm[17]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[17]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[17]_i_22_n_0 ,\ap_CS_fsm_reg[17]_i_22_n_1 ,\ap_CS_fsm_reg[17]_i_22_n_2 ,\ap_CS_fsm_reg[17]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[17]_i_31_n_0 ,\ap_CS_fsm[17]_i_32_n_0 ,\ap_CS_fsm[17]_i_33_n_0 ,\ap_CS_fsm[17]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[17]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_35_n_0 ,\ap_CS_fsm[17]_i_36_n_0 ,\ap_CS_fsm[17]_i_37_n_0 ,\ap_CS_fsm[17]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[17]_i_4 
       (.CI(\ap_CS_fsm_reg[17]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[17]_i_4_n_0 ,\ap_CS_fsm_reg[17]_i_4_n_1 ,\ap_CS_fsm_reg[17]_i_4_n_2 ,\ap_CS_fsm_reg[17]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[17]_i_14_n_0 ,\ap_CS_fsm[17]_i_15_n_0 ,\ap_CS_fsm[17]_i_16_n_0 ,\ap_CS_fsm[17]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_18_n_0 ,\ap_CS_fsm[17]_i_19_n_0 ,\ap_CS_fsm[17]_i_20_n_0 ,\ap_CS_fsm[17]_i_21_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_12 
       (.CI(\ap_CS_fsm_reg[18]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[18]_i_12_n_0 ,\ap_CS_fsm_reg[18]_i_12_n_1 ,\ap_CS_fsm_reg[18]_i_12_n_2 ,\ap_CS_fsm_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_22_n_0 ,\ap_CS_fsm[18]_i_23_n_0 ,\ap_CS_fsm[18]_i_24_n_0 ,\ap_CS_fsm[18]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_26_n_0 ,\ap_CS_fsm[18]_i_27_n_0 ,\ap_CS_fsm[18]_i_28_n_0 ,\ap_CS_fsm[18]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_2 
       (.CI(\ap_CS_fsm_reg[18]_i_3_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31]_0 ,\ap_CS_fsm_reg[18]_i_2_n_1 ,\ap_CS_fsm_reg[18]_i_2_n_2 ,\ap_CS_fsm_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_4_n_0 ,\ap_CS_fsm[18]_i_5_n_0 ,\ap_CS_fsm[18]_i_6_n_0 ,\ap_CS_fsm[18]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_8_n_0 ,\ap_CS_fsm[18]_i_9_n_0 ,\ap_CS_fsm[18]_i_10_n_0 ,\ap_CS_fsm[18]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[18]_i_21_n_0 ,\ap_CS_fsm_reg[18]_i_21_n_1 ,\ap_CS_fsm_reg[18]_i_21_n_2 ,\ap_CS_fsm_reg[18]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_30_n_0 ,\ap_CS_fsm[18]_i_31_n_0 ,\ap_CS_fsm[18]_i_32_n_0 ,\ap_CS_fsm[18]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_34_n_0 ,\ap_CS_fsm[18]_i_35_n_0 ,\ap_CS_fsm[18]_i_36_n_0 ,\ap_CS_fsm[18]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[18]_i_3 
       (.CI(\ap_CS_fsm_reg[18]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[18]_i_3_n_0 ,\ap_CS_fsm_reg[18]_i_3_n_1 ,\ap_CS_fsm_reg[18]_i_3_n_2 ,\ap_CS_fsm_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[18]_i_13_n_0 ,\ap_CS_fsm[18]_i_14_n_0 ,\ap_CS_fsm[18]_i_15_n_0 ,\ap_CS_fsm[18]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[18]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[18]_i_17_n_0 ,\ap_CS_fsm[18]_i_18_n_0 ,\ap_CS_fsm[18]_i_19_n_0 ,\ap_CS_fsm[18]_i_20_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[25]_i_13 
       (.CI(\ap_CS_fsm_reg[25]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[25]_i_13_n_0 ,\ap_CS_fsm_reg[25]_i_13_n_1 ,\ap_CS_fsm_reg[25]_i_13_n_2 ,\ap_CS_fsm_reg[25]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[25]_i_23_n_0 ,\ap_CS_fsm[25]_i_24_n_0 ,\ap_CS_fsm[25]_i_25_n_0 ,\ap_CS_fsm[25]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[25]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[25]_i_27_n_0 ,\ap_CS_fsm[25]_i_28_n_0 ,\ap_CS_fsm[25]_i_29_n_0 ,\ap_CS_fsm[25]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[25]_i_2 
       (.CI(\ap_CS_fsm_reg[25]_i_4_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31]_1 ,\ap_CS_fsm_reg[25]_i_2_n_1 ,\ap_CS_fsm_reg[25]_i_2_n_2 ,\ap_CS_fsm_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[25]_i_5_n_0 ,\ap_CS_fsm[25]_i_6_n_0 ,\ap_CS_fsm[25]_i_7_n_0 ,\ap_CS_fsm[25]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[25]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[25]_i_9_n_0 ,\ap_CS_fsm[25]_i_10_n_0 ,\ap_CS_fsm[25]_i_11_n_0 ,\ap_CS_fsm[25]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[25]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[25]_i_22_n_0 ,\ap_CS_fsm_reg[25]_i_22_n_1 ,\ap_CS_fsm_reg[25]_i_22_n_2 ,\ap_CS_fsm_reg[25]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[25]_i_31_n_0 ,\ap_CS_fsm[25]_i_32_n_0 ,\ap_CS_fsm[25]_i_33_n_0 ,\ap_CS_fsm[25]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[25]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[25]_i_35_n_0 ,\ap_CS_fsm[25]_i_36_n_0 ,\ap_CS_fsm[25]_i_37_n_0 ,\ap_CS_fsm[25]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[25]_i_4 
       (.CI(\ap_CS_fsm_reg[25]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[25]_i_4_n_0 ,\ap_CS_fsm_reg[25]_i_4_n_1 ,\ap_CS_fsm_reg[25]_i_4_n_2 ,\ap_CS_fsm_reg[25]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[25]_i_14_n_0 ,\ap_CS_fsm[25]_i_15_n_0 ,\ap_CS_fsm[25]_i_16_n_0 ,\ap_CS_fsm[25]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[25]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[25]_i_18_n_0 ,\ap_CS_fsm[25]_i_19_n_0 ,\ap_CS_fsm[25]_i_20_n_0 ,\ap_CS_fsm[25]_i_21_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[29]_i_12 
       (.CI(\ap_CS_fsm_reg[29]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[29]_i_12_n_0 ,\ap_CS_fsm_reg[29]_i_12_n_1 ,\ap_CS_fsm_reg[29]_i_12_n_2 ,\ap_CS_fsm_reg[29]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[29]_i_22_n_0 ,\ap_CS_fsm[29]_i_23_n_0 ,\ap_CS_fsm[29]_i_24_n_0 ,\ap_CS_fsm[29]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[29]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[29]_i_26_n_0 ,\ap_CS_fsm[29]_i_27_n_0 ,\ap_CS_fsm[29]_i_28_n_0 ,\ap_CS_fsm[29]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[29]_i_2 
       (.CI(\ap_CS_fsm_reg[29]_i_3_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31]_2 ,\ap_CS_fsm_reg[29]_i_2_n_1 ,\ap_CS_fsm_reg[29]_i_2_n_2 ,\ap_CS_fsm_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[29]_i_4_n_0 ,\ap_CS_fsm[29]_i_5_n_0 ,\ap_CS_fsm[29]_i_6_n_0 ,\ap_CS_fsm[29]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[29]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[29]_i_8_n_0 ,\ap_CS_fsm[29]_i_9_n_0 ,\ap_CS_fsm[29]_i_10_n_0 ,\ap_CS_fsm[29]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[29]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[29]_i_21_n_0 ,\ap_CS_fsm_reg[29]_i_21_n_1 ,\ap_CS_fsm_reg[29]_i_21_n_2 ,\ap_CS_fsm_reg[29]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[29]_i_30_n_0 ,\ap_CS_fsm[29]_i_31_n_0 ,\ap_CS_fsm[29]_i_32_n_0 ,\ap_CS_fsm[29]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[29]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[29]_i_34_n_0 ,\ap_CS_fsm[29]_i_35_n_0 ,\ap_CS_fsm[29]_i_36_n_0 ,\ap_CS_fsm[29]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[29]_i_3 
       (.CI(\ap_CS_fsm_reg[29]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[29]_i_3_n_0 ,\ap_CS_fsm_reg[29]_i_3_n_1 ,\ap_CS_fsm_reg[29]_i_3_n_2 ,\ap_CS_fsm_reg[29]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[29]_i_13_n_0 ,\ap_CS_fsm[29]_i_14_n_0 ,\ap_CS_fsm[29]_i_15_n_0 ,\ap_CS_fsm[29]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[29]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[29]_i_17_n_0 ,\ap_CS_fsm[29]_i_18_n_0 ,\ap_CS_fsm[29]_i_19_n_0 ,\ap_CS_fsm[29]_i_20_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[33]_i_13 
       (.CI(\ap_CS_fsm_reg[33]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[33]_i_13_n_0 ,\ap_CS_fsm_reg[33]_i_13_n_1 ,\ap_CS_fsm_reg[33]_i_13_n_2 ,\ap_CS_fsm_reg[33]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[33]_i_23_n_0 ,\ap_CS_fsm[33]_i_24_n_0 ,\ap_CS_fsm[33]_i_25_n_0 ,\ap_CS_fsm[33]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[33]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_27_n_0 ,\ap_CS_fsm[33]_i_28_n_0 ,\ap_CS_fsm[33]_i_29_n_0 ,\ap_CS_fsm[33]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[33]_i_2 
       (.CI(\ap_CS_fsm_reg[33]_i_4_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31]_3 ,\ap_CS_fsm_reg[33]_i_2_n_1 ,\ap_CS_fsm_reg[33]_i_2_n_2 ,\ap_CS_fsm_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[33]_i_5_n_0 ,\ap_CS_fsm[33]_i_6_n_0 ,\ap_CS_fsm[33]_i_7_n_0 ,\ap_CS_fsm[33]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[33]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_9_n_0 ,\ap_CS_fsm[33]_i_10_n_0 ,\ap_CS_fsm[33]_i_11_n_0 ,\ap_CS_fsm[33]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[33]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[33]_i_22_n_0 ,\ap_CS_fsm_reg[33]_i_22_n_1 ,\ap_CS_fsm_reg[33]_i_22_n_2 ,\ap_CS_fsm_reg[33]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[33]_i_31_n_0 ,\ap_CS_fsm[33]_i_32_n_0 ,\ap_CS_fsm[33]_i_33_n_0 ,\ap_CS_fsm[33]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[33]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_35_n_0 ,\ap_CS_fsm[33]_i_36_n_0 ,\ap_CS_fsm[33]_i_37_n_0 ,\ap_CS_fsm[33]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[33]_i_4 
       (.CI(\ap_CS_fsm_reg[33]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[33]_i_4_n_0 ,\ap_CS_fsm_reg[33]_i_4_n_1 ,\ap_CS_fsm_reg[33]_i_4_n_2 ,\ap_CS_fsm_reg[33]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[33]_i_14_n_0 ,\ap_CS_fsm[33]_i_15_n_0 ,\ap_CS_fsm[33]_i_16_n_0 ,\ap_CS_fsm[33]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[33]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_18_n_0 ,\ap_CS_fsm[33]_i_19_n_0 ,\ap_CS_fsm[33]_i_20_n_0 ,\ap_CS_fsm[33]_i_21_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[37]_i_13 
       (.CI(\ap_CS_fsm_reg[37]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[37]_i_13_n_0 ,\ap_CS_fsm_reg[37]_i_13_n_1 ,\ap_CS_fsm_reg[37]_i_13_n_2 ,\ap_CS_fsm_reg[37]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[37]_i_23_n_0 ,\ap_CS_fsm[37]_i_24_n_0 ,\ap_CS_fsm[37]_i_25_n_0 ,\ap_CS_fsm[37]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[37]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[37]_i_27_n_0 ,\ap_CS_fsm[37]_i_28_n_0 ,\ap_CS_fsm[37]_i_29_n_0 ,\ap_CS_fsm[37]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[37]_i_2 
       (.CI(\ap_CS_fsm_reg[37]_i_4_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31]_4 ,\ap_CS_fsm_reg[37]_i_2_n_1 ,\ap_CS_fsm_reg[37]_i_2_n_2 ,\ap_CS_fsm_reg[37]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[37]_i_5_n_0 ,\ap_CS_fsm[37]_i_6_n_0 ,\ap_CS_fsm[37]_i_7_n_0 ,\ap_CS_fsm[37]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[37]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[37]_i_9_n_0 ,\ap_CS_fsm[37]_i_10_n_0 ,\ap_CS_fsm[37]_i_11_n_0 ,\ap_CS_fsm[37]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[37]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[37]_i_22_n_0 ,\ap_CS_fsm_reg[37]_i_22_n_1 ,\ap_CS_fsm_reg[37]_i_22_n_2 ,\ap_CS_fsm_reg[37]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[37]_i_31_n_0 ,\ap_CS_fsm[37]_i_32_n_0 ,\ap_CS_fsm[37]_i_33_n_0 ,\ap_CS_fsm[37]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[37]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[37]_i_35_n_0 ,\ap_CS_fsm[37]_i_36_n_0 ,\ap_CS_fsm[37]_i_37_n_0 ,\ap_CS_fsm[37]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[37]_i_4 
       (.CI(\ap_CS_fsm_reg[37]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[37]_i_4_n_0 ,\ap_CS_fsm_reg[37]_i_4_n_1 ,\ap_CS_fsm_reg[37]_i_4_n_2 ,\ap_CS_fsm_reg[37]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[37]_i_14_n_0 ,\ap_CS_fsm[37]_i_15_n_0 ,\ap_CS_fsm[37]_i_16_n_0 ,\ap_CS_fsm[37]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[37]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[37]_i_18_n_0 ,\ap_CS_fsm[37]_i_19_n_0 ,\ap_CS_fsm[37]_i_20_n_0 ,\ap_CS_fsm[37]_i_21_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[41]_i_13 
       (.CI(\ap_CS_fsm_reg[41]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[41]_i_13_n_0 ,\ap_CS_fsm_reg[41]_i_13_n_1 ,\ap_CS_fsm_reg[41]_i_13_n_2 ,\ap_CS_fsm_reg[41]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[41]_i_23_n_0 ,\ap_CS_fsm[41]_i_24_n_0 ,\ap_CS_fsm[41]_i_25_n_0 ,\ap_CS_fsm[41]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[41]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_27_n_0 ,\ap_CS_fsm[41]_i_28_n_0 ,\ap_CS_fsm[41]_i_29_n_0 ,\ap_CS_fsm[41]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[41]_i_2 
       (.CI(\ap_CS_fsm_reg[41]_i_4_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31]_5 ,\ap_CS_fsm_reg[41]_i_2_n_1 ,\ap_CS_fsm_reg[41]_i_2_n_2 ,\ap_CS_fsm_reg[41]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[41]_i_5_n_0 ,\ap_CS_fsm[41]_i_6_n_0 ,\ap_CS_fsm[41]_i_7_n_0 ,\ap_CS_fsm[41]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[41]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_9_n_0 ,\ap_CS_fsm[41]_i_10_n_0 ,\ap_CS_fsm[41]_i_11_n_0 ,\ap_CS_fsm[41]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[41]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[41]_i_22_n_0 ,\ap_CS_fsm_reg[41]_i_22_n_1 ,\ap_CS_fsm_reg[41]_i_22_n_2 ,\ap_CS_fsm_reg[41]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[41]_i_31_n_0 ,\ap_CS_fsm[41]_i_32_n_0 ,\ap_CS_fsm[41]_i_33_n_0 ,\ap_CS_fsm[41]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[41]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_35_n_0 ,\ap_CS_fsm[41]_i_36_n_0 ,\ap_CS_fsm[41]_i_37_n_0 ,\ap_CS_fsm[41]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[41]_i_4 
       (.CI(\ap_CS_fsm_reg[41]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[41]_i_4_n_0 ,\ap_CS_fsm_reg[41]_i_4_n_1 ,\ap_CS_fsm_reg[41]_i_4_n_2 ,\ap_CS_fsm_reg[41]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[41]_i_14_n_0 ,\ap_CS_fsm[41]_i_15_n_0 ,\ap_CS_fsm[41]_i_16_n_0 ,\ap_CS_fsm[41]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[41]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_18_n_0 ,\ap_CS_fsm[41]_i_19_n_0 ,\ap_CS_fsm[41]_i_20_n_0 ,\ap_CS_fsm[41]_i_21_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[42]_i_12 
       (.CI(\ap_CS_fsm_reg[42]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[42]_i_12_n_0 ,\ap_CS_fsm_reg[42]_i_12_n_1 ,\ap_CS_fsm_reg[42]_i_12_n_2 ,\ap_CS_fsm_reg[42]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[42]_i_22_n_0 ,\ap_CS_fsm[42]_i_23_n_0 ,\ap_CS_fsm[42]_i_24_n_0 ,\ap_CS_fsm[42]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[42]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[42]_i_26_n_0 ,\ap_CS_fsm[42]_i_27_n_0 ,\ap_CS_fsm[42]_i_28_n_0 ,\ap_CS_fsm[42]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[42]_i_2 
       (.CI(\ap_CS_fsm_reg[42]_i_3_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31]_6 ,\ap_CS_fsm_reg[42]_i_2_n_1 ,\ap_CS_fsm_reg[42]_i_2_n_2 ,\ap_CS_fsm_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[42]_i_4_n_0 ,\ap_CS_fsm[42]_i_5_n_0 ,\ap_CS_fsm[42]_i_6_n_0 ,\ap_CS_fsm[42]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[42]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[42]_i_8_n_0 ,\ap_CS_fsm[42]_i_9_n_0 ,\ap_CS_fsm[42]_i_10_n_0 ,\ap_CS_fsm[42]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[42]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[42]_i_21_n_0 ,\ap_CS_fsm_reg[42]_i_21_n_1 ,\ap_CS_fsm_reg[42]_i_21_n_2 ,\ap_CS_fsm_reg[42]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[42]_i_30_n_0 ,\ap_CS_fsm[42]_i_31_n_0 ,\ap_CS_fsm[42]_i_32_n_0 ,\ap_CS_fsm[42]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[42]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[42]_i_34_n_0 ,\ap_CS_fsm[42]_i_35_n_0 ,\ap_CS_fsm[42]_i_36_n_0 ,\ap_CS_fsm[42]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[42]_i_3 
       (.CI(\ap_CS_fsm_reg[42]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[42]_i_3_n_0 ,\ap_CS_fsm_reg[42]_i_3_n_1 ,\ap_CS_fsm_reg[42]_i_3_n_2 ,\ap_CS_fsm_reg[42]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[42]_i_13_n_0 ,\ap_CS_fsm[42]_i_14_n_0 ,\ap_CS_fsm[42]_i_15_n_0 ,\ap_CS_fsm[42]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[42]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[42]_i_17_n_0 ,\ap_CS_fsm[42]_i_18_n_0 ,\ap_CS_fsm[42]_i_19_n_0 ,\ap_CS_fsm[42]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \ic_4_reg_446[30]_i_1 
       (.I0(Q[7]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .O(ap_NS_fsm140_out));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ic_4_reg_446[30]_i_2 
       (.I0(input_stream_TVALID_int_regslice),
        .I1(Q[11]),
        .O(\B_V_data_1_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[15]_i_2 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \input_val_V_17_reg_336[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \iw_reg_3092[30]_i_1 
       (.I0(Q[3]),
        .I1(\in_channels_read_reg_2805_reg[31]_0 ),
        .O(ap_NS_fsm146_out));
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_6_reg_3285[15]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31]_5 ),
        .I1(Q[14]),
        .O(\ap_CS_fsm_reg[37] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lshr_ln93_7_reg_3323[15]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31]_6 ),
        .I1(Q[16]),
        .O(\ap_CS_fsm_reg[41] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \sum_V_16_reg_578[31]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31]_6 ),
        .I1(Q[16]),
        .I2(Q[19]),
        .O(E));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[11]_i_2 
       (.I0(\sum_V_7_reg_457_reg[31] [11]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[11]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [10]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[11]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [9]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[11]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [8]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[11]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [11]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [11]),
        .O(\sum_V_7_reg_457[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[11]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [10]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [10]),
        .O(\sum_V_7_reg_457[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[11]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [9]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [9]),
        .O(\sum_V_7_reg_457[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[11]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [8]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [8]),
        .O(\sum_V_7_reg_457[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[15]_i_2 
       (.I0(\sum_V_7_reg_457_reg[31] [15]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[15]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [14]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[15]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [13]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[15]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [12]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[15]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [15]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [15]),
        .O(\sum_V_7_reg_457[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[15]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [14]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [14]),
        .O(\sum_V_7_reg_457[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[15]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [13]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [13]),
        .O(\sum_V_7_reg_457[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[15]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [12]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [12]),
        .O(\sum_V_7_reg_457[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[19]_i_2 
       (.I0(\sum_V_7_reg_457_reg[31] [19]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[19]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [18]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[19]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [17]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[19]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [16]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[19]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [19]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [19]),
        .O(\sum_V_7_reg_457[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[19]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [18]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [18]),
        .O(\sum_V_7_reg_457[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[19]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [17]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [17]),
        .O(\sum_V_7_reg_457[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[19]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [16]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [16]),
        .O(\sum_V_7_reg_457[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[23]_i_2 
       (.I0(\sum_V_7_reg_457_reg[31] [23]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[23]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [22]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[23]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [21]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[23]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [20]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[23]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [23]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [23]),
        .O(\sum_V_7_reg_457[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[23]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [22]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [22]),
        .O(\sum_V_7_reg_457[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[23]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [21]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [21]),
        .O(\sum_V_7_reg_457[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[23]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [20]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [20]),
        .O(\sum_V_7_reg_457[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[27]_i_2 
       (.I0(\sum_V_7_reg_457_reg[31] [27]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[27]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [26]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[27]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [25]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[27]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [24]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[27]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [27]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [27]),
        .O(\sum_V_7_reg_457[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[27]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [26]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [26]),
        .O(\sum_V_7_reg_457[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[27]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [25]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [25]),
        .O(\sum_V_7_reg_457[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[27]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [24]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [24]),
        .O(\sum_V_7_reg_457[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \sum_V_7_reg_457[31]_i_1 
       (.I0(Q[11]),
        .I1(input_stream_TVALID_int_regslice),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .O(\ap_CS_fsm_reg[32] ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sum_V_7_reg_457[31]_i_10 
       (.I0(ret_V_24_fu_1886_p3[7]),
        .I1(\sum_V_7_reg_457[7]_i_10_n_0 ),
        .I2(ret_V_24_fu_1886_p3[6]),
        .I3(ret_V_24_fu_1886_p3[4]),
        .I4(\sum_V_7_reg_457[7]_i_17_n_0 ),
        .I5(ret_V_24_fu_1886_p3[5]),
        .O(sext_ln840_4_fu_1939_p1));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[31]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [30]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[31]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [29]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[31]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [28]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[31]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [31]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [31]),
        .O(\sum_V_7_reg_457[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[31]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [30]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [30]),
        .O(\sum_V_7_reg_457[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[31]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [29]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [29]),
        .O(\sum_V_7_reg_457[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6F666066)) 
    \sum_V_7_reg_457[31]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [28]),
        .I1(sext_ln840_4_fu_1939_p1),
        .I2(\in_channels_read_reg_2805_reg[31]_2 ),
        .I3(Q[7]),
        .I4(\sum_V_7_reg_457_reg[31]_0 [28]),
        .O(\sum_V_7_reg_457[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555565A)) 
    \sum_V_7_reg_457[3]_i_10 
       (.I0(D[11]),
        .I1(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I2(D[10]),
        .I3(D[15]),
        .I4(D[8]),
        .I5(D[9]),
        .O(\sum_V_7_reg_457[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h5556555A)) 
    \sum_V_7_reg_457[3]_i_11 
       (.I0(D[10]),
        .I1(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I2(D[9]),
        .I3(D[8]),
        .I4(D[15]),
        .O(\sum_V_7_reg_457[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C55AACCCCAAAA)) 
    \sum_V_7_reg_457[3]_i_12 
       (.I0(B_V_data_1_payload_A[8]),
        .I1(B_V_data_1_payload_B[8]),
        .I2(B_V_data_1_payload_B[15]),
        .I3(B_V_data_1_payload_A[15]),
        .I4(B_V_data_1_sel),
        .I5(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .O(ret_V_24_fu_1886_p3[0]));
  LUT6 #(
    .INIT(64'h1BFFFFFFE4000000)) 
    \sum_V_7_reg_457[3]_i_13 
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_payload_B[8]),
        .I3(D[15]),
        .I4(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I5(D[9]),
        .O(ret_V_24_fu_1886_p3[1]));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[3]_i_2 
       (.I0(\sum_V_7_reg_457_reg[31] [3]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[3]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [2]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[3]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [1]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[3]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [0]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9AAA00009AAA)) 
    \sum_V_7_reg_457[3]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [3]),
        .I1(icmp_ln1002_4_reg_3220),
        .I2(\sum_V_7_reg_457_reg[3] ),
        .I3(\sum_V_7_reg_457[3]_i_10_n_0 ),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [3]),
        .O(\sum_V_7_reg_457[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9AAA00009AAA)) 
    \sum_V_7_reg_457[3]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [2]),
        .I1(icmp_ln1002_4_reg_3220),
        .I2(\sum_V_7_reg_457_reg[3] ),
        .I3(\sum_V_7_reg_457[3]_i_11_n_0 ),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [2]),
        .O(\sum_V_7_reg_457[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA66A0000A66A)) 
    \sum_V_7_reg_457[3]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [1]),
        .I1(\sum_V_7_reg_457[7]_i_10_n_0 ),
        .I2(ret_V_24_fu_1886_p3[0]),
        .I3(ret_V_24_fu_1886_p3[1]),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [1]),
        .O(\sum_V_7_reg_457[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9AAA00009AAA)) 
    \sum_V_7_reg_457[3]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [0]),
        .I1(icmp_ln1002_4_reg_3220),
        .I2(\sum_V_7_reg_457_reg[3] ),
        .I3(ret_V_24_fu_1886_p3[0]),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [0]),
        .O(\sum_V_7_reg_457[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sum_V_7_reg_457[7]_i_10 
       (.I0(icmp_ln1002_4_reg_3220),
        .I1(\sum_V_7_reg_457_reg[3] ),
        .O(\sum_V_7_reg_457[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFEFFFFFEFE)) 
    \sum_V_7_reg_457[7]_i_11 
       (.I0(\sum_V_7_reg_457[7]_i_17_n_0 ),
        .I1(D[14]),
        .I2(D[13]),
        .I3(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I4(D[12]),
        .I5(\sum_V_7_reg_457[7]_i_20_n_0 ),
        .O(\sum_V_7_reg_457[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sum_V_7_reg_457[7]_i_12 
       (.I0(\sum_V_7_reg_457[7]_i_21_n_0 ),
        .I1(D[14]),
        .I2(D[13]),
        .I3(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I4(D[15]),
        .O(ret_V_24_fu_1886_p3[7]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFEFFEE)) 
    \sum_V_7_reg_457[7]_i_13 
       (.I0(\sum_V_7_reg_457[7]_i_22_n_0 ),
        .I1(D[13]),
        .I2(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I3(D[12]),
        .I4(\sum_V_7_reg_457[7]_i_23_n_0 ),
        .I5(D[11]),
        .O(\sum_V_7_reg_457[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F80807F8080)) 
    \sum_V_7_reg_457[7]_i_14 
       (.I0(\sum_V_7_reg_457[7]_i_21_n_0 ),
        .I1(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I2(D[13]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[14]),
        .I5(B_V_data_1_payload_B[14]),
        .O(ret_V_24_fu_1886_p3[6]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFEFFEE)) 
    \sum_V_7_reg_457[7]_i_15 
       (.I0(\sum_V_7_reg_457[7]_i_24_n_0 ),
        .I1(D[12]),
        .I2(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I3(D[11]),
        .I4(\sum_V_7_reg_457[7]_i_25_n_0 ),
        .I5(D[10]),
        .O(\sum_V_7_reg_457[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h77788788)) 
    \sum_V_7_reg_457[7]_i_16 
       (.I0(\sum_V_7_reg_457[7]_i_21_n_0 ),
        .I1(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[13]),
        .I4(B_V_data_1_payload_B[13]),
        .O(ret_V_24_fu_1886_p3[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFEFA)) 
    \sum_V_7_reg_457[7]_i_17 
       (.I0(D[11]),
        .I1(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I2(D[10]),
        .I3(D[15]),
        .I4(D[8]),
        .I5(D[9]),
        .O(\sum_V_7_reg_457[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h77788788)) 
    \sum_V_7_reg_457[7]_i_18 
       (.I0(\sum_V_7_reg_457[7]_i_20_n_0 ),
        .I1(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[12]),
        .I4(B_V_data_1_payload_B[12]),
        .O(ret_V_24_fu_1886_p3[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sum_V_7_reg_457[7]_i_19 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(\sum_V_7_reg_457[7]_i_26_n_0 ),
        .O(\sum_V_7_reg_457[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[7]_i_2 
       (.I0(\sum_V_7_reg_457_reg[31] [7]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \sum_V_7_reg_457[7]_i_20 
       (.I0(D[10]),
        .I1(D[15]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[11]),
        .O(\sum_V_7_reg_457[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sum_V_7_reg_457[7]_i_21 
       (.I0(D[11]),
        .I1(D[9]),
        .I2(D[8]),
        .I3(D[15]),
        .I4(D[10]),
        .I5(D[12]),
        .O(\sum_V_7_reg_457[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFEFFFA)) 
    \sum_V_7_reg_457[7]_i_22 
       (.I0(D[10]),
        .I1(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I2(D[9]),
        .I3(D[8]),
        .I4(D[15]),
        .O(\sum_V_7_reg_457[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA820000000000000)) 
    \sum_V_7_reg_457[7]_i_23 
       (.I0(D[9]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[8]),
        .I3(B_V_data_1_payload_B[8]),
        .I4(D[15]),
        .I5(D[10]),
        .O(\sum_V_7_reg_457[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h53FFFFFFFFACACAC)) 
    \sum_V_7_reg_457[7]_i_24 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(\sum_V_7_reg_457[7]_i_19_n_0 ),
        .I4(D[15]),
        .I5(D[8]),
        .O(\sum_V_7_reg_457[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h88A0880000A00000)) 
    \sum_V_7_reg_457[7]_i_25 
       (.I0(D[15]),
        .I1(B_V_data_1_payload_B[8]),
        .I2(B_V_data_1_payload_A[8]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A[9]),
        .I5(B_V_data_1_payload_B[9]),
        .O(\sum_V_7_reg_457[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \sum_V_7_reg_457[7]_i_26 
       (.I0(D[5]),
        .I1(B_V_data_1_payload_B[4]),
        .I2(B_V_data_1_payload_A[4]),
        .I3(B_V_data_1_sel),
        .I4(D[7]),
        .I5(D[6]),
        .O(\sum_V_7_reg_457[7]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[7]_i_3 
       (.I0(\sum_V_7_reg_457_reg[31] [6]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[7]_i_4 
       (.I0(\sum_V_7_reg_457_reg[31] [5]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \sum_V_7_reg_457[7]_i_5 
       (.I0(\sum_V_7_reg_457_reg[31] [4]),
        .I1(\in_channels_read_reg_2805_reg[31]_2 ),
        .I2(Q[7]),
        .O(\sum_V_7_reg_457[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA66A0000A66A)) 
    \sum_V_7_reg_457[7]_i_6 
       (.I0(\sum_V_7_reg_457_reg[31] [7]),
        .I1(\sum_V_7_reg_457[7]_i_10_n_0 ),
        .I2(\sum_V_7_reg_457[7]_i_11_n_0 ),
        .I3(ret_V_24_fu_1886_p3[7]),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [7]),
        .O(\sum_V_7_reg_457[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA66A0000A66A)) 
    \sum_V_7_reg_457[7]_i_7 
       (.I0(\sum_V_7_reg_457_reg[31] [6]),
        .I1(\sum_V_7_reg_457[7]_i_10_n_0 ),
        .I2(\sum_V_7_reg_457[7]_i_13_n_0 ),
        .I3(ret_V_24_fu_1886_p3[6]),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [6]),
        .O(\sum_V_7_reg_457[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA66A0000A66A)) 
    \sum_V_7_reg_457[7]_i_8 
       (.I0(\sum_V_7_reg_457_reg[31] [5]),
        .I1(\sum_V_7_reg_457[7]_i_10_n_0 ),
        .I2(\sum_V_7_reg_457[7]_i_15_n_0 ),
        .I3(ret_V_24_fu_1886_p3[5]),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [5]),
        .O(\sum_V_7_reg_457[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA66A0000A66A)) 
    \sum_V_7_reg_457[7]_i_9 
       (.I0(\sum_V_7_reg_457_reg[31] [4]),
        .I1(\sum_V_7_reg_457[7]_i_10_n_0 ),
        .I2(\sum_V_7_reg_457[7]_i_17_n_0 ),
        .I3(ret_V_24_fu_1886_p3[4]),
        .I4(ap_NS_fsm140_out),
        .I5(\sum_V_7_reg_457_reg[31]_0 [4]),
        .O(\sum_V_7_reg_457[7]_i_9_n_0 ));
  CARRY4 \sum_V_7_reg_457_reg[11]_i_1 
       (.CI(\sum_V_7_reg_457_reg[7]_i_1_n_0 ),
        .CO({\sum_V_7_reg_457_reg[11]_i_1_n_0 ,\sum_V_7_reg_457_reg[11]_i_1_n_1 ,\sum_V_7_reg_457_reg[11]_i_1_n_2 ,\sum_V_7_reg_457_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_7_reg_457[11]_i_2_n_0 ,\sum_V_7_reg_457[11]_i_3_n_0 ,\sum_V_7_reg_457[11]_i_4_n_0 ,\sum_V_7_reg_457[11]_i_5_n_0 }),
        .O(out[11:8]),
        .S({\sum_V_7_reg_457[11]_i_6_n_0 ,\sum_V_7_reg_457[11]_i_7_n_0 ,\sum_V_7_reg_457[11]_i_8_n_0 ,\sum_V_7_reg_457[11]_i_9_n_0 }));
  CARRY4 \sum_V_7_reg_457_reg[15]_i_1 
       (.CI(\sum_V_7_reg_457_reg[11]_i_1_n_0 ),
        .CO({\sum_V_7_reg_457_reg[15]_i_1_n_0 ,\sum_V_7_reg_457_reg[15]_i_1_n_1 ,\sum_V_7_reg_457_reg[15]_i_1_n_2 ,\sum_V_7_reg_457_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_7_reg_457[15]_i_2_n_0 ,\sum_V_7_reg_457[15]_i_3_n_0 ,\sum_V_7_reg_457[15]_i_4_n_0 ,\sum_V_7_reg_457[15]_i_5_n_0 }),
        .O(out[15:12]),
        .S({\sum_V_7_reg_457[15]_i_6_n_0 ,\sum_V_7_reg_457[15]_i_7_n_0 ,\sum_V_7_reg_457[15]_i_8_n_0 ,\sum_V_7_reg_457[15]_i_9_n_0 }));
  CARRY4 \sum_V_7_reg_457_reg[19]_i_1 
       (.CI(\sum_V_7_reg_457_reg[15]_i_1_n_0 ),
        .CO({\sum_V_7_reg_457_reg[19]_i_1_n_0 ,\sum_V_7_reg_457_reg[19]_i_1_n_1 ,\sum_V_7_reg_457_reg[19]_i_1_n_2 ,\sum_V_7_reg_457_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_7_reg_457[19]_i_2_n_0 ,\sum_V_7_reg_457[19]_i_3_n_0 ,\sum_V_7_reg_457[19]_i_4_n_0 ,\sum_V_7_reg_457[19]_i_5_n_0 }),
        .O(out[19:16]),
        .S({\sum_V_7_reg_457[19]_i_6_n_0 ,\sum_V_7_reg_457[19]_i_7_n_0 ,\sum_V_7_reg_457[19]_i_8_n_0 ,\sum_V_7_reg_457[19]_i_9_n_0 }));
  CARRY4 \sum_V_7_reg_457_reg[23]_i_1 
       (.CI(\sum_V_7_reg_457_reg[19]_i_1_n_0 ),
        .CO({\sum_V_7_reg_457_reg[23]_i_1_n_0 ,\sum_V_7_reg_457_reg[23]_i_1_n_1 ,\sum_V_7_reg_457_reg[23]_i_1_n_2 ,\sum_V_7_reg_457_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_7_reg_457[23]_i_2_n_0 ,\sum_V_7_reg_457[23]_i_3_n_0 ,\sum_V_7_reg_457[23]_i_4_n_0 ,\sum_V_7_reg_457[23]_i_5_n_0 }),
        .O(out[23:20]),
        .S({\sum_V_7_reg_457[23]_i_6_n_0 ,\sum_V_7_reg_457[23]_i_7_n_0 ,\sum_V_7_reg_457[23]_i_8_n_0 ,\sum_V_7_reg_457[23]_i_9_n_0 }));
  CARRY4 \sum_V_7_reg_457_reg[27]_i_1 
       (.CI(\sum_V_7_reg_457_reg[23]_i_1_n_0 ),
        .CO({\sum_V_7_reg_457_reg[27]_i_1_n_0 ,\sum_V_7_reg_457_reg[27]_i_1_n_1 ,\sum_V_7_reg_457_reg[27]_i_1_n_2 ,\sum_V_7_reg_457_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_7_reg_457[27]_i_2_n_0 ,\sum_V_7_reg_457[27]_i_3_n_0 ,\sum_V_7_reg_457[27]_i_4_n_0 ,\sum_V_7_reg_457[27]_i_5_n_0 }),
        .O(out[27:24]),
        .S({\sum_V_7_reg_457[27]_i_6_n_0 ,\sum_V_7_reg_457[27]_i_7_n_0 ,\sum_V_7_reg_457[27]_i_8_n_0 ,\sum_V_7_reg_457[27]_i_9_n_0 }));
  CARRY4 \sum_V_7_reg_457_reg[31]_i_2 
       (.CI(\sum_V_7_reg_457_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_V_7_reg_457_reg[31]_i_2_CO_UNCONNECTED [3],\sum_V_7_reg_457_reg[31]_i_2_n_1 ,\sum_V_7_reg_457_reg[31]_i_2_n_2 ,\sum_V_7_reg_457_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_V_7_reg_457[31]_i_3_n_0 ,\sum_V_7_reg_457[31]_i_4_n_0 ,\sum_V_7_reg_457[31]_i_5_n_0 }),
        .O(out[31:28]),
        .S({\sum_V_7_reg_457[31]_i_6_n_0 ,\sum_V_7_reg_457[31]_i_7_n_0 ,\sum_V_7_reg_457[31]_i_8_n_0 ,\sum_V_7_reg_457[31]_i_9_n_0 }));
  CARRY4 \sum_V_7_reg_457_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_7_reg_457_reg[3]_i_1_n_0 ,\sum_V_7_reg_457_reg[3]_i_1_n_1 ,\sum_V_7_reg_457_reg[3]_i_1_n_2 ,\sum_V_7_reg_457_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_7_reg_457[3]_i_2_n_0 ,\sum_V_7_reg_457[3]_i_3_n_0 ,\sum_V_7_reg_457[3]_i_4_n_0 ,\sum_V_7_reg_457[3]_i_5_n_0 }),
        .O(out[3:0]),
        .S({\sum_V_7_reg_457[3]_i_6_n_0 ,\sum_V_7_reg_457[3]_i_7_n_0 ,\sum_V_7_reg_457[3]_i_8_n_0 ,\sum_V_7_reg_457[3]_i_9_n_0 }));
  CARRY4 \sum_V_7_reg_457_reg[7]_i_1 
       (.CI(\sum_V_7_reg_457_reg[3]_i_1_n_0 ),
        .CO({\sum_V_7_reg_457_reg[7]_i_1_n_0 ,\sum_V_7_reg_457_reg[7]_i_1_n_1 ,\sum_V_7_reg_457_reg[7]_i_1_n_2 ,\sum_V_7_reg_457_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_V_7_reg_457[7]_i_2_n_0 ,\sum_V_7_reg_457[7]_i_3_n_0 ,\sum_V_7_reg_457[7]_i_4_n_0 ,\sum_V_7_reg_457[7]_i_5_n_0 }),
        .O(out[7:4]),
        .S({\sum_V_7_reg_457[7]_i_6_n_0 ,\sum_V_7_reg_457[7]_i_7_n_0 ,\sum_V_7_reg_457[7]_i_8_n_0 ,\sum_V_7_reg_457[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "conv2d_layer_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer_regslice_both_0
   (D,
    ack_in,
    \B_V_data_1_state_reg[0]_0 ,
    ap_done,
    bias_EN_A,
    grp_fu_2760_ce,
    \ap_CS_fsm_reg[9] ,
    E,
    \in_channels_read_reg_2805_reg[31] ,
    \ap_CS_fsm_reg[45] ,
    SR,
    \ap_CS_fsm_reg[45]_0 ,
    output_stream_TDATA,
    Q,
    output_stream_TREADY,
    CO,
    ap_start,
    \B_V_data_1_state_reg[0]_i_2_0 ,
    \B_V_data_1_state_reg[0]_i_2_1 ,
    \B_V_data_1_payload_A_reg[15]_i_3_0 ,
    brmerge155_reg_3328,
    input_stream_TVALID_int_regslice,
    icmp_ln56_reg_2923,
    \indvar_flatten_fu_156_reg[0] ,
    \indvar_flatten_fu_156_reg[0]_0 ,
    ap_rst_n,
    B_V_data_1_sel_rd_reg_0,
    ap_clk);
  output [4:0]D;
  output ack_in;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_done;
  output bias_EN_A;
  output grp_fu_2760_ce;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]E;
  output [0:0]\in_channels_read_reg_2805_reg[31] ;
  output [0:0]\ap_CS_fsm_reg[45] ;
  output [0:0]SR;
  output \ap_CS_fsm_reg[45]_0 ;
  output [7:0]output_stream_TDATA;
  input [8:0]Q;
  input output_stream_TREADY;
  input [0:0]CO;
  input ap_start;
  input [30:0]\B_V_data_1_state_reg[0]_i_2_0 ;
  input [31:0]\B_V_data_1_state_reg[0]_i_2_1 ;
  input [31:0]\B_V_data_1_payload_A_reg[15]_i_3_0 ;
  input [0:0]brmerge155_reg_3328;
  input input_stream_TVALID_int_regslice;
  input [0:0]icmp_ln56_reg_2923;
  input \indvar_flatten_fu_156_reg[0] ;
  input [0:0]\indvar_flatten_fu_156_reg[0]_0 ;
  input ap_rst_n;
  input B_V_data_1_sel_rd_reg_0;
  input ap_clk;

  wire B_V_data_1_load_B;
  wire [15:8]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_14_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_15_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_16_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_17_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_18_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_19_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_1__0_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_20_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_21_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_23_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_24_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_25_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_26_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_27_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_28_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_29_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_30_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_31_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_32_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_33_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_34_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_35_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_36_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_37_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_38_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[15]_i_9_n_0 ;
  wire \B_V_data_1_payload_A_reg[15]_i_13_n_0 ;
  wire \B_V_data_1_payload_A_reg[15]_i_13_n_1 ;
  wire \B_V_data_1_payload_A_reg[15]_i_13_n_2 ;
  wire \B_V_data_1_payload_A_reg[15]_i_13_n_3 ;
  wire \B_V_data_1_payload_A_reg[15]_i_22_n_0 ;
  wire \B_V_data_1_payload_A_reg[15]_i_22_n_1 ;
  wire \B_V_data_1_payload_A_reg[15]_i_22_n_2 ;
  wire \B_V_data_1_payload_A_reg[15]_i_22_n_3 ;
  wire [31:0]\B_V_data_1_payload_A_reg[15]_i_3_0 ;
  wire \B_V_data_1_payload_A_reg[15]_i_3_n_0 ;
  wire \B_V_data_1_payload_A_reg[15]_i_3_n_1 ;
  wire \B_V_data_1_payload_A_reg[15]_i_3_n_2 ;
  wire \B_V_data_1_payload_A_reg[15]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[15]_i_4_n_0 ;
  wire \B_V_data_1_payload_A_reg[15]_i_4_n_1 ;
  wire \B_V_data_1_payload_A_reg[15]_i_4_n_2 ;
  wire \B_V_data_1_payload_A_reg[15]_i_4_n_3 ;
  wire [15:8]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[15]_i_1__0_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_10_n_0 ;
  wire \B_V_data_1_state[0]_i_11_n_0 ;
  wire \B_V_data_1_state[0]_i_13_n_0 ;
  wire \B_V_data_1_state[0]_i_14_n_0 ;
  wire \B_V_data_1_state[0]_i_15_n_0 ;
  wire \B_V_data_1_state[0]_i_16_n_0 ;
  wire \B_V_data_1_state[0]_i_17_n_0 ;
  wire \B_V_data_1_state[0]_i_18_n_0 ;
  wire \B_V_data_1_state[0]_i_19_n_0 ;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[0]_i_20_n_0 ;
  wire \B_V_data_1_state[0]_i_22_n_0 ;
  wire \B_V_data_1_state[0]_i_23_n_0 ;
  wire \B_V_data_1_state[0]_i_24_n_0 ;
  wire \B_V_data_1_state[0]_i_25_n_0 ;
  wire \B_V_data_1_state[0]_i_26_n_0 ;
  wire \B_V_data_1_state[0]_i_27_n_0 ;
  wire \B_V_data_1_state[0]_i_28_n_0 ;
  wire \B_V_data_1_state[0]_i_29_n_0 ;
  wire \B_V_data_1_state[0]_i_30_n_0 ;
  wire \B_V_data_1_state[0]_i_31_n_0 ;
  wire \B_V_data_1_state[0]_i_32_n_0 ;
  wire \B_V_data_1_state[0]_i_33_n_0 ;
  wire \B_V_data_1_state[0]_i_34_n_0 ;
  wire \B_V_data_1_state[0]_i_35_n_0 ;
  wire \B_V_data_1_state[0]_i_36_n_0 ;
  wire \B_V_data_1_state[0]_i_37_n_0 ;
  wire \B_V_data_1_state[0]_i_4_n_0 ;
  wire \B_V_data_1_state[0]_i_5_n_0 ;
  wire \B_V_data_1_state[0]_i_6_n_0 ;
  wire \B_V_data_1_state[0]_i_7_n_0 ;
  wire \B_V_data_1_state[0]_i_8_n_0 ;
  wire \B_V_data_1_state[0]_i_9_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_i_12_n_0 ;
  wire \B_V_data_1_state_reg[0]_i_12_n_1 ;
  wire \B_V_data_1_state_reg[0]_i_12_n_2 ;
  wire \B_V_data_1_state_reg[0]_i_12_n_3 ;
  wire \B_V_data_1_state_reg[0]_i_21_n_0 ;
  wire \B_V_data_1_state_reg[0]_i_21_n_1 ;
  wire \B_V_data_1_state_reg[0]_i_21_n_2 ;
  wire \B_V_data_1_state_reg[0]_i_21_n_3 ;
  wire [30:0]\B_V_data_1_state_reg[0]_i_2_0 ;
  wire [31:0]\B_V_data_1_state_reg[0]_i_2_1 ;
  wire \B_V_data_1_state_reg[0]_i_2_n_1 ;
  wire \B_V_data_1_state_reg[0]_i_2_n_2 ;
  wire \B_V_data_1_state_reg[0]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[0]_i_3_n_0 ;
  wire \B_V_data_1_state_reg[0]_i_3_n_1 ;
  wire \B_V_data_1_state_reg[0]_i_3_n_2 ;
  wire \B_V_data_1_state_reg[0]_i_3_n_3 ;
  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire [0:0]\ap_CS_fsm_reg[45] ;
  wire \ap_CS_fsm_reg[45]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire bias_EN_A;
  wire [0:0]brmerge155_reg_3328;
  wire grp_fu_2760_ce;
  wire [0:0]icmp_ln56_reg_2923;
  wire [0:0]\in_channels_read_reg_2805_reg[31] ;
  wire \indvar_flatten_fu_156_reg[0] ;
  wire [0:0]\indvar_flatten_fu_156_reg[0]_0 ;
  wire input_stream_TVALID_int_regslice;
  wire [7:0]output_stream_TDATA;
  wire output_stream_TREADY;
  wire [3:0]\NLW_B_V_data_1_payload_A_reg[15]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_B_V_data_1_payload_A_reg[15]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_B_V_data_1_state_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_B_V_data_1_state_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_B_V_data_1_state_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_B_V_data_1_state_reg[0]_i_3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_10 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [28]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [29]),
        .O(\B_V_data_1_payload_A[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_11 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [26]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [27]),
        .O(\B_V_data_1_payload_A[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_12 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [24]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [25]),
        .O(\B_V_data_1_payload_A[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_14 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [22]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [23]),
        .O(\B_V_data_1_payload_A[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_15 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [20]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [21]),
        .O(\B_V_data_1_payload_A[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_16 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [18]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [19]),
        .O(\B_V_data_1_payload_A[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_17 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [16]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [17]),
        .O(\B_V_data_1_payload_A[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_18 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [22]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [23]),
        .O(\B_V_data_1_payload_A[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_19 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [20]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [21]),
        .O(\B_V_data_1_payload_A[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0045)) 
    \B_V_data_1_payload_A[15]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_payload_A_reg[15]_i_3_n_0 ),
        .O(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_20 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [18]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [19]),
        .O(\B_V_data_1_payload_A[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_21 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [16]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [17]),
        .O(\B_V_data_1_payload_A[15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_23 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [14]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [15]),
        .O(\B_V_data_1_payload_A[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_24 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [12]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [13]),
        .O(\B_V_data_1_payload_A[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_25 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [10]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [11]),
        .O(\B_V_data_1_payload_A[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_26 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [8]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [9]),
        .O(\B_V_data_1_payload_A[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_27 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [14]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [15]),
        .O(\B_V_data_1_payload_A[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_28 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [12]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [13]),
        .O(\B_V_data_1_payload_A[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_29 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [10]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [11]),
        .O(\B_V_data_1_payload_A[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_30 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [8]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [9]),
        .O(\B_V_data_1_payload_A[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_31 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [6]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [7]),
        .O(\B_V_data_1_payload_A[15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_32 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [4]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [5]),
        .O(\B_V_data_1_payload_A[15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_33 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [2]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [3]),
        .O(\B_V_data_1_payload_A[15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_34 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [1]),
        .O(\B_V_data_1_payload_A[15]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_35 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [6]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [7]),
        .O(\B_V_data_1_payload_A[15]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_36 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [4]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [5]),
        .O(\B_V_data_1_payload_A[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_37 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [2]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [3]),
        .O(\B_V_data_1_payload_A[15]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_38 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [1]),
        .O(\B_V_data_1_payload_A[15]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[15]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [30]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [31]),
        .O(\B_V_data_1_payload_A[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [28]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [29]),
        .O(\B_V_data_1_payload_A[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [26]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [27]),
        .O(\B_V_data_1_payload_A[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[15]_i_8 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [24]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [25]),
        .O(\B_V_data_1_payload_A[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_payload_A[15]_i_9 
       (.I0(\B_V_data_1_payload_A_reg[15]_i_3_0 [30]),
        .I1(\B_V_data_1_payload_A_reg[15]_i_3_0 [31]),
        .O(\B_V_data_1_payload_A[15]_i_9_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_13 
       (.CI(\B_V_data_1_payload_A_reg[15]_i_22_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[15]_i_13_n_0 ,\B_V_data_1_payload_A_reg[15]_i_13_n_1 ,\B_V_data_1_payload_A_reg[15]_i_13_n_2 ,\B_V_data_1_payload_A_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[15]_i_23_n_0 ,\B_V_data_1_payload_A[15]_i_24_n_0 ,\B_V_data_1_payload_A[15]_i_25_n_0 ,\B_V_data_1_payload_A[15]_i_26_n_0 }),
        .O(\NLW_B_V_data_1_payload_A_reg[15]_i_13_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_payload_A[15]_i_27_n_0 ,\B_V_data_1_payload_A[15]_i_28_n_0 ,\B_V_data_1_payload_A[15]_i_29_n_0 ,\B_V_data_1_payload_A[15]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_22 
       (.CI(1'b0),
        .CO({\B_V_data_1_payload_A_reg[15]_i_22_n_0 ,\B_V_data_1_payload_A_reg[15]_i_22_n_1 ,\B_V_data_1_payload_A_reg[15]_i_22_n_2 ,\B_V_data_1_payload_A_reg[15]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[15]_i_31_n_0 ,\B_V_data_1_payload_A[15]_i_32_n_0 ,\B_V_data_1_payload_A[15]_i_33_n_0 ,\B_V_data_1_payload_A[15]_i_34_n_0 }),
        .O(\NLW_B_V_data_1_payload_A_reg[15]_i_22_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_payload_A[15]_i_35_n_0 ,\B_V_data_1_payload_A[15]_i_36_n_0 ,\B_V_data_1_payload_A[15]_i_37_n_0 ,\B_V_data_1_payload_A[15]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[15]_i_4_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[15]_i_3_n_0 ,\B_V_data_1_payload_A_reg[15]_i_3_n_1 ,\B_V_data_1_payload_A_reg[15]_i_3_n_2 ,\B_V_data_1_payload_A_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[15]_i_5_n_0 ,\B_V_data_1_payload_A[15]_i_6_n_0 ,\B_V_data_1_payload_A[15]_i_7_n_0 ,\B_V_data_1_payload_A[15]_i_8_n_0 }),
        .O(\NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_payload_A[15]_i_9_n_0 ,\B_V_data_1_payload_A[15]_i_10_n_0 ,\B_V_data_1_payload_A[15]_i_11_n_0 ,\B_V_data_1_payload_A[15]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_payload_A_reg[15]_i_4 
       (.CI(\B_V_data_1_payload_A_reg[15]_i_13_n_0 ),
        .CO({\B_V_data_1_payload_A_reg[15]_i_4_n_0 ,\B_V_data_1_payload_A_reg[15]_i_4_n_1 ,\B_V_data_1_payload_A_reg[15]_i_4_n_2 ,\B_V_data_1_payload_A_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_payload_A[15]_i_14_n_0 ,\B_V_data_1_payload_A[15]_i_15_n_0 ,\B_V_data_1_payload_A[15]_i_16_n_0 ,\B_V_data_1_payload_A[15]_i_17_n_0 }),
        .O(\NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_payload_A[15]_i_18_n_0 ,\B_V_data_1_payload_A[15]_i_19_n_0 ,\B_V_data_1_payload_A[15]_i_20_n_0 ,\B_V_data_1_payload_A[15]_i_21_n_0 }));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_2_n_0 ),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00B0)) 
    \B_V_data_1_payload_B[15]_i_1__0 
       (.I0(ack_in),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_wr),
        .I3(\B_V_data_1_payload_A_reg[15]_i_3_n_0 ),
        .O(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_i_3_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(\B_V_data_1_payload_B[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(output_stream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(B_V_data_1_sel_rd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(B_V_data_1_sel_rd_reg_0));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_10 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [27]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [26]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [27]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [26]),
        .O(\B_V_data_1_state[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_11 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [25]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [24]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [25]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [24]),
        .O(\B_V_data_1_state[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_13 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [23]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [22]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [22]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [23]),
        .O(\B_V_data_1_state[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_14 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [21]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [20]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [20]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [21]),
        .O(\B_V_data_1_state[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_15 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [19]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [18]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [18]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [19]),
        .O(\B_V_data_1_state[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_16 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [17]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [16]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [16]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [17]),
        .O(\B_V_data_1_state[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_17 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [23]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [22]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [23]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [22]),
        .O(\B_V_data_1_state[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_18 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [21]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [20]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [21]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [20]),
        .O(\B_V_data_1_state[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_19 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [19]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [18]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [19]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [18]),
        .O(\B_V_data_1_state[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4F00FF0040004000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(ap_rst_n),
        .I4(output_stream_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_20 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [17]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [16]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [17]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [16]),
        .O(\B_V_data_1_state[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_22 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [15]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [14]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [14]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [15]),
        .O(\B_V_data_1_state[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_23 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [13]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [12]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [12]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [13]),
        .O(\B_V_data_1_state[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_24 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [11]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [10]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [10]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [11]),
        .O(\B_V_data_1_state[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_25 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [9]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [8]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [8]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [9]),
        .O(\B_V_data_1_state[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_26 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [15]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [14]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [15]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [14]),
        .O(\B_V_data_1_state[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_27 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [13]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [12]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [13]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [12]),
        .O(\B_V_data_1_state[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_28 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [11]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [10]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [11]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [10]),
        .O(\B_V_data_1_state[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_29 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [9]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [8]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [9]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [8]),
        .O(\B_V_data_1_state[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_30 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [7]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [6]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [6]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [7]),
        .O(\B_V_data_1_state[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_31 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [5]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [4]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [4]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [5]),
        .O(\B_V_data_1_state[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_32 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [3]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [2]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [2]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [3]),
        .O(\B_V_data_1_state[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_33 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [1]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [0]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [0]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [1]),
        .O(\B_V_data_1_state[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_34 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [7]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [6]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [7]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [6]),
        .O(\B_V_data_1_state[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_35 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [5]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [4]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [5]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [4]),
        .O(\B_V_data_1_state[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_36 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [3]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [2]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [3]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [2]),
        .O(\B_V_data_1_state[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_37 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [1]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [0]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [1]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [0]),
        .O(\B_V_data_1_state[0]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \B_V_data_1_state[0]_i_4 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [31]),
        .I1(\B_V_data_1_state_reg[0]_i_2_1 [30]),
        .I2(\B_V_data_1_state_reg[0]_i_2_0 [30]),
        .O(\B_V_data_1_state[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_5 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [29]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [28]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [28]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [29]),
        .O(\B_V_data_1_state[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_6 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [27]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [26]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [26]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [27]),
        .O(\B_V_data_1_state[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \B_V_data_1_state[0]_i_7 
       (.I0(\B_V_data_1_state_reg[0]_i_2_1 [25]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [24]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [24]),
        .I3(\B_V_data_1_state_reg[0]_i_2_0 [25]),
        .O(\B_V_data_1_state[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \B_V_data_1_state[0]_i_8 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [30]),
        .I1(\B_V_data_1_state_reg[0]_i_2_1 [30]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [31]),
        .O(\B_V_data_1_state[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \B_V_data_1_state[0]_i_9 
       (.I0(\B_V_data_1_state_reg[0]_i_2_0 [29]),
        .I1(\B_V_data_1_state_reg[0]_i_2_0 [28]),
        .I2(\B_V_data_1_state_reg[0]_i_2_1 [29]),
        .I3(\B_V_data_1_state_reg[0]_i_2_1 [28]),
        .O(\B_V_data_1_state[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB0FFFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(output_stream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_state_reg[0]_i_12 
       (.CI(\B_V_data_1_state_reg[0]_i_21_n_0 ),
        .CO({\B_V_data_1_state_reg[0]_i_12_n_0 ,\B_V_data_1_state_reg[0]_i_12_n_1 ,\B_V_data_1_state_reg[0]_i_12_n_2 ,\B_V_data_1_state_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_state[0]_i_22_n_0 ,\B_V_data_1_state[0]_i_23_n_0 ,\B_V_data_1_state[0]_i_24_n_0 ,\B_V_data_1_state[0]_i_25_n_0 }),
        .O(\NLW_B_V_data_1_state_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_state[0]_i_26_n_0 ,\B_V_data_1_state[0]_i_27_n_0 ,\B_V_data_1_state[0]_i_28_n_0 ,\B_V_data_1_state[0]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_state_reg[0]_i_2 
       (.CI(\B_V_data_1_state_reg[0]_i_3_n_0 ),
        .CO({\in_channels_read_reg_2805_reg[31] ,\B_V_data_1_state_reg[0]_i_2_n_1 ,\B_V_data_1_state_reg[0]_i_2_n_2 ,\B_V_data_1_state_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_state[0]_i_4_n_0 ,\B_V_data_1_state[0]_i_5_n_0 ,\B_V_data_1_state[0]_i_6_n_0 ,\B_V_data_1_state[0]_i_7_n_0 }),
        .O(\NLW_B_V_data_1_state_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_state[0]_i_8_n_0 ,\B_V_data_1_state[0]_i_9_n_0 ,\B_V_data_1_state[0]_i_10_n_0 ,\B_V_data_1_state[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_state_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\B_V_data_1_state_reg[0]_i_21_n_0 ,\B_V_data_1_state_reg[0]_i_21_n_1 ,\B_V_data_1_state_reg[0]_i_21_n_2 ,\B_V_data_1_state_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_state[0]_i_30_n_0 ,\B_V_data_1_state[0]_i_31_n_0 ,\B_V_data_1_state[0]_i_32_n_0 ,\B_V_data_1_state[0]_i_33_n_0 }),
        .O(\NLW_B_V_data_1_state_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_state[0]_i_34_n_0 ,\B_V_data_1_state[0]_i_35_n_0 ,\B_V_data_1_state[0]_i_36_n_0 ,\B_V_data_1_state[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \B_V_data_1_state_reg[0]_i_3 
       (.CI(\B_V_data_1_state_reg[0]_i_12_n_0 ),
        .CO({\B_V_data_1_state_reg[0]_i_3_n_0 ,\B_V_data_1_state_reg[0]_i_3_n_1 ,\B_V_data_1_state_reg[0]_i_3_n_2 ,\B_V_data_1_state_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_V_data_1_state[0]_i_13_n_0 ,\B_V_data_1_state[0]_i_14_n_0 ,\B_V_data_1_state[0]_i_15_n_0 ,\B_V_data_1_state[0]_i_16_n_0 }),
        .O(\NLW_B_V_data_1_state_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\B_V_data_1_state[0]_i_17_n_0 ,\B_V_data_1_state[0]_i_18_n_0 ,\B_V_data_1_state[0]_i_19_n_0 ,\B_V_data_1_state[0]_i_20_n_0 }));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(ack_in),
        .R(B_V_data_1_sel_rd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hC8C8C840)) 
    \add_ln76_8_reg_3355[30]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(brmerge155_reg_3328),
        .I4(input_stream_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[45] ));
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(CO),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(output_stream_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[3]),
        .I4(CO),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(Q[8]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[8]),
        .I1(ack_in),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[3]),
        .I1(output_stream_TREADY),
        .I2(ack_in),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    bias_EN_A_INST_0
       (.I0(output_stream_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(bias_EN_A));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    bias_EN_B_INST_0
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .I3(output_stream_TREADY),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000FF40BF40)) 
    \indvar_flatten_fu_156[0]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(\indvar_flatten_fu_156_reg[0] ),
        .I4(icmp_ln56_reg_2923),
        .I5(\indvar_flatten_fu_156_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[45]_0 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \indvar_flatten_fu_156[63]_i_1 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(icmp_ln56_reg_2923),
        .I4(ap_start),
        .I5(Q[0]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten_fu_156[63]_i_2 
       (.I0(\in_channels_read_reg_2805_reg[31] ),
        .I1(Q[7]),
        .I2(ack_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h8F000000)) 
    int_task_ap_done_i_2
       (.I0(output_stream_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[3]),
        .I4(CO),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_stream_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(output_stream_TDATA[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_1
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(grp_fu_2760_ce));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_conv2d_layer_0_0,conv2d_layer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "conv2d_layer,Vivado 2025.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_stream_TVALID,
    input_stream_TREADY,
    input_stream_TDATA,
    output_stream_TVALID,
    output_stream_TREADY,
    output_stream_TDATA,
    weights_Clk_A,
    weights_Rst_A,
    weights_EN_A,
    weights_WEN_A,
    weights_Addr_A,
    weights_Din_A,
    weights_Dout_A,
    bias_Clk_A,
    bias_Rst_A,
    bias_EN_A,
    bias_WEN_A,
    bias_Addr_A,
    bias_Din_A,
    bias_Dout_A,
    bias_Clk_B,
    bias_Rst_B,
    bias_EN_B,
    bias_WEN_B,
    bias_Addr_B,
    bias_Din_B,
    bias_Dout_B);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_stream:output_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TVALID" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input input_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TREADY" *) output input_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_stream TDATA" *) input [15:0]input_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TVALID" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output output_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TREADY" *) input output_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_stream TDATA" *) output [15:0]output_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 weights_PORTA CLK" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME weights_PORTA, MEM_WIDTH 16, MEM_SIZE 2, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, READ_LATENCY 1" *) output weights_Clk_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 weights_PORTA RST" *) output weights_Rst_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 weights_PORTA EN" *) output weights_EN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 weights_PORTA WE" *) output [1:0]weights_WEN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 weights_PORTA ADDR" *) output [31:0]weights_Addr_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 weights_PORTA DIN" *) output [15:0]weights_Din_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 weights_PORTA DOUT" *) input [15:0]weights_Dout_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTA CLK" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bias_PORTA, MEM_WIDTH 16, MEM_SIZE 2, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, READ_LATENCY 1" *) output bias_Clk_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTA RST" *) output bias_Rst_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTA EN" *) output bias_EN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTA WE" *) output [1:0]bias_WEN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTA ADDR" *) output [31:0]bias_Addr_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTA DIN" *) output [15:0]bias_Din_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTA DOUT" *) input [15:0]bias_Dout_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTB CLK" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bias_PORTB, MEM_WIDTH 16, MEM_SIZE 2, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, READ_LATENCY 1" *) output bias_Clk_B;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTB RST" *) output bias_Rst_B;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTB EN" *) output bias_EN_B;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTB WE" *) output [1:0]bias_WEN_B;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTB ADDR" *) output [31:0]bias_Addr_B;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTB DIN" *) output [15:0]bias_Din_B;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bias_PORTB DOUT" *) input [15:0]bias_Dout_B;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:1]\^bias_Addr_A ;
  wire [31:1]\^bias_Addr_B ;
  wire bias_Clk_A;
  wire bias_Clk_B;
  wire [15:0]bias_Dout_A;
  wire [15:0]bias_Dout_B;
  wire bias_EN_A;
  wire bias_EN_B;
  wire bias_Rst_A;
  wire bias_Rst_B;
  wire [15:0]input_stream_TDATA;
  wire input_stream_TREADY;
  wire input_stream_TVALID;
  wire interrupt;
  wire [15:8]\^output_stream_TDATA ;
  wire output_stream_TREADY;
  wire output_stream_TVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [16:1]\^weights_Addr_A ;
  wire weights_Clk_A;
  wire [15:0]weights_Dout_A;
  wire weights_EN_A;
  wire weights_Rst_A;
  wire [0:0]NLW_inst_bias_Addr_A_UNCONNECTED;
  wire [0:0]NLW_inst_bias_Addr_B_UNCONNECTED;
  wire [15:0]NLW_inst_bias_Din_A_UNCONNECTED;
  wire [15:0]NLW_inst_bias_Din_B_UNCONNECTED;
  wire [1:0]NLW_inst_bias_WEN_A_UNCONNECTED;
  wire [1:0]NLW_inst_bias_WEN_B_UNCONNECTED;
  wire [7:0]NLW_inst_output_stream_TDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [31:0]NLW_inst_weights_Addr_A_UNCONNECTED;
  wire [15:0]NLW_inst_weights_Din_A_UNCONNECTED;
  wire [1:0]NLW_inst_weights_WEN_A_UNCONNECTED;

  assign bias_Addr_A[31:1] = \^bias_Addr_A [31:1];
  assign bias_Addr_A[0] = \<const0> ;
  assign bias_Addr_B[31:1] = \^bias_Addr_B [31:1];
  assign bias_Addr_B[0] = \<const0> ;
  assign bias_Din_A[15] = \<const0> ;
  assign bias_Din_A[14] = \<const0> ;
  assign bias_Din_A[13] = \<const0> ;
  assign bias_Din_A[12] = \<const0> ;
  assign bias_Din_A[11] = \<const0> ;
  assign bias_Din_A[10] = \<const0> ;
  assign bias_Din_A[9] = \<const0> ;
  assign bias_Din_A[8] = \<const0> ;
  assign bias_Din_A[7] = \<const0> ;
  assign bias_Din_A[6] = \<const0> ;
  assign bias_Din_A[5] = \<const0> ;
  assign bias_Din_A[4] = \<const0> ;
  assign bias_Din_A[3] = \<const0> ;
  assign bias_Din_A[2] = \<const0> ;
  assign bias_Din_A[1] = \<const0> ;
  assign bias_Din_A[0] = \<const0> ;
  assign bias_Din_B[15] = \<const0> ;
  assign bias_Din_B[14] = \<const0> ;
  assign bias_Din_B[13] = \<const0> ;
  assign bias_Din_B[12] = \<const0> ;
  assign bias_Din_B[11] = \<const0> ;
  assign bias_Din_B[10] = \<const0> ;
  assign bias_Din_B[9] = \<const0> ;
  assign bias_Din_B[8] = \<const0> ;
  assign bias_Din_B[7] = \<const0> ;
  assign bias_Din_B[6] = \<const0> ;
  assign bias_Din_B[5] = \<const0> ;
  assign bias_Din_B[4] = \<const0> ;
  assign bias_Din_B[3] = \<const0> ;
  assign bias_Din_B[2] = \<const0> ;
  assign bias_Din_B[1] = \<const0> ;
  assign bias_Din_B[0] = \<const0> ;
  assign bias_WEN_A[1] = \<const0> ;
  assign bias_WEN_A[0] = \<const0> ;
  assign bias_WEN_B[1] = \<const0> ;
  assign bias_WEN_B[0] = \<const0> ;
  assign output_stream_TDATA[15:8] = \^output_stream_TDATA [15:8];
  assign output_stream_TDATA[7] = \<const0> ;
  assign output_stream_TDATA[6] = \<const0> ;
  assign output_stream_TDATA[5] = \<const0> ;
  assign output_stream_TDATA[4] = \<const0> ;
  assign output_stream_TDATA[3] = \<const0> ;
  assign output_stream_TDATA[2] = \<const0> ;
  assign output_stream_TDATA[1] = \<const0> ;
  assign output_stream_TDATA[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign weights_Addr_A[31] = \<const0> ;
  assign weights_Addr_A[30] = \<const0> ;
  assign weights_Addr_A[29] = \<const0> ;
  assign weights_Addr_A[28] = \<const0> ;
  assign weights_Addr_A[27] = \<const0> ;
  assign weights_Addr_A[26] = \<const0> ;
  assign weights_Addr_A[25] = \<const0> ;
  assign weights_Addr_A[24] = \<const0> ;
  assign weights_Addr_A[23] = \<const0> ;
  assign weights_Addr_A[22] = \<const0> ;
  assign weights_Addr_A[21] = \<const0> ;
  assign weights_Addr_A[20] = \<const0> ;
  assign weights_Addr_A[19] = \<const0> ;
  assign weights_Addr_A[18] = \<const0> ;
  assign weights_Addr_A[17] = \<const0> ;
  assign weights_Addr_A[16:1] = \^weights_Addr_A [16:1];
  assign weights_Addr_A[0] = \<const0> ;
  assign weights_Din_A[15] = \<const0> ;
  assign weights_Din_A[14] = \<const0> ;
  assign weights_Din_A[13] = \<const0> ;
  assign weights_Din_A[12] = \<const0> ;
  assign weights_Din_A[11] = \<const0> ;
  assign weights_Din_A[10] = \<const0> ;
  assign weights_Din_A[9] = \<const0> ;
  assign weights_Din_A[8] = \<const0> ;
  assign weights_Din_A[7] = \<const0> ;
  assign weights_Din_A[6] = \<const0> ;
  assign weights_Din_A[5] = \<const0> ;
  assign weights_Din_A[4] = \<const0> ;
  assign weights_Din_A[3] = \<const0> ;
  assign weights_Din_A[2] = \<const0> ;
  assign weights_Din_A[1] = \<const0> ;
  assign weights_Din_A[0] = \<const0> ;
  assign weights_WEN_A[1] = \<const0> ;
  assign weights_WEN_A[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "50'b00000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "50'b00000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "50'b00000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "50'b00000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "50'b00000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "50'b00000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "50'b00000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "50'b00000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "50'b00000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "50'b00000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "50'b00000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "50'b00000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "50'b00000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "50'b00000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "50'b00000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "50'b00000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "50'b00000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "50'b00000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "50'b00000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "50'b00000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "50'b00000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "50'b00000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "50'b00000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "50'b00000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "50'b00000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "50'b00000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "50'b00000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "50'b00000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "50'b00000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "50'b00000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "50'b00000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "50'b00000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "50'b00000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "50'b00000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "50'b00000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "50'b00000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "50'b00000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "50'b00000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "50'b00000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "50'b00000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "50'b00001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "50'b00010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "50'b00100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "50'b01000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "50'b00000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "50'b10000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "50'b00000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "50'b00000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "50'b00000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "50'b00000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_layer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bias_Addr_A({\^bias_Addr_A ,NLW_inst_bias_Addr_A_UNCONNECTED[0]}),
        .bias_Addr_B({\^bias_Addr_B ,NLW_inst_bias_Addr_B_UNCONNECTED[0]}),
        .bias_Clk_A(bias_Clk_A),
        .bias_Clk_B(bias_Clk_B),
        .bias_Din_A(NLW_inst_bias_Din_A_UNCONNECTED[15:0]),
        .bias_Din_B(NLW_inst_bias_Din_B_UNCONNECTED[15:0]),
        .bias_Dout_A(bias_Dout_A),
        .bias_Dout_B(bias_Dout_B),
        .bias_EN_A(bias_EN_A),
        .bias_EN_B(bias_EN_B),
        .bias_Rst_A(bias_Rst_A),
        .bias_Rst_B(bias_Rst_B),
        .bias_WEN_A(NLW_inst_bias_WEN_A_UNCONNECTED[1:0]),
        .bias_WEN_B(NLW_inst_bias_WEN_B_UNCONNECTED[1:0]),
        .input_stream_TDATA(input_stream_TDATA),
        .input_stream_TREADY(input_stream_TREADY),
        .input_stream_TVALID(input_stream_TVALID),
        .interrupt(interrupt),
        .output_stream_TDATA({\^output_stream_TDATA ,NLW_inst_output_stream_TDATA_UNCONNECTED[7:0]}),
        .output_stream_TREADY(output_stream_TREADY),
        .output_stream_TVALID(output_stream_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .weights_Addr_A({NLW_inst_weights_Addr_A_UNCONNECTED[31:17],\^weights_Addr_A ,NLW_inst_weights_Addr_A_UNCONNECTED[0]}),
        .weights_Clk_A(weights_Clk_A),
        .weights_Din_A(NLW_inst_weights_Din_A_UNCONNECTED[15:0]),
        .weights_Dout_A(weights_Dout_A),
        .weights_EN_A(weights_EN_A),
        .weights_Rst_A(weights_Rst_A),
        .weights_WEN_A(NLW_inst_weights_WEN_A_UNCONNECTED[1:0]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
