DESIGN impl_1
PART xczu3eg-sbva484-1-e

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  TILE BRAM_X8Y35
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y7
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  TILE BRAM_X8Y30
  CELLTYPE RAMB18E2
  LOC RAMB18_X1Y12
  MEM.PORTA.DATA_BIT_LAYOUT p0_d3
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 144
  BRAM_SLICE_END 146
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 144
  RAM_SLICE_END 146
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  TILE BRAM_X12Y10
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y2
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 35
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 35
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  TILE BRAM_X12Y15
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y3
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 1024
  BRAM_ADDR_END 2047
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 35
  RAM_ADDR_BEGIN 1024
  RAM_ADDR_END 2047
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 35
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  TILE BRAM_X21Y10
  CELLTYPE RAMB36E2
  LOC RAMB36_X3Y2
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 36
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 36
  RAM_SLICE_END 71
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  TILE BRAM_X21Y15
  CELLTYPE RAMB36E2
  LOC RAMB36_X3Y3
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 1024
  BRAM_ADDR_END 2047
  BRAM_SLICE_BEGIN 36
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 1024
  RAM_ADDR_END 2047
  RAM_SLICE_BEGIN 36
  RAM_SLICE_END 71
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  TILE BRAM_X23Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y6
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 72
  BRAM_SLICE_END 107
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 72
  RAM_SLICE_END 107
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  TILE BRAM_X23Y35
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y7
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 1024
  BRAM_ADDR_END 2047
  BRAM_SLICE_BEGIN 72
  BRAM_SLICE_END 107
  RAM_ADDR_BEGIN 1024
  RAM_ADDR_END 2047
  RAM_SLICE_BEGIN 72
  RAM_SLICE_END 107
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  TILE BRAM_X21Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X3Y6
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 108
  BRAM_SLICE_END 143
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 108
  RAM_SLICE_END 143
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  TILE BRAM_X21Y35
  CELLTYPE RAMB36E2
  LOC RAMB36_X3Y7
  MEM.PORTA.DATA_BIT_LAYOUT p4_d32
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 36
  WRITE_WIDTH_A 36
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 1024
  BRAM_ADDR_END 2047
  BRAM_SLICE_BEGIN 108
  BRAM_SLICE_END 143
  RAM_ADDR_BEGIN 1024
  RAM_ADDR_END 2047
  RAM_SLICE_BEGIN 108
  RAM_SLICE_END 143
ENDCELL

CELL design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  TILE BRAM_X21Y25
  CELLTYPE RAMB18E2
  LOC RAMB18_X3Y10
  MEM.PORTA.DATA_BIT_LAYOUT p0_d2
  RTL_RAM_NAME gen_wr_a.gen_word_narrow.mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 2047
  BRAM_SLICE_BEGIN 144
  BRAM_SLICE_END 145
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 2047
  RAM_SLICE_BEGIN 144
  RAM_SLICE_END 145
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_10
  TILE BRAM_X23Y120
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y24
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 32768
  BRAM_ADDR_END 36863
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 32768
  RAM_ADDR_END 36863
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_11
  TILE BRAM_X23Y125
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y25
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 36864
  BRAM_ADDR_END 40959
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 36864
  RAM_ADDR_END 40959
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_12
  TILE BRAM_X23Y130
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y26
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 40960
  BRAM_ADDR_END 45055
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 40960
  RAM_ADDR_END 45055
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_13
  TILE BRAM_X23Y135
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y27
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 45056
  BRAM_ADDR_END 49151
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 45056
  RAM_ADDR_END 49151
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_14
  TILE BRAM_X23Y140
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y28
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 49152
  BRAM_ADDR_END 53247
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 49152
  RAM_ADDR_END 53247
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_15
  TILE BRAM_X23Y145
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y29
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 53248
  BRAM_ADDR_END 57343
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 53248
  RAM_ADDR_END 57343
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_16
  TILE BRAM_X23Y150
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y30
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 57344
  BRAM_ADDR_END 61439
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 57344
  RAM_ADDR_END 61439
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_17
  TILE BRAM_X23Y155
  CELLTYPE RAMB36E2
  LOC RAMB36_X4Y31
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 61440
  BRAM_ADDR_END 65535
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 61440
  RAM_ADDR_END 65535
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_2
  TILE BRAM_X31Y120
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y24
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_3
  TILE BRAM_X31Y125
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y25
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_4
  TILE BRAM_X31Y130
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y26
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_5
  TILE BRAM_X31Y135
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y27
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 12288
  BRAM_ADDR_END 16383
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 12288
  RAM_ADDR_END 16383
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_6
  TILE BRAM_X31Y140
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y28
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 16384
  BRAM_ADDR_END 20479
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 16384
  RAM_ADDR_END 20479
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_7
  TILE BRAM_X31Y145
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y29
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 20480
  BRAM_ADDR_END 24575
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 20480
  RAM_ADDR_END 24575
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_8
  TILE BRAM_X31Y150
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y30
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 24576
  BRAM_ADDR_END 28671
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 24576
  RAM_ADDR_END 28671
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/frame_buffer_V_U/rendering_mono_frocq_ram_U/ram_reg_bram_9
  TILE BRAM_X31Y155
  CELLTYPE RAMB36E2
  LOC RAMB36_X5Y31
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 28672
  BRAM_ADDR_END 32767
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 28672
  RAM_ADDR_END 32767
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/fragment_color_V_U/dataflow_in_loop_g8j_memcore_U/dataflow_in_loop_g8j_memcore_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y135
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y55
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/fragment_x_V_U/dataflow_in_loop_g8j_memcore_U/dataflow_in_loop_g8j_memcore_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y130
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y52
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/fragment_y_V_U/dataflow_in_loop_g8j_memcore_U/dataflow_in_loop_g8j_memcore_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y130
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y53
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/fragment_z_V_U/dataflow_in_loop_g8j_memcore_U/dataflow_in_loop_g8j_memcore_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y135
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y54
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/pixels_color_V_U/dataflow_in_loop_g8j_memcore_U/dataflow_in_loop_g8j_memcore_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y145
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y58
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/pixels_x_V_U/dataflow_in_loop_g8j_memcore_U/dataflow_in_loop_g8j_memcore_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y140
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y57
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/pixels_y_V_U/dataflow_in_loop_g8j_memcore_U/dataflow_in_loop_g8j_memcore_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y140
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y56
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_1
  TILE BRAM_X2Y130
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y26
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_10
  TILE BRAM_X8Y135
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y27
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 36864
  BRAM_ADDR_END 40959
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 36864
  RAM_ADDR_END 40959
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_11
  TILE BRAM_X8Y140
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y28
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 40960
  BRAM_ADDR_END 45055
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 40960
  RAM_ADDR_END 45055
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_12
  TILE BRAM_X8Y145
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y29
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 45056
  BRAM_ADDR_END 49151
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 45056
  RAM_ADDR_END 49151
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_13
  TILE BRAM_X8Y150
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y30
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 49152
  BRAM_ADDR_END 53247
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 49152
  RAM_ADDR_END 53247
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_14
  TILE BRAM_X8Y155
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y31
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 53248
  BRAM_ADDR_END 57343
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 53248
  RAM_ADDR_END 57343
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_15
  TILE BRAM_X8Y160
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y32
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 57344
  BRAM_ADDR_END 61439
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 57344
  RAM_ADDR_END 61439
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_16
  TILE BRAM_X8Y165
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y33
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 61440
  BRAM_ADDR_END 65535
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 61440
  RAM_ADDR_END 65535
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_2
  TILE BRAM_X2Y135
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y27
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_3
  TILE BRAM_X2Y140
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y28
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_4
  TILE BRAM_X2Y145
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y29
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 12288
  BRAM_ADDR_END 16383
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 12288
  RAM_ADDR_END 16383
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_5
  TILE BRAM_X2Y150
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y30
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 16384
  BRAM_ADDR_END 20479
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 16384
  RAM_ADDR_END 20479
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_6
  TILE BRAM_X2Y155
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y31
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 20480
  BRAM_ADDR_END 24575
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 20480
  RAM_ADDR_END 24575
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_7
  TILE BRAM_X2Y160
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y32
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 24576
  BRAM_ADDR_END 28671
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 24576
  RAM_ADDR_END 28671
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_8
  TILE BRAM_X2Y165
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y33
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 28672
  BRAM_ADDR_END 32767
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 28672
  RAM_ADDR_END 32767
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/rendering_mono_0/inst/grp_dataflow_parent_loop_1_fu_279/dataflow_in_loop_TRI_1_U0/zculling_U0/z_buffer_V_U/zculling_z_buffer_V_ram_U/ram_reg_bram_9
  TILE BRAM_X8Y130
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y26
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 32768
  BRAM_ADDR_END 36863
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 32768
  RAM_ADDR_END 36863
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL
