<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>FPGA_SoC</design>
	<target_edif>D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.edn</target_edif>
</SynplifyOutput>
