============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:27:33 am
  Module:                 MEM_WB_ctrl_reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (121 ps) Setup Check with Pin WBSel_W_reg[0]/CK->D
          Group: clk
     Startpoint: (R) WEN
          Clock: (R) clk
       Endpoint: (F) WBSel_W_reg[0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      41                  
       Uncertainty:-      30                  
     Required Time:=     429                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     108                  
             Slack:=     121                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_7_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  WEN              -       -     R     (arrival)      1  1.1     0     0     200    (-,-) 
  drc_buf_sp92/Z   -       A->Z  R     CLKBUF_X1      5 10.5    27    48     248    (-,-) 
  g26__3772/Z      -       S->Z  F     MUX2_X1        1  1.4    10    60     308    (-,-) 
  WBSel_W_reg[0]/D <<<     -     F     DFFR_X1        1    -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------

