{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764031021508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764031021509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 19:37:00 2025 " "Processing started: Mon Nov 24 19:37:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764031021509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764031021509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta step_sequencer -c step_sequencer " "Command: quartus_sta step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764031021509 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764031021729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764031023076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764031023076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031023138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031023138 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "step_sequencer.sdc " "Synopsys Design Constraints File file not found: 'step_sequencer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764031024405 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031024406 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764031024452 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764031024452 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764031024452 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1764031024452 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031024452 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031024453 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|BPM_counter:B1\|Step audio_interface:A1\|BPM_counter:B1\|Step " "create_clock -period 1.000 -name audio_interface:A1\|BPM_counter:B1\|Step audio_interface:A1\|BPM_counter:B1\|Step" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764031024460 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " "create_clock -period 1.000 -name audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764031024460 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764031024460 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031024460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031024518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031024518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031024518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031024518 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1764031024518 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1764031024538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031024562 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764031024567 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764031024591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764031024890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764031024890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.975 " "Worst-case setup slack is -42.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.975            -909.737 CLOCK_50  " "  -42.975            -909.737 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.429             -61.043 audio_interface:A1\|BPM_counter:B1\|Step  " "   -4.429             -61.043 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.263            -125.084 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -2.263            -125.084 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102              -4.142 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.102              -4.142 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.043               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   28.043               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031024894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 CLOCK_50  " "    0.133               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.257               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.431               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.440               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.856               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031024945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.867 " "Worst-case recovery slack is -2.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867             -11.455 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -2.867             -11.455 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.875               0.000 CLOCK_50  " "   14.875               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031024958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.444 " "Worst-case removal slack is 1.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.444               0.000 CLOCK_50  " "    1.444               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.344               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    2.344               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031024968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -36.979 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -36.979 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.489 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.394              -9.489 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.248 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.394              -2.248 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.858               0.000 CLOCK_50  " "    8.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.757               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.757               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031024977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031024977 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031025072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031025072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031025072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031025072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.841 ns " "Worst Case Available Settling Time: 32.841 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031025072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031025072 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031025072 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764031025081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764031025155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764031028709 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031029196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031029196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031029196 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031029196 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1764031029196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031029219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764031029338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764031029338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.783 " "Worst-case setup slack is -43.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.783            -921.494 CLOCK_50  " "  -43.783            -921.494 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.581             -63.414 audio_interface:A1\|BPM_counter:B1\|Step  " "   -4.581             -63.414 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.224            -120.611 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -2.224            -120.611 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112              -4.117 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.112              -4.117 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.506               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   28.506               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031029342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.217 " "Worst-case hold slack is -0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -0.406 CLOCK_50  " "   -0.217              -0.406 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.242               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.428               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.437               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.823               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031029380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.918 " "Worst-case recovery slack is -2.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.918             -11.659 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -2.918             -11.659 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.098               0.000 CLOCK_50  " "   15.098               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031029389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.344 " "Worst-case removal slack is 1.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 CLOCK_50  " "    1.344               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.419               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    2.419               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031029397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -36.780 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -36.780 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.189 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.394              -9.189 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.240 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.394              -2.240 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 CLOCK_50  " "    8.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.731               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.731               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031029405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031029405 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031029498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031029498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031029498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031029498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.024 ns " "Worst Case Available Settling Time: 33.024 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031029498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031029498 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031029498 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764031029506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764031029743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764031033052 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031033533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031033533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031033533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031033533 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1764031033533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031033558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764031033597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764031033597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.187 " "Worst-case setup slack is -15.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.187            -347.378 CLOCK_50  " "  -15.187            -347.378 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.244             -30.395 audio_interface:A1\|BPM_counter:B1\|Step  " "   -2.244             -30.395 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116             -53.377 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.116             -53.377 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -1.332 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.376              -1.332 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.578               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.578               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031033603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.086               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.177               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.252               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.440               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031033641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.302 " "Worst-case recovery slack is -1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302              -5.204 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.302              -5.204 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.457               0.000 CLOCK_50  " "   16.457               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031033650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.894 " "Worst-case removal slack is 0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 CLOCK_50  " "    0.894               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.201               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    1.201               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031033658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.042 " "Worst-case minimum pulse width slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.125 audio_interface:A1\|BPM_counter:B1\|Step  " "   -0.042              -0.125 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.137 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.020              -0.137 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.152               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.789               0.000 CLOCK_50  " "    8.789               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.876               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.876               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031033665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031033665 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031033739 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031033739 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031033739 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031033739 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.558 ns " "Worst Case Available Settling Time: 35.558 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031033739 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031033739 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031033739 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764031033747 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031034232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031034232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031034232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764031034232 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1764031034232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031034251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764031034299 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764031034299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.983 " "Worst-case setup slack is -12.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.983            -296.193 CLOCK_50  " "  -12.983            -296.193 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166             -29.512 audio_interface:A1\|BPM_counter:B1\|Step  " "   -2.166             -29.512 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966             -45.397 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.966             -45.397 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.994 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -0.285              -0.994 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.668               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.668               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031034314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.026 " "Worst-case hold slack is -0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.070 CLOCK_50  " "   -0.026              -0.070 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.065               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.161               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.221               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.392               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031034355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.269 " "Worst-case recovery slack is -1.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269              -5.072 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "   -1.269              -5.072 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.878               0.000 CLOCK_50  " "   16.878               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031034367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.792 " "Worst-case removal slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 CLOCK_50  " "    0.792               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    1.182               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031034381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.010 " "Worst-case minimum pulse width slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK  " "    0.010               0.000 audio_interface:A1\|avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 audio_interface:A1\|BPM_counter:B1\|Step  " "    0.011               0.000 audio_interface:A1\|BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK  " "    0.147               0.000 audio_interface:A1\|DAC_controller:DC1\|i2cState.I2CREAD_ACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 CLOCK_50  " "    8.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 D1\|V1\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764031034388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764031034388 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031034457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031034457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031034457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031034457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.933 ns " "Worst Case Available Settling Time: 35.933 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031034457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764031034457 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764031034457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764031037124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764031037134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5523 " "Peak virtual memory: 5523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764031037332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 19:37:17 2025 " "Processing ended: Mon Nov 24 19:37:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764031037332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764031037332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764031037332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764031037332 ""}
