module mux7to1(inp, signal, out);
    input [6:0]in;
    input [2:0]sel;

    output reg out;
    always@(*)
        case(signal)
            3'b000 : out = inp[0];
            3'b001 : out = inp[1];
            3'b010 : out = inp[2];
            3'b011 : out = inp[3];
            3'b100 : out = inp[4];
            3'b101 : out = inp[5];
            3'b110 : out = inp[6];
            default : out = 1'b0;
        endcase
endmodule
