/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/


#ifndef _XRDP_DMA_AG_H_
#define _XRDP_DMA_AG_H_

#include "ru_types.h"

#define DMA_CONFIG_NUM_OF_WRITES_NUMOFBUFF_FIELD_MASK 0x0000003F
#define DMA_CONFIG_NUM_OF_WRITES_NUMOFBUFF_FIELD_WIDTH 6
#define DMA_CONFIG_NUM_OF_WRITES_NUMOFBUFF_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_NUM_OF_WRITES_NUMOFBUFF_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_NUM_OF_WRITES_REG;
#define DMA_CONFIG_NUM_OF_WRITES_REG_OFFSET 0x00000000
#define DMA_CONFIG_NUM_OF_WRITES_REG_RAM_CNT 8

#define DMA_CONFIG_NUM_OF_READS_RR_NUM_FIELD_MASK 0x0000003F
#define DMA_CONFIG_NUM_OF_READS_RR_NUM_FIELD_WIDTH 6
#define DMA_CONFIG_NUM_OF_READS_RR_NUM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_NUM_OF_READS_RR_NUM_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_NUM_OF_READS_REG;
#define DMA_CONFIG_NUM_OF_READS_REG_OFFSET 0x00000020
#define DMA_CONFIG_NUM_OF_READS_REG_RAM_CNT 8

#define DMA_CONFIG_U_THRESH_INTO_U_FIELD_MASK 0x0000003F
#define DMA_CONFIG_U_THRESH_INTO_U_FIELD_WIDTH 6
#define DMA_CONFIG_U_THRESH_INTO_U_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_U_THRESH_INTO_U_FIELD;
#endif
#define DMA_CONFIG_U_THRESH_OUT_OF_U_FIELD_MASK 0x00003F00
#define DMA_CONFIG_U_THRESH_OUT_OF_U_FIELD_WIDTH 6
#define DMA_CONFIG_U_THRESH_OUT_OF_U_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_U_THRESH_OUT_OF_U_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_U_THRESH_REG;
#define DMA_CONFIG_U_THRESH_REG_OFFSET 0x00000040
#define DMA_CONFIG_U_THRESH_REG_RAM_CNT 8

#define DMA_CONFIG_PRI_RXPRI_FIELD_MASK 0x0000000F
#define DMA_CONFIG_PRI_RXPRI_FIELD_WIDTH 4
#define DMA_CONFIG_PRI_RXPRI_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_PRI_RXPRI_FIELD;
#endif
#define DMA_CONFIG_PRI_TXPRI_FIELD_MASK 0x000000F0
#define DMA_CONFIG_PRI_TXPRI_FIELD_WIDTH 4
#define DMA_CONFIG_PRI_TXPRI_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_PRI_TXPRI_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_PRI_REG;
#define DMA_CONFIG_PRI_REG_OFFSET 0x00000060
#define DMA_CONFIG_PRI_REG_RAM_CNT 8

#define DMA_CONFIG_WEIGHT_RXWEIGHT_FIELD_MASK 0x00000007
#define DMA_CONFIG_WEIGHT_RXWEIGHT_FIELD_WIDTH 3
#define DMA_CONFIG_WEIGHT_RXWEIGHT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_WEIGHT_RXWEIGHT_FIELD;
#endif
#define DMA_CONFIG_WEIGHT_TXWEIGHT_FIELD_MASK 0x00000700
#define DMA_CONFIG_WEIGHT_TXWEIGHT_FIELD_WIDTH 3
#define DMA_CONFIG_WEIGHT_TXWEIGHT_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_WEIGHT_TXWEIGHT_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_WEIGHT_REG;
#define DMA_CONFIG_WEIGHT_REG_OFFSET 0x00000080
#define DMA_CONFIG_WEIGHT_REG_RAM_CNT 8

#define DMA_CONFIG_PERIPH_SOURCE_RXSOURCE_FIELD_MASK 0x0000003F
#define DMA_CONFIG_PERIPH_SOURCE_RXSOURCE_FIELD_WIDTH 6
#define DMA_CONFIG_PERIPH_SOURCE_RXSOURCE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_PERIPH_SOURCE_RXSOURCE_FIELD;
#endif
#define DMA_CONFIG_PERIPH_SOURCE_TXSOURCE_FIELD_MASK 0x00003F00
#define DMA_CONFIG_PERIPH_SOURCE_TXSOURCE_FIELD_WIDTH 6
#define DMA_CONFIG_PERIPH_SOURCE_TXSOURCE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_PERIPH_SOURCE_TXSOURCE_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_PERIPH_SOURCE_REG;
#define DMA_CONFIG_PERIPH_SOURCE_REG_OFFSET 0x000000A0
#define DMA_CONFIG_PERIPH_SOURCE_REG_RAM_CNT 8

#define DMA_CONFIG_TARGET_MEM_RXTMEM_FIELD_MASK 0x00000001
#define DMA_CONFIG_TARGET_MEM_RXTMEM_FIELD_WIDTH 1
#define DMA_CONFIG_TARGET_MEM_RXTMEM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_TARGET_MEM_RXTMEM_FIELD;
#endif
#define DMA_CONFIG_TARGET_MEM_TXTMEM_FIELD_MASK 0x00000100
#define DMA_CONFIG_TARGET_MEM_TXTMEM_FIELD_WIDTH 1
#define DMA_CONFIG_TARGET_MEM_TXTMEM_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_TARGET_MEM_TXTMEM_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_TARGET_MEM_REG;
#define DMA_CONFIG_TARGET_MEM_REG_OFFSET 0x000000C0
#define DMA_CONFIG_TARGET_MEM_REG_RAM_CNT 8

#define DMA_CONFIG_PTRRST_RSTVEC_FIELD_MASK 0x0000FFFF
#define DMA_CONFIG_PTRRST_RSTVEC_FIELD_WIDTH 16
#define DMA_CONFIG_PTRRST_RSTVEC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_PTRRST_RSTVEC_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_PTRRST_REG;
#define DMA_CONFIG_PTRRST_REG_OFFSET 0x000000E0

#define DMA_CONFIG_BBROUTEOVRD_DEST_FIELD_MASK 0x0000003F
#define DMA_CONFIG_BBROUTEOVRD_DEST_FIELD_WIDTH 6
#define DMA_CONFIG_BBROUTEOVRD_DEST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_BBROUTEOVRD_DEST_FIELD;
#endif
#define DMA_CONFIG_BBROUTEOVRD_ROUTE_FIELD_MASK 0x0003FF00
#define DMA_CONFIG_BBROUTEOVRD_ROUTE_FIELD_WIDTH 10
#define DMA_CONFIG_BBROUTEOVRD_ROUTE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_BBROUTEOVRD_ROUTE_FIELD;
#endif
#define DMA_CONFIG_BBROUTEOVRD_OVRD_FIELD_MASK 0x01000000
#define DMA_CONFIG_BBROUTEOVRD_OVRD_FIELD_WIDTH 1
#define DMA_CONFIG_BBROUTEOVRD_OVRD_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_BBROUTEOVRD_OVRD_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_BBROUTEOVRD_REG;
#define DMA_CONFIG_BBROUTEOVRD_REG_OFFSET 0x000000E4

#define DMA_CONFIG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_MASK 0x00000001
#define DMA_CONFIG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_WIDTH 1
#define DMA_CONFIG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD;
#endif
#define DMA_CONFIG_CLK_GATE_CNTRL_TIMER_VAL_FIELD_MASK 0x0000FF00
#define DMA_CONFIG_CLK_GATE_CNTRL_TIMER_VAL_FIELD_WIDTH 8
#define DMA_CONFIG_CLK_GATE_CNTRL_TIMER_VAL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_CLK_GATE_CNTRL_TIMER_VAL_FIELD;
#endif
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_MASK 0x00010000
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_WIDTH 1
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD;
#endif
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_MASK 0x00700000
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_WIDTH 3
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD;
#endif
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_MASK 0xFF000000
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_WIDTH 8
#define DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_CLK_GATE_CNTRL_REG;
#define DMA_CONFIG_CLK_GATE_CNTRL_REG_OFFSET 0x000000E8

#define DMA_CONFIG_UBUS_DPIDS_DDR_FIELD_MASK 0x000000FF
#define DMA_CONFIG_UBUS_DPIDS_DDR_FIELD_WIDTH 8
#define DMA_CONFIG_UBUS_DPIDS_DDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_DPIDS_DDR_FIELD;
#endif
#define DMA_CONFIG_UBUS_DPIDS_SRAM_FIELD_MASK 0x0000FF00
#define DMA_CONFIG_UBUS_DPIDS_SRAM_FIELD_WIDTH 8
#define DMA_CONFIG_UBUS_DPIDS_SRAM_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_DPIDS_SRAM_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_UBUS_DPIDS_REG;
#define DMA_CONFIG_UBUS_DPIDS_REG_OFFSET 0x000000EC

#define DMA_CONFIG_MAX_OTF_MAX_DDR_FIELD_MASK 0x0000FFFF
#define DMA_CONFIG_MAX_OTF_MAX_DDR_FIELD_WIDTH 16
#define DMA_CONFIG_MAX_OTF_MAX_DDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_MAX_OTF_MAX_DDR_FIELD;
#endif
#define DMA_CONFIG_MAX_OTF_MAX_SRAM_FIELD_MASK 0xFFFF0000
#define DMA_CONFIG_MAX_OTF_MAX_SRAM_FIELD_WIDTH 16
#define DMA_CONFIG_MAX_OTF_MAX_SRAM_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_MAX_OTF_MAX_SRAM_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_MAX_OTF_REG;
#define DMA_CONFIG_MAX_OTF_REG_OFFSET 0x000000F0

#define DMA_CONFIG_UBUS_CREDITS_DDR_FIELD_MASK 0x0000001F
#define DMA_CONFIG_UBUS_CREDITS_DDR_FIELD_WIDTH 5
#define DMA_CONFIG_UBUS_CREDITS_DDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_CREDITS_DDR_FIELD;
#endif
#define DMA_CONFIG_UBUS_CREDITS_SRAM_FIELD_MASK 0x000003E0
#define DMA_CONFIG_UBUS_CREDITS_SRAM_FIELD_WIDTH 5
#define DMA_CONFIG_UBUS_CREDITS_SRAM_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_CREDITS_SRAM_FIELD;
#endif
#define DMA_CONFIG_UBUS_CREDITS_DDR_SET_FIELD_MASK 0x00000400
#define DMA_CONFIG_UBUS_CREDITS_DDR_SET_FIELD_WIDTH 1
#define DMA_CONFIG_UBUS_CREDITS_DDR_SET_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_CREDITS_DDR_SET_FIELD;
#endif
#define DMA_CONFIG_UBUS_CREDITS_SRAM_SET_FIELD_MASK 0x00000800
#define DMA_CONFIG_UBUS_CREDITS_SRAM_SET_FIELD_WIDTH 1
#define DMA_CONFIG_UBUS_CREDITS_SRAM_SET_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_CREDITS_SRAM_SET_FIELD;
#endif
#define DMA_CONFIG_UBUS_CREDITS_DSPACE_FULL_THRSH_FIELD_MASK 0x001FF000
#define DMA_CONFIG_UBUS_CREDITS_DSPACE_FULL_THRSH_FIELD_WIDTH 9
#define DMA_CONFIG_UBUS_CREDITS_DSPACE_FULL_THRSH_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_CREDITS_DSPACE_FULL_THRSH_FIELD;
#endif
#define DMA_CONFIG_UBUS_CREDITS_HSPACE_FULL_THRSH_FIELD_MASK 0x3FE00000
#define DMA_CONFIG_UBUS_CREDITS_HSPACE_FULL_THRSH_FIELD_WIDTH 9
#define DMA_CONFIG_UBUS_CREDITS_HSPACE_FULL_THRSH_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_CREDITS_HSPACE_FULL_THRSH_FIELD;
#endif
#define DMA_CONFIG_UBUS_CREDITS_DDRCH_FIELD_MASK 0x40000000
#define DMA_CONFIG_UBUS_CREDITS_DDRCH_FIELD_WIDTH 1
#define DMA_CONFIG_UBUS_CREDITS_DDRCH_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_UBUS_CREDITS_DDRCH_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_UBUS_CREDITS_REG;
#define DMA_CONFIG_UBUS_CREDITS_REG_OFFSET 0x000000F4

#define DMA_CONFIG_PSRAM_BASE_BASE_FIELD_MASK 0xFFFFFFFF
#define DMA_CONFIG_PSRAM_BASE_BASE_FIELD_WIDTH 32
#define DMA_CONFIG_PSRAM_BASE_BASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_PSRAM_BASE_BASE_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_PSRAM_BASE_REG;
#define DMA_CONFIG_PSRAM_BASE_REG_OFFSET 0x000000F8

#define DMA_CONFIG_DDR_BASE_BASE_FIELD_MASK 0xFFFFFFFF
#define DMA_CONFIG_DDR_BASE_BASE_FIELD_WIDTH 32
#define DMA_CONFIG_DDR_BASE_BASE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_DDR_BASE_BASE_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_DDR_BASE_REG;
#define DMA_CONFIG_DDR_BASE_REG_OFFSET 0x000000FC

#define DMA_CONFIG_GEN_CFG_PAIR256_FIELD_MASK 0x00000001
#define DMA_CONFIG_GEN_CFG_PAIR256_FIELD_WIDTH 1
#define DMA_CONFIG_GEN_CFG_PAIR256_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_GEN_CFG_PAIR256_FIELD;
#endif
#define DMA_CONFIG_GEN_CFG_R_FIELD_MASK 0xFFFFFFFE
#define DMA_CONFIG_GEN_CFG_R_FIELD_WIDTH 31
#define DMA_CONFIG_GEN_CFG_R_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_GEN_CFG_R_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_GEN_CFG_REG;
#define DMA_CONFIG_GEN_CFG_REG_OFFSET 0x00000100

#define DMA_CONFIG_MAX_OTF_REQ_MAX_DDR_FIELD_MASK 0x0000003F
#define DMA_CONFIG_MAX_OTF_REQ_MAX_DDR_FIELD_WIDTH 6
#define DMA_CONFIG_MAX_OTF_REQ_MAX_DDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_MAX_OTF_REQ_MAX_DDR_FIELD;
#endif
#define DMA_CONFIG_MAX_OTF_REQ_MAX_SRAM_FIELD_MASK 0x00003F00
#define DMA_CONFIG_MAX_OTF_REQ_MAX_SRAM_FIELD_WIDTH 6
#define DMA_CONFIG_MAX_OTF_REQ_MAX_SRAM_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_CONFIG_MAX_OTF_REQ_MAX_SRAM_FIELD;
#endif
extern const ru_reg_rec DMA_CONFIG_MAX_OTF_REQ_REG;
#define DMA_CONFIG_MAX_OTF_REQ_REG_OFFSET 0x00000110

#define DMA_DEBUG_NEMPTY_NEMPTY_FIELD_MASK 0x0000FFFF
#define DMA_DEBUG_NEMPTY_NEMPTY_FIELD_WIDTH 16
#define DMA_DEBUG_NEMPTY_NEMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_NEMPTY_NEMPTY_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_NEMPTY_REG;
#define DMA_DEBUG_NEMPTY_REG_OFFSET 0x00000200

#define DMA_DEBUG_URGNT_URGNT_FIELD_MASK 0x0000FFFF
#define DMA_DEBUG_URGNT_URGNT_FIELD_WIDTH 16
#define DMA_DEBUG_URGNT_URGNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_URGNT_URGNT_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_URGNT_REG;
#define DMA_DEBUG_URGNT_REG_OFFSET 0x00000204

#define DMA_DEBUG_SELSRC_SEL_SRC_FIELD_MASK 0x0000003F
#define DMA_DEBUG_SELSRC_SEL_SRC_FIELD_WIDTH 6
#define DMA_DEBUG_SELSRC_SEL_SRC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_SELSRC_SEL_SRC_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_SELSRC_REG;
#define DMA_DEBUG_SELSRC_REG_OFFSET 0x00000208

#define DMA_DEBUG_REQ_CNT_RX_REQ_CNT_FIELD_MASK 0x0000003F
#define DMA_DEBUG_REQ_CNT_RX_REQ_CNT_FIELD_WIDTH 6
#define DMA_DEBUG_REQ_CNT_RX_REQ_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_REQ_CNT_RX_REQ_CNT_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_REQ_CNT_RX_REG;
#define DMA_DEBUG_REQ_CNT_RX_REG_OFFSET 0x00000220
#define DMA_DEBUG_REQ_CNT_RX_REG_RAM_CNT 8

#define DMA_DEBUG_REQ_CNT_TX_REQ_CNT_FIELD_MASK 0x0000003F
#define DMA_DEBUG_REQ_CNT_TX_REQ_CNT_FIELD_WIDTH 6
#define DMA_DEBUG_REQ_CNT_TX_REQ_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_REQ_CNT_TX_REQ_CNT_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_REQ_CNT_TX_REG;
#define DMA_DEBUG_REQ_CNT_TX_REG_OFFSET 0x00000240
#define DMA_DEBUG_REQ_CNT_TX_REG_RAM_CNT 8

#define DMA_DEBUG_REQ_CNT_RX_ACC_REQ_CNT_FIELD_MASK 0xFFFFFFFF
#define DMA_DEBUG_REQ_CNT_RX_ACC_REQ_CNT_FIELD_WIDTH 32
#define DMA_DEBUG_REQ_CNT_RX_ACC_REQ_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_REQ_CNT_RX_ACC_REQ_CNT_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_REQ_CNT_RX_ACC_REG;
#define DMA_DEBUG_REQ_CNT_RX_ACC_REG_OFFSET 0x00000260
#define DMA_DEBUG_REQ_CNT_RX_ACC_REG_RAM_CNT 8

#define DMA_DEBUG_REQ_CNT_TX_ACC_REQ_CNT_FIELD_MASK 0xFFFFFFFF
#define DMA_DEBUG_REQ_CNT_TX_ACC_REQ_CNT_FIELD_WIDTH 32
#define DMA_DEBUG_REQ_CNT_TX_ACC_REQ_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_REQ_CNT_TX_ACC_REQ_CNT_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_REQ_CNT_TX_ACC_REG;
#define DMA_DEBUG_REQ_CNT_TX_ACC_REG_OFFSET 0x00000280
#define DMA_DEBUG_REQ_CNT_TX_ACC_REG_RAM_CNT 8

#define DMA_DEBUG_UBUSCRDT_DDR_FIELD_MASK 0x0000001F
#define DMA_DEBUG_UBUSCRDT_DDR_FIELD_WIDTH 5
#define DMA_DEBUG_UBUSCRDT_DDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_UBUSCRDT_DDR_FIELD;
#endif
#define DMA_DEBUG_UBUSCRDT_SRAM_FIELD_MASK 0x00001F00
#define DMA_DEBUG_UBUSCRDT_SRAM_FIELD_WIDTH 5
#define DMA_DEBUG_UBUSCRDT_SRAM_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_UBUSCRDT_SRAM_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_UBUSCRDT_REG;
#define DMA_DEBUG_UBUSCRDT_REG_OFFSET 0x000002A0

#define DMA_DEBUG_UBUSBYTES_DDR_FIELD_MASK 0x0000FFFF
#define DMA_DEBUG_UBUSBYTES_DDR_FIELD_WIDTH 16
#define DMA_DEBUG_UBUSBYTES_DDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_UBUSBYTES_DDR_FIELD;
#endif
#define DMA_DEBUG_UBUSBYTES_SRAM_FIELD_MASK 0xFFFF0000
#define DMA_DEBUG_UBUSBYTES_SRAM_FIELD_WIDTH 16
#define DMA_DEBUG_UBUSBYTES_SRAM_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_UBUSBYTES_SRAM_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_UBUSBYTES_REG;
#define DMA_DEBUG_UBUSBYTES_REG_OFFSET 0x000002A4

#define DMA_DEBUG_ON_THE_FLY_OTF_FIELD_MASK 0x0000003F
#define DMA_DEBUG_ON_THE_FLY_OTF_FIELD_WIDTH 6
#define DMA_DEBUG_ON_THE_FLY_OTF_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_ON_THE_FLY_OTF_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_ON_THE_FLY_REG;
#define DMA_DEBUG_ON_THE_FLY_REG_OFFSET 0x000002A8

#define DMA_DEBUG_DBG_SEL_DBGSEL_FIELD_MASK 0x00000007
#define DMA_DEBUG_DBG_SEL_DBGSEL_FIELD_WIDTH 3
#define DMA_DEBUG_DBG_SEL_DBGSEL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_DBG_SEL_DBGSEL_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_DBG_SEL_REG;
#define DMA_DEBUG_DBG_SEL_REG_OFFSET 0x000002AC

#define DMA_DEBUG_DEBUGOUT_DBG_FIELD_MASK 0xFFFFFFFF
#define DMA_DEBUG_DEBUGOUT_DBG_FIELD_WIDTH 32
#define DMA_DEBUG_DEBUGOUT_DBG_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_DEBUGOUT_DBG_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_DEBUGOUT_REG;
#define DMA_DEBUG_DEBUGOUT_REG_OFFSET 0x000002B0

#define DMA_DEBUG_UBUSREQ_DDR_FIELD_MASK 0x0000003F
#define DMA_DEBUG_UBUSREQ_DDR_FIELD_WIDTH 6
#define DMA_DEBUG_UBUSREQ_DDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_UBUSREQ_DDR_FIELD;
#endif
#define DMA_DEBUG_UBUSREQ_SRAM_FIELD_MASK 0x00003F00
#define DMA_DEBUG_UBUSREQ_SRAM_FIELD_WIDTH 6
#define DMA_DEBUG_UBUSREQ_SRAM_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_UBUSREQ_SRAM_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_UBUSREQ_REG;
#define DMA_DEBUG_UBUSREQ_REG_OFFSET 0x000002B4

#define DMA_DEBUG_RDADD_ADDRESS_FIELD_MASK 0x000003FF
#define DMA_DEBUG_RDADD_ADDRESS_FIELD_WIDTH 10
#define DMA_DEBUG_RDADD_ADDRESS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_RDADD_ADDRESS_FIELD;
#endif
#define DMA_DEBUG_RDADD_DATACS_FIELD_MASK 0x00010000
#define DMA_DEBUG_RDADD_DATACS_FIELD_WIDTH 1
#define DMA_DEBUG_RDADD_DATACS_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_RDADD_DATACS_FIELD;
#endif
#define DMA_DEBUG_RDADD_CDCS_FIELD_MASK 0x00020000
#define DMA_DEBUG_RDADD_CDCS_FIELD_WIDTH 1
#define DMA_DEBUG_RDADD_CDCS_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_RDADD_CDCS_FIELD;
#endif
#define DMA_DEBUG_RDADD_RRCS_FIELD_MASK 0x00040000
#define DMA_DEBUG_RDADD_RRCS_FIELD_WIDTH 1
#define DMA_DEBUG_RDADD_RRCS_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_RDADD_RRCS_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_RDADD_REG;
#define DMA_DEBUG_RDADD_REG_OFFSET 0x00000300

#define DMA_DEBUG_RDVALID_VALID_FIELD_MASK 0x00000001
#define DMA_DEBUG_RDVALID_VALID_FIELD_WIDTH 1
#define DMA_DEBUG_RDVALID_VALID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_RDVALID_VALID_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_RDVALID_REG;
#define DMA_DEBUG_RDVALID_REG_OFFSET 0x00000304

#define DMA_DEBUG_RDDATARDY_READY_FIELD_MASK 0x00000001
#define DMA_DEBUG_RDDATARDY_READY_FIELD_WIDTH 1
#define DMA_DEBUG_RDDATARDY_READY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_RDDATARDY_READY_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_RDDATARDY_REG;
#define DMA_DEBUG_RDDATARDY_REG_OFFSET 0x00000308

#define DMA_DEBUG_RDDATA_DATA_FIELD_MASK 0xFFFFFFFF
#define DMA_DEBUG_RDDATA_DATA_FIELD_WIDTH 32
#define DMA_DEBUG_RDDATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec DMA_DEBUG_RDDATA_DATA_FIELD;
#endif
extern const ru_reg_rec DMA_DEBUG_RDDATA_REG;
#define DMA_DEBUG_RDDATA_REG_OFFSET 0x00000310
#define DMA_DEBUG_RDDATA_REG_RAM_CNT 4

extern const ru_block_rec DMA_BLOCK;

#endif
