 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Sat Nov 16 01:54:27 2024
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: Q_K_V_S_Z_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac/U1/acc1_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  Q_K_V_S_Z_reg_reg[0]/CK (DFFR_X2)      0.0000     0.0000 r
  Q_K_V_S_Z_reg_reg[0]/Q (DFFR_X2)       0.7241     0.7241 f
  U4829/ZN (NAND2_X2)                    0.1271     0.8512 r
  U4616/ZN (NAND2_X4)                    0.0962     0.9474 f
  U1857/ZN (INV_X4)                      0.1635     1.1109 r
  U1325/Z (BUF_X4)                       0.1791     1.2900 r
  U2770/ZN (NAND2_X2)                    0.0693     1.3593 f
  U5906/ZN (NAND2_X4)                    0.2103     1.5697 r
  U847/ZN (INV_X4)                       0.1334     1.7031 f
  U5610/ZN (XNOR2_X2)                    0.2621     1.9652 f
  U6955/ZN (OAI22_X2)                    0.2985     2.2637 r
  U4801/ZN (OAI21_X2)                    0.1879     2.4516 f
  U4459/ZN (NAND2_X2)                    0.1406     2.5923 r
  U4530/ZN (NAND2_X2)                    0.0687     2.6610 f
  U4529/ZN (NAND2_X2)                    0.1088     2.7698 r
  U2418/ZN (INV_X1)                      0.0624     2.8322 f
  U4528/ZN (NAND2_X2)                    0.1269     2.9590 r
  U2344/ZN (NAND3_X1)                    0.1083     3.0673 f
  U4403/ZN (NAND2_X2)                    0.1594     3.2267 r
  U4476/ZN (XNOR2_X2)                    0.2917     3.5184 r
  U4473/ZN (XNOR2_X2)                    0.3556     3.8740 r
  U2961/ZN (INV_X2)                      0.0620     3.9360 f
  U5644/ZN (NAND3_X2)                    0.1465     4.0825 r
  U5641/ZN (NAND2_X2)                    0.0806     4.1631 f
  U5637/ZN (XNOR2_X2)                    0.2480     4.4111 f
  U6417/ZN (XNOR2_X2)                    0.2532     4.6643 f
  U6416/ZN (NAND2_X2)                    0.0963     4.7605 r
  U6415/ZN (INV_X2)                      0.0409     4.8014 f
  mac/U1/acc1_reg_reg[25]/D (DFFR_X2)    0.0000     4.8014 f
  data arrival time                                 4.8014

  clock clk (rise edge)                  5.2500     5.2500
  clock network delay (ideal)            0.0000     5.2500
  clock uncertainty                     -0.0500     5.2000
  mac/U1/acc1_reg_reg[25]/CK (DFFR_X2)   0.0000     5.2000 r
  library setup time                    -0.3985     4.8015
  data required time                                4.8015
  -----------------------------------------------------------
  data required time                                4.8015
  data arrival time                                -4.8014
  -----------------------------------------------------------
  slack (MET)                                       0.0000


1
