Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,5683
design__instance__area,81340.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,46
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,43
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0023537722881883383
power__switching__total,0.0017326930537819862
power__leakage__total,5.8691185245152155E-8
power__total,0.004086524248123169
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3167145801930212
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.31682737885551326
timing__hold__ws__corner:nom_tt_025C_1v80,0.34640691295928955
timing__setup__ws__corner:nom_tt_025C_1v80,11.565843721227875
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.346407
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.565844
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,253
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,43
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3577302721967173
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.358486889209398
timing__hold__ws__corner:nom_ss_100C_1v60,0.9101522015889735
timing__setup__ws__corner:nom_ss_100C_1v60,3.5911257206596634
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.910152
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.591126
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,27
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,43
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29831229997249975
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.29842815174839593
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11873308228229441
timing__setup__ws__corner:nom_ff_n40C_1v95,13.01157973749664
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118733
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.011580
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,460
design__max_fanout_violation__count,43
design__max_cap_violation__count,4
clock__skew__worst_hold,-0.2950262617712787
clock__skew__worst_setup,0.29509942547067075
timing__hold__ws,0.11526996350363748
timing__setup__ws,3.088731136061277
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115270
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.088731
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,5681
design__instance__area__stdcell,49851.6
design__instance__count__macros,2
design__instance__area__macros,31488.7
design__instance__utilization,0.733629
design__instance__utilization__stdcell,0.627971
design__instance__count__class:macro,2
design__instance__count__class:inverter,54
design__instance__count__class:sequential_cell,674
design__instance__count__class:multi_input_combinational_cell,2795
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,3783
design__instance__count__class:tap_cell,1016
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,175100
design__violations,0
design__instance__count__class:timing_repair_buffer,935
design__instance__count__class:clock_buffer,50
design__instance__count__class:clock_inverter,37
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,529
antenna__violating__nets,33
antenna__violating__pins,40
route__antenna_violation__count,33
antenna_diodes_count,120
design__instance__count__class:antenna_cell,120
route__net,4589
route__net__special,2
route__drc_errors__iter:1,5450
route__wirelength__iter:1,227351
route__drc_errors__iter:2,3568
route__wirelength__iter:2,225055
route__drc_errors__iter:3,3186
route__wirelength__iter:3,223981
route__drc_errors__iter:4,938
route__wirelength__iter:4,223681
route__drc_errors__iter:5,240
route__wirelength__iter:5,223575
route__drc_errors__iter:6,40
route__wirelength__iter:6,223544
route__drc_errors__iter:7,17
route__wirelength__iter:7,223529
route__drc_errors__iter:8,11
route__wirelength__iter:8,223528
route__drc_errors__iter:9,3
route__wirelength__iter:9,223521
route__drc_errors__iter:10,0
route__wirelength__iter:10,223525
route__drc_errors,0
route__wirelength,223525
route__vias,43368
route__vias__singlecut,43368
route__vias__multicut,0
design__disconnected_pin__count,66
design__critical_disconnected_pin__count,0
route__wirelength__max,941.895
timing__unannotated_net__count__corner:nom_tt_025C_1v80,115
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,115
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,115
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,43
design__max_fanout_violation__count__corner:min_tt_025C_1v80,43
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.31024236835446845
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3109477485731136
timing__hold__ws__corner:min_tt_025C_1v80,0.339412729750947
timing__setup__ws__corner:min_tt_025C_1v80,11.87175280572795
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.339413
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.871753
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,115
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,153
design__max_fanout_violation__count__corner:min_ss_100C_1v60,43
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3482668418894709
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3489534038273164
timing__hold__ws__corner:min_ss_100C_1v60,0.8959732098735689
timing__setup__ws__corner:min_ss_100C_1v60,4.104462663698226
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.895973
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.104463
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,115
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,25
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,43
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2950262617712787
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.29509942547067075
timing__hold__ws__corner:min_ff_n40C_1v95,0.11526996350363748
timing__setup__ws__corner:min_ff_n40C_1v95,13.075143116078594
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115270
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.075143
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,115
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,69
design__max_fanout_violation__count__corner:max_tt_025C_1v80,43
design__max_cap_violation__count__corner:max_tt_025C_1v80,3
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.32460021700419855
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3249771377317188
timing__hold__ws__corner:max_tt_025C_1v80,0.35321735425186007
timing__setup__ws__corner:max_tt_025C_1v80,11.26910685552745
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.353217
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.269107
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,115
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,460
design__max_fanout_violation__count__corner:max_ss_100C_1v60,43
design__max_cap_violation__count__corner:max_ss_100C_1v60,4
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.36868295571131493
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3690407806022716
timing__hold__ws__corner:max_ss_100C_1v60,0.92293375554376
timing__setup__ws__corner:max_ss_100C_1v60,3.088731136061277
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.922934
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,3.088731
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,115
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,33
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,43
design__max_cap_violation__count__corner:max_ff_n40C_1v95,3
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.30381406583778153
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.30419681523634595
timing__hold__ws__corner:max_ff_n40C_1v95,0.12187667886542754
timing__setup__ws__corner:max_ff_n40C_1v95,12.946375893327104
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121877
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.946376
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,115
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,115
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000093664
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000120729
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000155296
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000120729
design_powergrid__voltage__worst,0.000120729
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.000120729
design_powergrid__drop__worst__net:VPWR,0.000093664
design_powergrid__voltage__worst__net:VGND,0.000120729
design_powergrid__drop__worst__net:VGND,0.000120729
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000014699999999999999864192835874465714596226462163031101226806640625
ir__drop__worst,0.0000937000000000000007362166432045569308684207499027252197265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
