{
  "questions": [
    {
      "question": "What is the fundamental building block of synchronous sequential digital circuits, capable of storing a single bit of information and updating its state only at specific clock edges?",
      "options": [
        "NOR gate",
        "Multiplexer",
        "Adder",
        "Flip-flop",
        "Decoder"
      ],
      "correct": 3
    },
    {
      "question": "In a CPU's memory hierarchy, what is the primary advantage of a `set-associative` cache over a `direct-mapped` cache?",
      "options": [
        "Simpler hardware implementation and lower cost",
        "Faster access times due to direct address mapping",
        "Reduced power consumption",
        "Fewer cache misses due to increased flexibility in block placement",
        "Guaranteed absence of conflict misses"
      ],
      "correct": 3
    },
    {
      "question": "In digital IC design, what is the primary purpose of implementing `scan chains` as part of Design for Testability (DFT)?",
      "options": [
        "To improve the power efficiency of the circuit during normal operation",
        "To facilitate static timing analysis (STA) by providing clear timing paths",
        "To enable effective manufacturing test of sequential logic for faults",
        "To enhance circuit security by encrypting internal states",
        "To reduce the physical area occupied by the logic gates"
      ],
      "correct": 2
    },
    {
      "question": "Which type of specialized processor architecture is designed to efficiently perform the same operation on multiple data elements simultaneously, often using a single instruction to operate on entire arrays or vectors of data?",
      "options": [
        "Scalar Processor",
        "Superscalar Processor",
        "Vector Processor",
        "Very Long Instruction Word (VLIW) Processor",
        "Complex Instruction Set Computer (CISC)"
      ],
      "correct": 2
    },
    {
      "question": "In the physical design phase of an Application-Specific Integrated Circuit (ASIC), what is the primary objective of the `Place and Route` step?",
      "options": [
        "To convert the RTL description into a gate-level netlist",
        "To verify the functional correctness of the design using simulations",
        "To determine the physical locations of standard cells and connect them with metal wires",
        "To generate the test vectors for manufacturing fault detection",
        "To optimize the power consumption of the design at the architectural level"
      ],
      "correct": 2
    }
  ]
}