// Generated by CIRCT unknown git version
module VRAM_Control(	// file.cleaned.mlir:2:3
  input         n_PCLK,	// file.cleaned.mlir:2:30
                PCLK,	// file.cleaned.mlir:2:47
                n_R7,	// file.cleaned.mlir:2:62
                n_W7,	// file.cleaned.mlir:2:77
                n_DBE,	// file.cleaned.mlir:2:92
                H0_D,	// file.cleaned.mlir:2:108
                BLNK,	// file.cleaned.mlir:2:123
  input  [13:0] nPA,	// file.cleaned.mlir:2:138
  output        DB_PAR,	// file.cleaned.mlir:2:154
                TSTEP,	// file.cleaned.mlir:2:171
                WR,	// file.cleaned.mlir:2:187
                RD,	// file.cleaned.mlir:2:200
                n_ALE,	// file.cleaned.mlir:2:213
                PD_RB,	// file.cleaned.mlir:2:229
                XRB,	// file.cleaned.mlir:2:245
                TH_MUX	// file.cleaned.mlir:2:259
);

  assign DB_PAR = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign TSTEP = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign WR = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign RD = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign n_ALE = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign PD_RB = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign XRB = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign TH_MUX = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

module ReadBuffer(	// file.cleaned.mlir:6:3
  input       XRB,	// file.cleaned.mlir:6:28
              RC,	// file.cleaned.mlir:6:42
              PD_RB,	// file.cleaned.mlir:6:55
  input [7:0] PD_in,	// file.cleaned.mlir:6:71
  inout [7:0] CPU_DB	// file.cleaned.mlir:6:90
);

endmodule

