Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 13:22:04 2025
| Host         : meow running 64-bit Debian GNU/Linux 13 (trixie)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         10          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           
XDCC-8     Warning   User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.827        0.000                      0                   16        0.252        0.000                      0                   16        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.827        0.000                      0                   16        0.252        0.000                      0                   16        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  driver/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    driver/counter_reg[8]_i_1_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.260 r  driver/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.260    driver/counter_reg[12]_i_1_n_6
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[13]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.062    15.087    driver/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  driver/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    driver/counter_reg[8]_i_1_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.239 r  driver/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.239    driver/counter_reg[12]_i_1_n_4
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[15]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.062    15.087    driver/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  driver/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    driver/counter_reg[8]_i_1_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.165 r  driver/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.165    driver/counter_reg[12]_i_1_n_5
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[14]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.062    15.087    driver/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  driver/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    driver/counter_reg[8]_i_1_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.149 r  driver/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.149    driver/counter_reg[12]_i_1_n_7
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[12]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.062    15.087    driver/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 r  driver/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.146    driver/counter_reg[8]_i_1_n_6
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.446    14.787    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[9]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    driver/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  7.942    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.125 r  driver/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.125    driver/counter_reg[8]_i_1_n_4
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.446    14.787    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[11]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    driver/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.051 r  driver/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.051    driver/counter_reg[8]_i_1_n_5
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.446    14.787    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[10]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    driver/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  8.037    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  driver/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    driver/counter_reg[4]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.035 r  driver/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.035    driver/counter_reg[8]_i_1_n_7
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.446    14.787    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[8]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    driver/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.032 r  driver/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.032    driver/counter_reg[4]_i_1_n_6
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.447    14.788    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[5]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.062    15.089    driver/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 driver/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.566     5.087    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  driver/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    driver/counter_reg_n_0_[1]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  driver/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    driver/counter_reg[0]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.011 r  driver/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.011    driver/counter_reg[4]_i_1_n_4
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.447    14.788    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[7]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.062    15.089    driver/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  8.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 driver/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    driver/counter_reg_n_0_[3]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  driver/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    driver/counter_reg[0]_i_1_n_4
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 driver/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.694    driver/counter_reg_n_0_[7]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  driver/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    driver/counter_reg[4]_i_1_n_4
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 driver/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    driver/counter_reg_n_0_[11]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  driver/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    driver/counter_reg[8]_i_1_n_4
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.691    driver/counter_reg_n_0_[4]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  driver/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    driver/counter_reg[4]_i_1_n_7
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.691    driver/counter_reg_n_0_[8]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  driver/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    driver/counter_reg[8]_i_1_n_7
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  driver/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.690    driver/counter_reg_n_0_[12]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.805 r  driver/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.805    driver/counter_reg[12]_i_1_n_7
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[12]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    driver/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.696    driver/counter_reg_n_0_[2]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  driver/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    driver/counter_reg[0]_i_1_n_5
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.696    driver/counter_reg_n_0_[6]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  driver/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    driver/counter_reg[4]_i_1_n_5
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  driver/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.696    driver/counter_reg_n_0_[10]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  driver/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    driver/counter_reg[8]_i_1_n_5
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    driver/CLK
    SLICE_X51Y15         FDRE                                         r  driver/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    driver/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  driver/counter_reg[15]/Q
                         net (fo=8, routed)           0.120     1.705    driver/an_sel[1]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  driver/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    driver/counter_reg[12]_i_1_n_4
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    driver/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  led_clk_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y16   calc/result_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y18   calc/result_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y18   calc/result_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   calc/result_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y17   calc/result_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   calc/result_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   calc/result_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   calc/result_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y13   driver/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   calc/result_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   calc/result_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   calc/result_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   calc/result_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   calc/result_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   calc/result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   calc/result_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   calc/result_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   calc/result_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   calc/result_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   calc/result_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   calc/result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   calc/result_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y18   calc/result_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   calc/result_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   calc/result_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   calc/result_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   calc/result_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   calc/result_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   calc/result_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.257ns  (logic 2.502ns (30.300%)  route 5.755ns (69.700%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W13                                               0.000     2.000 r  a[3] (IN)
                         net (fo=0)                   0.000     2.000    a[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     3.459 r  a_IBUF[3]_inst/O
                         net (fo=21, routed)          3.447     6.906    calc/led_a_OBUF[3]
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.030 r  calc/product__2_carry__0_i_9/O
                         net (fo=1, routed)           0.444     7.474    calc/product__2_carry__0_i_9_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  calc/product__2_carry__0_i_3/O
                         net (fo=2, routed)           0.612     8.210    calc/product__2_carry__0_i_3_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.334 r  calc/product__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.334    calc/mul/S[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.586 r  calc/mul/product__2_carry__0/O[0]
                         net (fo=2, routed)           0.819     9.405    calc/mul/product[4]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.295     9.700 r  calc/mul/result[4]_i_2/O
                         net (fo=1, routed)           0.433    10.133    calc/mul/result[4]_i_2_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I2_O)        0.124    10.257 r  calc/mul/result[4]_i_1/O
                         net (fo=1, routed)           0.000    10.257    calc/p_0_in[4]
    SLICE_X49Y17         FDRE                                         r  calc/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443     4.784    calc/CLK
    SLICE_X49Y17         FDRE                                         r  calc/result_reg[4]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.193ns  (logic 2.579ns (31.476%)  route 5.614ns (68.524%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=20, routed)          3.602     7.053    calc/led_a_OBUF[0]
    SLICE_X51Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.205 r  calc/product__2_carry__0_i_7/O
                         net (fo=2, routed)           0.649     7.854    calc/product__2_carry__0_i_7_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.332     8.186 r  calc/product__2_carry__0_i_2/O
                         net (fo=1, routed)           0.404     8.590    calc/mul/DI[1]
    SLICE_X50Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.110 r  calc/mul/product__2_carry__0/CO[3]
                         net (fo=1, routed)           0.959    10.069    calc/mul/product[7]
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.124    10.193 r  calc/mul/result[7]_i_1/O
                         net (fo=1, routed)           0.000    10.193    calc/p_0_in[7]
    SLICE_X52Y17         FDRE                                         r  calc/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444     4.785    calc/CLK
    SLICE_X52Y17         FDRE                                         r  calc/result_reg[7]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.103ns  (logic 2.809ns (34.665%)  route 5.294ns (65.335%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=20, routed)          3.602     7.053    calc/led_a_OBUF[0]
    SLICE_X51Y18         LUT4 (Prop_lut4_I2_O)        0.152     7.205 r  calc/product__2_carry__0_i_7/O
                         net (fo=2, routed)           0.649     7.854    calc/product__2_carry__0_i_7_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.332     8.186 r  calc/product__2_carry__0_i_2/O
                         net (fo=1, routed)           0.404     8.590    calc/mul/DI[1]
    SLICE_X50Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.137 r  calc/mul/product__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.776    calc/mul/product[6]
    SLICE_X51Y18         LUT4 (Prop_lut4_I3_O)        0.327    10.103 r  calc/mul/result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.103    calc/p_0_in[6]
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442     4.783    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C

Slack:                    inf
  Source:                 a[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.877ns  (logic 2.564ns (32.547%)  route 5.314ns (67.453%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W13                                               0.000     2.000 r  a[3] (IN)
                         net (fo=0)                   0.000     2.000    a[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     3.459 r  a_IBUF[3]_inst/O
                         net (fo=21, routed)          3.447     6.906    calc/led_a_OBUF[3]
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.030 r  calc/product__2_carry__0_i_9/O
                         net (fo=1, routed)           0.444     7.474    calc/product__2_carry__0_i_9_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  calc/product__2_carry__0_i_3/O
                         net (fo=2, routed)           0.612     8.210    calc/product__2_carry__0_i_3_n_0
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.334 r  calc/product__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.334    calc/mul/S[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.761 r  calc/mul/product__2_carry__0/O[1]
                         net (fo=1, routed)           0.810     9.571    calc/mul/product[5]
    SLICE_X51Y18         LUT4 (Prop_lut4_I3_O)        0.306     9.877 r  calc/mul/result[5]_i_1/O
                         net (fo=1, routed)           0.000     9.877    calc/p_0_in[5]
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442     4.783    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[5]/C

Slack:                    inf
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.631ns  (logic 2.468ns (32.341%)  route 5.163ns (67.659%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    V15                                               0.000     2.000 r  a[1] (IN)
                         net (fo=0)                   0.000     2.000    a[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     3.466 r  a_IBUF[1]_inst/O
                         net (fo=26, routed)          3.726     7.192    calc/mul/led_a_OBUF[1]
    SLICE_X50Y15         LUT4 (Prop_lut4_I3_O)        0.124     7.316 r  calc/mul/product__2_carry_i_2/O
                         net (fo=1, routed)           0.540     7.857    calc/mul/product__2_carry_i_2_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     8.304 r  calc/mul/product__2_carry/O[3]
                         net (fo=1, routed)           0.592     8.895    calc/mul/product[3]
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.307     9.202 r  calc/mul/result[3]_i_4/O
                         net (fo=1, routed)           0.305     9.507    calc/mul/result[3]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.631 r  calc/mul/result[3]_i_1/O
                         net (fo=1, routed)           0.000     9.631    calc/p_0_in[3]
    SLICE_X48Y18         FDRE                                         r  calc/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.441     4.782    calc/CLK
    SLICE_X48Y18         FDRE                                         r  calc/result_reg[3]/C

Slack:                    inf
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 2.593ns (35.913%)  route 4.627ns (64.087%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    V15                                               0.000     2.000 r  a[1] (IN)
                         net (fo=0)                   0.000     2.000    a[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     3.466 r  a_IBUF[1]_inst/O
                         net (fo=26, routed)          3.510     6.976    calc/mul/led_a_OBUF[1]
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.100 r  calc/mul/product__2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.100    calc/mul/product__2_carry_i_6_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.678 r  calc/mul/product__2_carry/O[2]
                         net (fo=1, routed)           0.963     8.641    calc/mul/product[2]
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.301     8.942 r  calc/mul/result[2]_i_4/O
                         net (fo=1, routed)           0.154     9.096    calc/mul/result[2]_i_4_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  calc/mul/result[2]_i_1/O
                         net (fo=1, routed)           0.000     9.220    calc/p_0_in[2]
    SLICE_X49Y18         FDRE                                         r  calc/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.441     4.782    calc/CLK
    SLICE_X49Y18         FDRE                                         r  calc/result_reg[2]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.947ns (28.000%)  route 5.006ns (72.000%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=20, routed)          3.602     7.053    calc/led_a_OBUF[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.177 r  calc/result[3]_i_5/O
                         net (fo=4, routed)           0.341     7.518    calc/result[3]_i_5_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  calc/result[0]_i_3/O
                         net (fo=1, routed)           0.799     8.442    calc/result[0]_i_3_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  calc/result[0]_i_2/O
                         net (fo=1, routed)           0.263     8.829    calc/mul/result_reg[0]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.953 r  calc/mul/result[0]_i_1/O
                         net (fo=1, routed)           0.000     8.953    calc/p_0_in[0]
    SLICE_X49Y16         FDRE                                         r  calc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444     4.785    calc/CLK
    SLICE_X49Y16         FDRE                                         r  calc/result_reg[0]/C

Slack:                    inf
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.662ns  (logic 2.335ns (35.050%)  route 4.327ns (64.950%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 MUXF7=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    V15                                               0.000     2.000 r  a[1] (IN)
                         net (fo=0)                   0.000     2.000    a[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     3.466 r  a_IBUF[1]_inst/O
                         net (fo=26, routed)          3.510     6.976    calc/mul/led_a_OBUF[1]
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.100 r  calc/mul/product__2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.100    calc/mul/product__2_carry_i_6_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.330 r  calc/mul/product__2_carry/O[1]
                         net (fo=1, routed)           0.817     8.147    calc/mul/product[1]
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.306     8.453 r  calc/mul/result[1]_i_2/O
                         net (fo=1, routed)           0.000     8.453    calc/mul/result[1]_i_2_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     8.662 r  calc/mul/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.662    calc/p_0_in[1]
    SLICE_X50Y18         FDRE                                         r  calc/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442     4.783    calc/CLK
    SLICE_X50Y18         FDRE                                         r  calc/result_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.343ns  (logic 1.441ns (26.975%)  route 3.902ns (73.025%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     3.441 r  rst_IBUF_inst/O
                         net (fo=24, routed)          3.902     7.343    calc/SR[0]
    SLICE_X49Y16         FDRE                                         r  calc/result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.444     4.785    calc/CLK
    SLICE_X49Y16         FDRE                                         r  calc/result_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.294ns  (logic 1.441ns (27.225%)  route 3.853ns (72.775%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     3.441 r  rst_IBUF_inst/O
                         net (fo=24, routed)          3.853     7.294    calc/SR[0]
    SLICE_X49Y17         FDRE                                         r  calc/result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443     4.784    calc/CLK
    SLICE_X49Y17         FDRE                                         r  calc/result_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.268ns (20.428%)  route 1.042ns (79.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V2                                                0.000     1.000 r  b[0] (IN)
                         net (fo=0)                   0.000     1.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     1.223 r  b_IBUF[0]_inst/O
                         net (fo=20, routed)          1.042     2.265    calc/mul/led_b_OBUF[0]
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.310 r  calc/mul/result[0]_i_1/O
                         net (fo=1, routed)           0.000     2.310    calc/p_0_in[0]
    SLICE_X49Y16         FDRE                                         r  calc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.829     1.956    calc/CLK
    SLICE_X49Y16         FDRE                                         r  calc/result_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.210ns (15.968%)  route 1.103ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.103     2.312    driver/SR[0]
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.210ns (15.968%)  route 1.103ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.103     2.312    driver/SR[0]
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.210ns (15.968%)  route 1.103ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.103     2.312    driver/SR[0]
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.210ns (15.968%)  route 1.103ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.103     2.312    driver/SR[0]
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y13         FDRE                                         r  driver/counter_reg[3]/C

Slack:                    inf
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.330ns (24.364%)  route 1.023ns (75.636%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V2                                                0.000     1.000 r  b[0] (IN)
                         net (fo=0)                   0.000     1.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     1.223 r  b_IBUF[0]_inst/O
                         net (fo=20, routed)          1.023     2.246    calc/mul/led_b_OBUF[0]
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.291 r  calc/mul/result[1]_i_2/O
                         net (fo=1, routed)           0.000     2.291    calc/mul/result[1]_i_2_n_0
    SLICE_X50Y18         MUXF7 (Prop_muxf7_I0_O)      0.062     2.353 r  calc/mul/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.353    calc/p_0_in[1]
    SLICE_X50Y18         FDRE                                         r  calc/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.828     1.955    calc/CLK
    SLICE_X50Y18         FDRE                                         r  calc/result_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.210ns (15.233%)  route 1.166ns (84.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.166     2.375    driver/SR[0]
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.210ns (15.233%)  route 1.166ns (84.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.166     2.375    driver/SR[0]
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.210ns (15.233%)  route 1.166ns (84.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.166     2.375    driver/SR[0]
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.210ns (15.233%)  route 1.166ns (84.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=24, routed)          1.166     2.375    driver/SR[0]
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.832     1.959    driver/CLK
    SLICE_X51Y14         FDRE                                         r  driver/counter_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.239ns  (logic 5.077ns (45.175%)  route 6.162ns (54.825%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  calc/result_reg[6]/Q
                         net (fo=8, routed)           1.190     6.691    calc/result[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.299     6.990 r  calc/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.964     7.954    calc/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.078 f  calc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.714     8.792    driver/seg_OBUF[2]_inst_i_1
    SLICE_X53Y21         LUT4 (Prop_lut4_I1_O)        0.150     8.942 r  driver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.485    10.428    calc/seg[4]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.354    10.782 r  calc/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808    12.589    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.320 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.320    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 5.090ns (45.801%)  route 6.023ns (54.199%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  calc/result_reg[6]/Q
                         net (fo=8, routed)           1.190     6.691    calc/result[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.299     6.990 r  calc/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.964     7.954    calc/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.078 f  calc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.714     8.792    driver/seg_OBUF[2]_inst_i_1
    SLICE_X53Y21         LUT4 (Prop_lut4_I1_O)        0.150     8.942 r  driver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.487    10.430    driver/counter_reg[15]_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.354    10.784 r  driver/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667    12.450    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    16.194 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.194    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.050ns  (logic 4.829ns (43.698%)  route 6.222ns (56.302%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  calc/result_reg[6]/Q
                         net (fo=8, routed)           1.190     6.691    calc/result[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.299     6.990 r  calc/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.964     7.954    calc/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.078 f  calc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.714     8.792    driver/seg_OBUF[2]_inst_i_1
    SLICE_X53Y21         LUT4 (Prop_lut4_I1_O)        0.150     8.942 r  driver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.487    10.430    driver/counter_reg[15]_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.326    10.756 r  driver/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865    12.621    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.131 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.131    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.001ns  (logic 4.838ns (43.978%)  route 6.163ns (56.022%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  calc/result_reg[6]/Q
                         net (fo=8, routed)           1.190     6.691    calc/result[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.299     6.990 r  calc/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.964     7.954    calc/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.078 f  calc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.714     8.792    driver/seg_OBUF[2]_inst_i_1
    SLICE_X53Y21         LUT4 (Prop_lut4_I1_O)        0.150     8.942 r  driver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.485    10.428    calc/seg[4]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.326    10.754 r  calc/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.809    12.562    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.082 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.082    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.935ns  (logic 4.853ns (44.383%)  route 6.082ns (55.617%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  calc/result_reg[6]/Q
                         net (fo=8, routed)           1.190     6.691    calc/result[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.299     6.990 r  calc/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.966     7.956    calc/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.080 f  calc/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.796     8.876    calc/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.000 r  calc/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.218    10.217    driver/seg[6]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.153    10.370 r  driver/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.912    12.282    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    16.017 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.017    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.790ns  (logic 4.853ns (44.978%)  route 5.937ns (55.022%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  calc/result_reg[6]/Q
                         net (fo=8, routed)           1.190     6.691    calc/result[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.299     6.990 r  calc/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.964     7.954    calc/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.078 r  calc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.714     8.792    driver/seg_OBUF[2]_inst_i_1
    SLICE_X53Y21         LUT4 (Prop_lut4_I1_O)        0.150     8.942 f  driver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.266    10.208    calc/seg[4]
    SLICE_X65Y20         LUT3 (Prop_lut3_I2_O)        0.326    10.534 r  calc/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.802    12.336    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.871 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.871    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.630ns  (logic 4.822ns (45.366%)  route 5.808ns (54.634%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    calc/CLK
    SLICE_X51Y18         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  calc/result_reg[6]/Q
                         net (fo=8, routed)           1.190     6.691    calc/result[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.299     6.990 r  calc/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.964     7.954    calc/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.078 r  calc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.714     8.792    driver/seg_OBUF[2]_inst_i_1
    SLICE_X53Y21         LUT4 (Prop_lut4_I1_O)        0.150     8.942 f  driver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.083    10.026    driver/counter_reg[15]_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.326    10.352 r  driver/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855    12.207    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.711 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.711    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 5.076ns (50.921%)  route 4.892ns (49.079%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          2.926    11.447    led_clk_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.968 f  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000    14.968    led_clk
    L1                                                                f  led_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.950ns  (logic 4.964ns (45.335%)  route 5.986ns (54.665%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T2                                                0.000     2.000 r  b[2] (IN)
                         net (fo=0)                   0.000     2.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     3.458 r  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.986     9.444    led_b_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.950 r  led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.950    led_b[2]
    U14                                                               r  led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 4.309ns (55.009%)  route 3.524ns (44.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  driver/counter_reg[15]/Q
                         net (fo=8, routed)           1.160     6.700    driver/an_sel[1]
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.152     6.852 r  driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.364     9.217    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    12.918 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.918    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.475ns (51.723%)  route 1.377ns (48.277%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.745     1.629    led_clk_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.851 r  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.851    led_clk
    L1                                                                r  led_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.425ns (75.999%)  route 0.450ns (24.001%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  a[0] (IN)
                         net (fo=0)                   0.000     1.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     1.219 r  a_IBUF[0]_inst/O
                         net (fo=20, routed)          0.450     1.669    led_a_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.875 r  led_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.875    led_a[0]
    U16                                                               r  led_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_op[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.426ns (75.153%)  route 0.472ns (24.847%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V17                                               0.000     1.000 r  op[0] (IN)
                         net (fo=0)                   0.000     1.000    op[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     1.221 r  op_IBUF[0]_inst/O
                         net (fo=9, routed)           0.472     1.692    led_op_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.898 r  led_op_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.898    led_op[0]
    V13                                                               r  led_op[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.437ns (72.586%)  route 0.543ns (27.414%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  a[3] (IN)
                         net (fo=0)                   0.000     1.000    a[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     1.227 r  a_IBUF[3]_inst/O
                         net (fo=21, routed)          0.543     1.770    led_a_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.980 r  led_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.980    led_a[3]
    V19                                                               r  led_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.420ns (70.205%)  route 0.603ns (29.795%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  a[2] (IN)
                         net (fo=0)                   0.000     1.000    a[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     1.218 r  a_IBUF[2]_inst/O
                         net (fo=23, routed)          0.603     1.821    led_a_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.023 r  led_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.023    led_a[2]
    U19                                                               r  led_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.465ns (65.655%)  route 0.766ns (34.345%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  a[1] (IN)
                         net (fo=0)                   0.000     1.000    a[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     1.234 r  a_IBUF[1]_inst/O
                         net (fo=26, routed)          0.766     2.000    led_a_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.231 r  led_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.231    led_a[1]
    E19                                                               r  led_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.467ns (59.885%)  route 0.983ns (40.115%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    calc/CLK
    SLICE_X49Y16         FDRE                                         r  calc/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  calc/result_reg[0]/Q
                         net (fo=1, routed)           0.233     1.818    calc/result[0]
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  calc/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.364     2.227    calc/result_reg[0]_0
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.045     2.272 r  calc/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.658    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.894 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.894    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.449ns (58.657%)  route 1.021ns (41.343%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  driver/counter_reg[14]/Q
                         net (fo=8, routed)           0.317     1.902    driver/an_sel[0]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.046     1.948 r  driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.653    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.915 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.915    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.390ns (55.559%)  route 1.112ns (44.441%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  driver/counter_reg[14]/Q
                         net (fo=8, routed)           0.418     2.003    driver/an_sel[0]
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.742    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.946 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.946    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.410ns (56.348%)  route 1.092ns (43.652%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    driver/CLK
    SLICE_X51Y16         FDRE                                         r  driver/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  driver/counter_reg[14]/Q
                         net (fo=8, routed)           0.416     2.001    driver/an_sel[0]
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.046 r  driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.677     2.722    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.946 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.946    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





