m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11e vcom 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa
T_opt
!s110 1727270437
Vj]6IUoR@`R?2TXX=_CBfi3
04 10 13 work vga_top_tb vga_top_behav 1
=1-000ae431a4f1-66f40e24-d7259-17b3
R0
!s12b OEM100
!s124 OEM10U4 
o-quiet -auto_acc_if_foreign -work work +acc
tCvgOpt 0
n@_opt
OL;O;2023.3;77
Eframe_counter
Z2 w1727192892
Z3 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z4 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z5 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 9
R1
Z6 8/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd
Z7 F/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd
l0
L5 1
VS1X@P^m@:0og8^95l_OjR2
!s100 5Wbzillg=a6R:XL0:NENB2
Z8 OL;C;2023.3;77
32
Z9 !s110 1727270288
!i10b 1
Z10 !s108 1727270288.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd|
Z12 !s107 /home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd|
!i113 0
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Aframe_counter_rtl
R3
R4
R5
Z15 DEx4 work 13 frame_counter 0 22 S1X@P^m@:0og8^95l_OjR2
!i122 9
l23
L18 57
V4D`:z5I:U>N?Jj2:jibWM2
!s100 PY1zHY[mJh89iam;R3V9I2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Epixel_gen
Z16 w1727166341
R3
R4
R5
!i122 10
R1
Z17 8/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd
Z18 F/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd
l0
L5 1
VQV=SSoLebL8Jc@bX9kPKm1
!s100 HLVdYT5g^AVHkSfLn<AY_1
R8
32
Z19 !s110 1727270289
!i10b 1
R10
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd|
Z21 !s107 /home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd|
!i113 0
R13
R14
Apixel_gen_rtl
R3
R4
R5
Z22 DEx4 work 9 pixel_gen 0 22 QV=SSoLebL8Jc@bX9kPKm1
!i122 10
l14
L11 58
VC9W7l8kbo9?cn_bVz04Q]3
!s100 9?^Nnb:CnhmE5oAnYjVk>3
R8
32
R19
!i10b 1
R10
R20
R21
!i113 0
R13
R14
Evga_top
Z23 w1727268088
R3
R4
R5
!i122 11
R1
Z24 8/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd
Z25 F/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd
l0
L5 1
VgVa:X7S_YIMCaPFh=[o`N0
!s100 3KQ8V5Pm@3LD0XIGADRPC1
R8
32
R19
!i10b 1
Z26 !s108 1727270289.000000
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd|
Z28 !s107 /home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd|
!i113 0
R13
R14
Avga_top_rtl
R22
R15
R3
R4
R5
Z29 DEx4 work 7 vga_top 0 22 gVa:X7S_YIMCaPFh=[o`N0
!i122 11
l40
L20 69
V=_d6Pj6zfNj@2>]f3Cg910
!s100 1_KgS^4ALCZ47dJQE3BY>1
R8
32
R19
!i10b 1
R26
R27
R28
!i113 0
R13
R14
Evga_top_tb
Z30 w1727270365
R3
R4
R5
!i122 13
R1
Z31 8/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd
Z32 F/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd
l0
L5 1
V^UKfh8CDk7Gh5c`jmBWmi2
!s100 VLDY?fGL13M9YjhZV928g3
R8
32
Z33 !s110 1727270379
!i10b 1
Z34 !s108 1727270379.000000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd|
Z36 !s107 /home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd|
!i113 0
R13
R14
Avga_top_behav
R29
R3
R4
R5
DEx4 work 10 vga_top_tb 0 22 ^UKfh8CDk7Gh5c`jmBWmi2
!i122 13
l23
L9 49
V;V9jSB>B2I>R9W>__4XIS0
!s100 jf=GTkYg=0C<YhX59@Q7F0
R8
32
R33
!i10b 1
R34
R35
R36
!i113 0
R13
R14
