$date
  Tue Sep  2 12:53:03 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_flipflop_d $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$var reg 1 # q $end
$scope module dut $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
0$
0%
U&
#5000000
#10000000
1!
0#
1$
0&
#20000000
0!
0$
#25000000
1"
1%
#30000000
1!
1#
1$
1&
#40000000
0!
0$
#50000000
1!
1$
#60000000
0!
0$
#65000000
0"
0%
#70000000
1!
0#
1$
0&
#80000000
0!
0$
#90000000
1!
1$
#100000000
#105000000
1"
1%
