#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd605207ce0 .scope module, "im_tb" "im_tb" 2 3;
 .timescale -9 -9;
P_0x7fd605209aa0 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0x7fd6052236e0_0 .var "clk", 0 0;
v0x7fd605223790_0 .var/i "counter", 31 0;
v0x7fd605223820_0 .var "rst", 0 0;
S_0x7fd6052081e0 .scope module, "taylor" "taylor" 2 41, 3 5 0, S_0x7fd605207ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7fd603f63008 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd6052227a0_0 .net/2u *"_ivl_14", 9 0, L_0x7fd603f63008;  1 drivers
v0x7fd605222860_0 .net "aluControlOp", 3 0, v0x7fd60520d960_0;  1 drivers
v0x7fd605222900_0 .net "aluOp", 1 0, v0x7fd605220e80_0;  1 drivers
v0x7fd6052229d0_0 .net "clk", 0 0, v0x7fd6052236e0_0;  1 drivers
v0x7fd605222a60_0 .net "funct", 5 0, L_0x7fd605223e70;  1 drivers
v0x7fd605222b30_0 .net "i_imm", 15 0, L_0x7fd605223bd0;  1 drivers
v0x7fd605222bc0_0 .var "inst", 31 0;
v0x7fd605222c70_0 .net "j_addr", 25 0, L_0x7fd605223cf0;  1 drivers
v0x7fd605222d20_0 .net "nextInst", 31 0, L_0x7fd603d05840;  1 drivers
v0x7fd605222e60_0 .net "nextPc", 9 0, L_0x7fd603d054e0;  1 drivers
v0x7fd605222ef0_0 .net "opcode", 5 0, L_0x7fd605223d90;  1 drivers
v0x7fd605222f80_0 .var "pc", 9 0;
v0x7fd605223030_0 .net "rd", 4 0, L_0x7fd605223af0;  1 drivers
o0x7fd603f32638 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd6052230e0_0 .net "regDest", 0 0, o0x7fd603f32638;  0 drivers
o0x7fd603f32668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd605223190_0 .net "regWrite", 0 0, o0x7fd603f32668;  0 drivers
v0x7fd605223240_0 .net "rs", 4 0, L_0x7fd6052238f0;  1 drivers
v0x7fd6052232f0_0 .net "rsData", 31 0, v0x7fd605222350_0;  1 drivers
v0x7fd6052234a0_0 .net "rst", 0 0, v0x7fd605223820_0;  1 drivers
v0x7fd605223530_0 .net "rt", 4 0, L_0x7fd6052239d0;  1 drivers
v0x7fd6052235c0_0 .net "rtData", 31 0, v0x7fd6052224b0_0;  1 drivers
o0x7fd603f32758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd605223650_0 .net "writeData", 31 0, o0x7fd603f32758;  0 drivers
E_0x7fd60520d810 .event posedge, v0x7fd6052229d0_0;
L_0x7fd6052238f0 .part v0x7fd605222bc0_0, 21, 5;
L_0x7fd6052239d0 .part v0x7fd605222bc0_0, 16, 5;
L_0x7fd605223af0 .part v0x7fd605222bc0_0, 11, 5;
L_0x7fd605223bd0 .part v0x7fd605222bc0_0, 0, 16;
L_0x7fd605223cf0 .part v0x7fd605222bc0_0, 0, 26;
L_0x7fd605223d90 .part v0x7fd605222bc0_0, 26, 6;
L_0x7fd605223e70 .part v0x7fd605222bc0_0, 0, 6;
L_0x7fd603d054e0 .arith/sum 10, v0x7fd605222f80_0, L_0x7fd603f63008;
S_0x7fd605208030 .scope module, "aluControlUnit" "aluControl" 3 79, 4 2 0, S_0x7fd6052081e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "aluControlOp";
P_0x7fd606008200 .param/l "ADD" 0 4 27, C4<0010>;
P_0x7fd606008240 .param/l "AND" 0 4 24, C4<0000>;
P_0x7fd606008280 .param/l "BRANCH" 0 4 11, C4<01>;
P_0x7fd6060082c0 .param/l "ITYPE" 0 4 10, C4<00>;
P_0x7fd606008300 .param/l "NOR" 0 4 26, C4<1100>;
P_0x7fd606008340 .param/l "OR" 0 4 25, C4<0001>;
P_0x7fd606008380 .param/l "RTYPE" 0 4 9, C4<10>;
P_0x7fd6060083c0 .param/l "SLL" 0 4 31, C4<0100>;
P_0x7fd606008400 .param/l "SLT" 0 4 29, C4<0111>;
P_0x7fd606008440 .param/l "SRL" 0 4 32, C4<1000>;
P_0x7fd606008480 .param/l "SUB" 0 4 28, C4<0110>;
P_0x7fd6060084c0 .param/l "r_add" 0 4 14, C4<100000>;
P_0x7fd606008500 .param/l "r_and" 0 4 16, C4<100100>;
P_0x7fd606008540 .param/l "r_nor" 0 4 18, C4<100111>;
P_0x7fd606008580 .param/l "r_or" 0 4 17, C4<100101>;
P_0x7fd6060085c0 .param/l "r_sll" 0 4 20, C4<000000>;
P_0x7fd606008600 .param/l "r_slt" 0 4 19, C4<101010>;
P_0x7fd606008640 .param/l "r_srl" 0 4 21, C4<000010>;
P_0x7fd606008680 .param/l "r_sub" 0 4 15, C4<100010>;
v0x7fd60520d960_0 .var "aluControlOp", 3 0;
v0x7fd605220610_0 .net "aluOp", 1 0, v0x7fd605220e80_0;  alias, 1 drivers
v0x7fd6052206c0_0 .net "funct", 5 0, L_0x7fd605223e70;  alias, 1 drivers
E_0x7fd60520cbd0 .event edge, v0x7fd605220610_0;
S_0x7fd6052207d0 .scope module, "controller" "control" 3 73, 5 1 0, S_0x7fd6052081e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "regDest";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memToReg";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "regWrite";
    .port_info 8 /OUTPUT 2 "aluOp";
    .port_info 9 /OUTPUT 1 "aluSrc";
P_0x7fd6052209a0 .param/l "ADDI" 0 5 18, C4<001000>;
P_0x7fd6052209e0 .param/l "BEQ" 0 5 19, C4<000100>;
P_0x7fd605220a20 .param/l "BNE" 0 5 20, C4<000101>;
P_0x7fd605220a60 .param/l "JUMP" 0 5 24, C4<000010>;
P_0x7fd605220aa0 .param/l "LW" 0 5 21, C4<100011>;
P_0x7fd605220ae0 .param/l "RTYPE" 0 5 15, C4<000000>;
v0x7fd605220e80_0 .var "aluOp", 1 0;
v0x7fd605220f30_0 .var "aluSrc", 0 0;
v0x7fd605220fc0_0 .var "branch", 0 0;
v0x7fd605221070_0 .var "jump", 0 0;
v0x7fd605221110_0 .var "memRead", 0 0;
v0x7fd6052211f0_0 .var "memToReg", 0 0;
v0x7fd605221290_0 .var "memWrite", 0 0;
v0x7fd605221330_0 .net "opcode", 5 0, L_0x7fd605223d90;  alias, 1 drivers
v0x7fd6052213e0_0 .var "regDest", 0 0;
v0x7fd6052214f0_0 .var "regWrite", 0 0;
E_0x7fd605220e30 .event edge, v0x7fd605221330_0;
S_0x7fd605221670 .scope module, "fetchBlock" "fetch" 3 55, 6 2 0, S_0x7fd6052081e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "pc";
    .port_info 1 /OUTPUT 32 "inst";
L_0x7fd603d05840 .functor BUFZ 32, L_0x7fd603d05680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd605221810_0 .net *"_ivl_0", 31 0, L_0x7fd603d05680;  1 drivers
v0x7fd6052218b0_0 .net *"_ivl_2", 11 0, L_0x7fd603d05720;  1 drivers
L_0x7fd603f63050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd605221960_0 .net *"_ivl_5", 1 0, L_0x7fd603f63050;  1 drivers
v0x7fd605221a20 .array "im", 1023 0, 31 0;
v0x7fd605221ac0_0 .net "inst", 31 0, L_0x7fd603d05840;  alias, 1 drivers
v0x7fd605221bb0_0 .net "pc", 9 0, v0x7fd605222f80_0;  1 drivers
L_0x7fd603d05680 .array/port v0x7fd605221a20, L_0x7fd603d05720;
L_0x7fd603d05720 .concat [ 10 2 0 0], v0x7fd605222f80_0, L_0x7fd603f63050;
S_0x7fd605221c90 .scope module, "regUnit" "registers" 3 61, 7 22 0, S_0x7fd6052081e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "regDest";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /OUTPUT 32 "rsData";
    .port_info 7 /OUTPUT 32 "rtData";
v0x7fd605221fb0_0 .net "rd", 4 0, L_0x7fd605223af0;  alias, 1 drivers
v0x7fd605222070_0 .net "regDest", 0 0, o0x7fd603f32638;  alias, 0 drivers
v0x7fd605222110_0 .net "regWrite", 0 0, o0x7fd603f32668;  alias, 0 drivers
v0x7fd6052221c0 .array "regs", 0 31, 31 0;
v0x7fd605222260_0 .net "rs", 4 0, L_0x7fd6052238f0;  alias, 1 drivers
v0x7fd605222350_0 .var "rsData", 31 0;
v0x7fd605222400_0 .net "rt", 4 0, L_0x7fd6052239d0;  alias, 1 drivers
v0x7fd6052224b0_0 .var "rtData", 31 0;
v0x7fd605222560_0 .net "writeData", 31 0, o0x7fd603f32758;  alias, 0 drivers
v0x7fd605222670_0 .var "writeReg", 4 0;
E_0x7fd605221f50 .event edge, v0x7fd605222560_0;
E_0x7fd605221f80 .event edge, v0x7fd605222400_0, v0x7fd605222260_0;
    .scope S_0x7fd605221670;
T_0 ;
    %pushi/vec4 537133083, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 948240389, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 8728608, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 10762274, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 15089706, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 14698533, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 14700580, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 481344, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %pushi/vec4 483394, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd605221a20, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fd605221c90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd6052221c0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x7fd605221c90;
T_2 ;
    %wait E_0x7fd605221f80;
    %load/vec4 v0x7fd605222070_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x7fd605221fb0_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fd605222400_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x7fd605222670_0, 0, 5;
    %load/vec4 v0x7fd605222260_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fd6052221c0, 4;
    %assign/vec4 v0x7fd605222350_0, 0;
    %load/vec4 v0x7fd605222400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fd6052221c0, 4;
    %assign/vec4 v0x7fd6052224b0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd605221c90;
T_3 ;
    %wait E_0x7fd605221f50;
    %load/vec4 v0x7fd605222110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fd605222560_0;
    %load/vec4 v0x7fd605222670_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fd6052221c0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd6052207d0;
T_4 ;
    %wait E_0x7fd605220e30;
    %load/vec4 v0x7fd605221330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd6052213e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd6052214f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220f30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd605220e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052211f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220fc0_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052213e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd6052214f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd605220f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd605220e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052211f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220fc0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052213e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052214f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220f30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd605220e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052211f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd605220fc0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052213e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052214f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220f30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd605220e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052211f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220fc0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052213e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd6052214f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd605220f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd605220e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd605221110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd6052211f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220fc0_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052213e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052214f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd605220e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605221110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052211f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd605221070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605220fc0_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd605208030;
T_5 ;
    %wait E_0x7fd60520cbd0;
    %load/vec4 v0x7fd605220610_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd60520d960_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 36, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 37, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 39, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.9, 10;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_5.10, 10;
T_5.9 ; End of true expr.
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_5.11, 11;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_5.12, 11;
T_5.11 ; End of true expr.
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 12, 4;
    %jmp/0 T_5.13, 12;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.14, 12;
T_5.13 ; End of true expr.
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 42, 0, 6;
    %flag_mov 13, 4;
    %jmp/0 T_5.15, 13;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.16, 13;
T_5.15 ; End of true expr.
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 14, 4;
    %jmp/0 T_5.17, 14;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_5.18, 14;
T_5.17 ; End of true expr.
    %load/vec4 v0x7fd6052206c0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 15, 4;
    %jmp/0 T_5.19, 15;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_5.20, 15;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_5.20, 15;
 ; End of false expr.
    %blend;
T_5.20;
    %jmp/0 T_5.18, 14;
 ; End of false expr.
    %blend;
T_5.18;
    %jmp/0 T_5.16, 13;
 ; End of false expr.
    %blend;
T_5.16;
    %jmp/0 T_5.14, 12;
 ; End of false expr.
    %blend;
T_5.14;
    %jmp/0 T_5.12, 11;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/0 T_5.10, 10;
 ; End of false expr.
    %blend;
T_5.10;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %assign/vec4 v0x7fd60520d960_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd60520d960_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fd60520d960_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd6052081e0;
T_6 ;
    %wait E_0x7fd60520d810;
    %load/vec4 v0x7fd6052234a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fd605222f80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd605222d20_0;
    %assign/vec4 v0x7fd605222bc0_0, 0;
    %load/vec4 v0x7fd605222e60_0;
    %assign/vec4 v0x7fd605222f80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd605207ce0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd605223790_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fd605207ce0;
T_8 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd605207ce0 {0 0 0};
    %vpi_call 2 15 "$display", "im testing.\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd605223820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd6052236e0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fd605222f80_0, 0, 10;
    %end;
    .thread T_8;
    .scope S_0x7fd605207ce0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x7fd6052236e0_0;
    %inv;
    %assign/vec4 v0x7fd6052236e0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd605207ce0;
T_10 ;
    %wait E_0x7fd60520d810;
    %load/vec4 v0x7fd605223790_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_10.0, 5;
    %load/vec4 v0x7fd605223790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fd605223790_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 36 "$display", "taylor fetching stopped." {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "im_tb.v";
    "taylor.v";
    "aluControl.v";
    "control.v";
    "fetch.v";
    "registers.v";
