--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml R_CPU_Exp.twx R_CPU_Exp.ncd -o R_CPU_Exp.twr R_CPU_Exp.pcf
-ucf R_CPU.ucf

Design file:              R_CPU_Exp.ncd
Physical constraint file: R_CPU_Exp.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Step_BTN    |    1.266(R)|      SLOW  |   -0.349(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    3.033|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |   10.408|
SW<0>          |LED<1>         |   12.848|
SW<0>          |LED<2>         |   12.932|
SW<0>          |LED<3>         |   13.558|
SW<0>          |LED<4>         |   11.353|
SW<0>          |LED<5>         |   11.214|
SW<0>          |LED<6>         |    9.877|
SW<0>          |LED<7>         |    9.511|
SW<1>          |LED<0>         |   11.379|
SW<1>          |LED<1>         |   10.999|
SW<1>          |LED<2>         |   11.207|
SW<1>          |LED<3>         |   11.300|
SW<1>          |LED<4>         |   11.407|
SW<1>          |LED<5>         |   10.930|
SW<1>          |LED<6>         |   11.067|
SW<1>          |LED<7>         |   10.112|
SW<2>          |LED<0>         |   10.691|
SW<2>          |LED<1>         |   10.455|
SW<2>          |LED<2>         |   10.436|
SW<2>          |LED<3>         |   11.000|
SW<2>          |LED<4>         |   10.479|
SW<2>          |LED<5>         |   10.366|
SW<2>          |LED<6>         |    9.973|
SW<2>          |LED<7>         |    9.121|
---------------+---------------+---------+


Analysis completed Wed Mar 05 19:26:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



