

================================================================
== Vitis HLS Report for 'global_mean_pooling_Pipeline_VITIS_LOOP_292_2'
================================================================
* Date:           Sat Dec 11 19:31:17 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.267 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       98|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      122|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      122|      224|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln292_fu_391_p2   |         +|   0|  0|  39|          32|           1|
    |sum_V_1_fu_425_p2     |         +|   0|  0|  35|          28|          28|
    |ap_condition_290      |       and|   0|  0|   2|           1|           1|
    |icmp_ln292_fu_385_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  98|          94|          64|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_phi_ln712_reg_335  |  81|         17|   28|        476|
    |ap_sig_allocacmp_nd_1                   |   9|          2|   32|         64|
    |nd_fu_104                               |   9|          2|   32|         64|
    |sum_V_fu_100                            |   9|          2|   28|         56|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         27|  122|        664|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln712_reg_335  |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter2_phi_ln712_reg_335  |  28|   0|   28|          0|
    |icmp_ln292_reg_459                      |   1|   0|    1|          0|
    |nd_fu_104                               |  32|   0|   32|          0|
    |sum_V_fu_100                            |  28|   0|   28|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 122|   0|  122|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|  global_mean_pooling_Pipeline_VITIS_LOOP_292_2|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|  global_mean_pooling_Pipeline_VITIS_LOOP_292_2|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|  global_mean_pooling_Pipeline_VITIS_LOOP_292_2|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|  global_mean_pooling_Pipeline_VITIS_LOOP_292_2|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|  global_mean_pooling_Pipeline_VITIS_LOOP_292_2|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|  global_mean_pooling_Pipeline_VITIS_LOOP_292_2|  return value|
|num_of_nodes                                       |   in|   32|     ap_none|                                   num_of_nodes|        scalar|
|trunc_ln712_1                                      |   in|    4|     ap_none|                                  trunc_ln712_1|        scalar|
|sum_V_out                                          |  out|   28|      ap_vld|                                      sum_V_out|       pointer|
|sum_V_out_ap_vld                                   |  out|    1|      ap_vld|                                      sum_V_out|       pointer|
|out_nodes_features_skip_concat_bias_V_0_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_1_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_2_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_3_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_4_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_5_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_6_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_7_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_8_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_9_address0   |  out|    8|   ap_memory|        out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_9_ce0        |  out|    1|   ap_memory|        out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_9_q0         |   in|   28|   ap_memory|        out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_10_address0  |  out|    8|   ap_memory|       out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_10_ce0       |  out|    1|   ap_memory|       out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_10_q0        |   in|   28|   ap_memory|       out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_11_address0  |  out|    8|   ap_memory|       out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_11_ce0       |  out|    1|   ap_memory|       out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_11_q0        |   in|   28|   ap_memory|       out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_12_address0  |  out|    8|   ap_memory|       out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_12_ce0       |  out|    1|   ap_memory|       out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_12_q0        |   in|   28|   ap_memory|       out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_13_address0  |  out|    8|   ap_memory|       out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_13_ce0       |  out|    1|   ap_memory|       out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_13_q0        |   in|   28|   ap_memory|       out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_14_address0  |  out|    8|   ap_memory|       out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_14_ce0       |  out|    1|   ap_memory|       out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_14_q0        |   in|   28|   ap_memory|       out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_15_address0  |  out|    8|   ap_memory|       out_nodes_features_skip_concat_bias_V_15|         array|
|out_nodes_features_skip_concat_bias_V_15_ce0       |  out|    1|   ap_memory|       out_nodes_features_skip_concat_bias_V_15|         array|
|out_nodes_features_skip_concat_bias_V_15_q0        |   in|   28|   ap_memory|       out_nodes_features_skip_concat_bias_V_15|         array|
+---------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

