# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_NCSSK_simulate.do}
# vsim -voptargs=""+acc"" -L xilinx_vip -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_12 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.tb_NCSSK xil_defaultlib.glbl 
# Start time: 00:53:08 on Dec 04,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_NCSSK(fast)
# Loading work.NCSSK_top(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.LUT1(fast)
# Loading work.rom_read_signal(fast)
# Loading work.dist_mem_gen_0(fast)
# Loading dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(fast)
# Loading work.zero_point_find(fast)
# Loading work.get_zero_diff(fast)
# Loading work.c_addsub_0(fast)
# Loading work.c_addsub_0_c_addsub_v12_0_12(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.CARRY4(fast)
# Loading unisims_ver.LUT2(fast)
# Loading work.div_gen_0(fast)
# Loading work.div_gen_0_div_gen_v5_1_13(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.SRLC32E(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT1(fast__1)
# Loading unisims_ver.LUT3(fast__1)
# Loading work.phase_diff_times_kesai(fast)
# Loading work.mult_gen_0(fast)
# Loading work.mult_gen_0_mult_gen_v12_0_14(fast)
# Loading unisims_ver.DSP48E1(fast)
# Loading work.get_angle(fast)
# Loading work.mult_gen_1(fast)
# Loading work.mult_gen_1_mult_gen_v12_0_14(fast)
# Loading unisims_ver.DSP48E1(fast__1)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT3(fast__2)
# Loading work.c_sub_1(fast)
# Loading work.c_sub_1_c_addsub_v12_0_12(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.DSP48E1(fast__2)
# Loading work.cordic_2(fast)
# Loading work.cordic_2_cordic_v6_0_14(fast)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.LUT4(fast__3)
# Loading work.cordic_1(fast)
# Loading work.cordic_1_cordic_v6_0_14(fast)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT3(fast__7)
# Loading work.c_addsub_1(fast)
# Loading work.c_addsub_1_c_addsub_v12_0_12(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_NCSSK(fast)
# Loading work.NCSSK_top(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.LUT1(fast)
# Loading work.rom_read_signal(fast)
# Loading work.dist_mem_gen_0(fast)
# Loading dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(fast)
# Loading work.zero_point_find(fast)
# Loading work.get_zero_diff(fast)
# Loading work.c_addsub_0(fast)
# Loading work.c_addsub_0_c_addsub_v12_0_12(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.CARRY4(fast)
# Loading unisims_ver.LUT2(fast)
# Loading work.div_gen_0(fast)
# Loading work.div_gen_0_div_gen_v5_1_13(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.SRLC32E(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT1(fast__1)
# Loading unisims_ver.LUT3(fast__1)
# Loading work.phase_diff_times_kesai(fast)
# Loading work.mult_gen_0(fast)
# Loading work.mult_gen_0_mult_gen_v12_0_14(fast)
# Loading unisims_ver.DSP48E1(fast)
# Loading work.get_angle(fast)
# Loading work.mult_gen_1(fast)
# Loading work.mult_gen_1_mult_gen_v12_0_14(fast)
# Loading unisims_ver.DSP48E1(fast__1)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT3(fast__2)
# Loading work.c_sub_1(fast)
# Loading work.c_sub_1_c_addsub_v12_0_12(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.DSP48E1(fast__2)
# Loading work.cordic_2(fast)
# Loading work.cordic_2_cordic_v6_0_14(fast)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.LUT4(fast__3)
# Loading work.cordic_1(fast)
# Loading work.cordic_1_cordic_v6_0_14(fast)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT3(fast__7)
# Loading work.c_addsub_1(fast)
# Loading work.c_addsub_1_c_addsub_v12_0_12(fast)
# Loading work.glbl(fast)
run -all
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst at time            150061000 ns: 
# Reading from out-of-range address. Max address in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst is        1023
# ** Note: $stop    : ../../../../NCSSK.srcs/sim_1/new/tb_NCSSK.v(78)
#    Time: 300120 ns  Iteration: 0  Instance: /tb_NCSSK
# Break in Module tb_NCSSK at ../../../../NCSSK.srcs/sim_1/new/tb_NCSSK.v line 78
# End time: 01:28:57 on Dec 04,2020, Elapsed time: 0:35:49
# Errors: 1, Warnings: 0
