// Seed: 2555901167
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4
    , id_8,
    input id_5,
    input id_6,
    output id_7
);
  logic id_9;
  logic id_10;
  logic id_11;
  type_23(
      1, id_1, 1, id_8 << (1), id_2, 1, id_5, id_9
  );
  logic id_12;
  logic id_13;
  logic id_14, id_15;
  assign id_1  = id_2 ^ id_3;
  assign id_12 = 1;
  assign id_15 = {1'd0, id_13};
endmodule
