<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Mar 11 17:59:27 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z030" NAME="singen_bd" PACKAGE="sbg485" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="ampl" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_ampl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="singen_1" PORT="ampl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ce_out" RIGHT="0" SIGIS="data" SIGNAME="singen_1_ce_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="singen_1" PORT="ce_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="singen_1" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clr" SIGIS="data" SIGNAME="External_Ports_clr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="singen_1" PORT="clr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="rational_freq" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_rational_freq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="singen_1" PORT="rational_freq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="reset_n" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="singen_1" PORT="reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="sine_out" RIGHT="0" SIGIS="data" SIGNAME="singen_1_sine_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="singen_1" PORT="sine_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="246391147" FULLNAME="/singen_1" HWVERSION="1.0" INSTANCE="singen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="singen" VLNV="MaxIV:Panda_SysGen:singen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="singen_bd_singen_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ampl" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_ampl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ampl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rational_freq" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_rational_freq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rational_freq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="reset_n" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="data" SIGNAME="External_Ports_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sine_out" RIGHT="0" SIGIS="data" SIGNAME="singen_1_sine_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sine_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ce_out" RIGHT="0" SIGIS="data" SIGNAME="singen_1_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ce_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
