
VL53L1X_SUMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce5c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0800cffc  0800cffc  0001cffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d27c  0800d27c  0001d27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d284  0800d284  0001d284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d288  0800d288  0001d288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a0  20000000  0800d28c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000062fc  200000a0  0800d32c  000200a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000639c  0800d32c  0002639c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000390ff  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004849  00000000  00000000  000591cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001d70  00000000  00000000  0005da18  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001b98  00000000  00000000  0005f788  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e6c8  00000000  00000000  00061320  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000c545  00000000  00000000  0006f9e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0007bf2d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00008144  00000000  00000000  0007bfac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a0 	.word	0x200000a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cfe4 	.word	0x0800cfe4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a4 	.word	0x200000a4
 80001dc:	0800cfe4 	.word	0x0800cfe4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <ConvertModeToLLD>:
	return Status;
}

static VL53L1_GPIO_Interrupt_Mode ConvertModeToLLD(VL53L1_Error *pStatus,
		VL53L1_ThresholdMode CrossMode)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
 80005a8:	460b      	mov	r3, r1
 80005aa:	70fb      	strb	r3, [r7, #3]
	VL53L1_GPIO_Interrupt_Mode Mode;

	switch (CrossMode) {
 80005ac:	78fb      	ldrb	r3, [r7, #3]
 80005ae:	2b03      	cmp	r3, #3
 80005b0:	d816      	bhi.n	80005e0 <ConvertModeToLLD+0x40>
 80005b2:	a201      	add	r2, pc, #4	; (adr r2, 80005b8 <ConvertModeToLLD+0x18>)
 80005b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b8:	080005c9 	.word	0x080005c9
 80005bc:	080005cf 	.word	0x080005cf
 80005c0:	080005d5 	.word	0x080005d5
 80005c4:	080005db 	.word	0x080005db
	case VL53L1_THRESHOLD_CROSSED_LOW:
		Mode = VL53L1_GPIOINTMODE_LEVEL_LOW;
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
		break;
 80005cc:	e00d      	b.n	80005ea <ConvertModeToLLD+0x4a>
	case VL53L1_THRESHOLD_CROSSED_HIGH:
		Mode = VL53L1_GPIOINTMODE_LEVEL_HIGH;
 80005ce:	2301      	movs	r3, #1
 80005d0:	73fb      	strb	r3, [r7, #15]
		break;
 80005d2:	e00a      	b.n	80005ea <ConvertModeToLLD+0x4a>
	case VL53L1_THRESHOLD_OUT_OF_WINDOW:
		Mode = VL53L1_GPIOINTMODE_OUT_OF_WINDOW;
 80005d4:	2302      	movs	r3, #2
 80005d6:	73fb      	strb	r3, [r7, #15]
		break;
 80005d8:	e007      	b.n	80005ea <ConvertModeToLLD+0x4a>
	case VL53L1_THRESHOLD_IN_WINDOW:
		Mode = VL53L1_GPIOINTMODE_IN_WINDOW;
 80005da:	2303      	movs	r3, #3
 80005dc:	73fb      	strb	r3, [r7, #15]
		break;
 80005de:	e004      	b.n	80005ea <ConvertModeToLLD+0x4a>
	default:
		/* define Mode to avoid warning but actual value doesn't mind */
		Mode = VL53L1_GPIOINTMODE_LEVEL_HIGH;
 80005e0:	2301      	movs	r3, #1
 80005e2:	73fb      	strb	r3, [r7, #15]
		*pStatus = VL53L1_ERROR_INVALID_PARAMS;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	22fc      	movs	r2, #252	; 0xfc
 80005e8:	701a      	strb	r2, [r3, #0]
	}
	return Mode;
 80005ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3714      	adds	r7, #20
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr

080005f8 <VL53L1_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L1_Error VL53L1_SetDeviceAddress(VL53L1_DEV Dev, uint8_t DeviceAddress)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	460b      	mov	r3, r1
 8000602:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000604:	2300      	movs	r3, #0
 8000606:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_WrByte(Dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
 8000608:	78fb      	ldrb	r3, [r7, #3]
 800060a:	085b      	lsrs	r3, r3, #1
 800060c:	b2db      	uxtb	r3, r3
 800060e:	461a      	mov	r2, r3
 8000610:	2101      	movs	r1, #1
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f005 fc9c 	bl	8005f50 <VL53L1_WrByte>
 8000618:	4603      	mov	r3, r0
 800061a:	73fb      	strb	r3, [r7, #15]
			DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 800061c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3710      	adds	r7, #16
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}

08000628 <VL53L1_DataInit>:

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000630:	2300      	movs	r3, #0
 8000632:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 8000634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d105      	bne.n	8000648 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 800063c:	2101      	movs	r1, #1
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f001 f920 	bl	8001884 <VL53L1_data_init>
 8000644:	4603      	mov	r3, r0
 8000646:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L1_ERROR_NONE) {
 8000648:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d107      	bne.n	8000660 <VL53L1_DataInit+0x38>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2201      	movs	r2, #1
 8000654:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	2208      	movs	r2, #8
 800065c:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
				VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	}

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8000660:	2300      	movs	r3, #0
 8000662:	73bb      	strb	r3, [r7, #14]
 8000664:	e012      	b.n	800068c <VL53L1_DataInit+0x64>
		if (Status == VL53L1_ERROR_NONE)
 8000666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d112      	bne.n	8000694 <VL53L1_DataInit+0x6c>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 800066e:	7bbb      	ldrb	r3, [r7, #14]
 8000670:	b29b      	uxth	r3, r3
 8000672:	2201      	movs	r2, #1
 8000674:	4619      	mov	r1, r3
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f000 fbf1 	bl	8000e5e <VL53L1_SetLimitCheckEnable>
 800067c:	4603      	mov	r3, r0
 800067e:	461a      	mov	r2, r3
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	4313      	orrs	r3, r2
 8000684:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8000686:	7bbb      	ldrb	r3, [r7, #14]
 8000688:	3301      	adds	r3, #1
 800068a:	73bb      	strb	r3, [r7, #14]
 800068c:	7bbb      	ldrb	r3, [r7, #14]
 800068e:	2b01      	cmp	r3, #1
 8000690:	d9e9      	bls.n	8000666 <VL53L1_DataInit+0x3e>
 8000692:	e000      	b.n	8000696 <VL53L1_DataInit+0x6e>
		else
			break;
 8000694:	bf00      	nop

	}

	/* Limit default values */
	if (Status == VL53L1_ERROR_NONE) {
 8000696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d107      	bne.n	80006ae <VL53L1_DataInit+0x86>
		Status = VL53L1_SetLimitCheckValue(Dev,
 800069e:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 80006a2:	2100      	movs	r1, #0
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f000 fc3b 	bl	8000f20 <VL53L1_SetLimitCheckValue>
 80006aa:	4603      	mov	r3, r0
 80006ac:	73fb      	strb	r3, [r7, #15]
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L1_ERROR_NONE) {
 80006ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d107      	bne.n	80006c6 <VL53L1_DataInit+0x9e>
		Status = VL53L1_SetLimitCheckValue(Dev,
 80006b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006ba:	2101      	movs	r1, #1
 80006bc:	6878      	ldr	r0, [r7, #4]
 80006be:	f000 fc2f 	bl	8000f20 <VL53L1_SetLimitCheckValue>
 80006c2:	4603      	mov	r3, r0
 80006c4:	73fb      	strb	r3, [r7, #15]
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80006c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b084      	sub	sp, #16
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80006da:	2300      	movs	r3, #0
 80006dc:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2203      	movs	r2, #3
 80006e2:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 80006e6:	2320      	movs	r3, #32
 80006e8:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	7bba      	ldrb	r2, [r7, #14]
 80006ee:	709a      	strb	r2, [r3, #2]

	VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2203      	movs	r2, #3
 80006f4:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
			VL53L1_DISTANCEMODE_LONG);

	VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2203      	movs	r2, #3
 80006fc:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
			VL53L1_DISTANCEMODE_LONG);

	VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2203      	movs	r2, #3
 8000704:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
			VL53L1_DISTANCEMODE_LONG);

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 8000708:	2108      	movs	r1, #8
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f000 f8ed 	bl	80008ea <VL53L1_SetPresetMode>
 8000710:	4603      	mov	r3, r0
 8000712:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */
	LOG_FUNCTION_END(Status);
	return Status;
 8000714:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000718:	4618      	mov	r0, r3
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}

08000720 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000728:	2300      	movs	r3, #0
 800072a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 800072c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f005 fb31 	bl	8005d98 <VL53L1_poll_for_boot_completion>
 8000736:	4603      	mov	r3, r0
 8000738:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800073a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800073e:	4618      	mov	r0, r3
 8000740:	3710      	adds	r7, #16
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 8000748:	b480      	push	{r7}
 800074a:	b087      	sub	sp, #28
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	603a      	str	r2, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
 8000754:	460b      	mov	r3, r1
 8000756:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000758:	2300      	movs	r3, #0
 800075a:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 800075c:	4a2c      	ldr	r2, [pc, #176]	; (8000810 <ComputeDevicePresetMode+0xc8>)
 800075e:	f107 0310 	add.w	r3, r7, #16
 8000762:	6812      	ldr	r2, [r2, #0]
 8000764:	4611      	mov	r1, r2
 8000766:	8019      	strh	r1, [r3, #0]
 8000768:	3302      	adds	r3, #2
 800076a:	0c12      	lsrs	r2, r2, #16
 800076c:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 800076e:	4a29      	ldr	r2, [pc, #164]	; (8000814 <ComputeDevicePresetMode+0xcc>)
 8000770:	f107 030c 	add.w	r3, r7, #12
 8000774:	6812      	ldr	r2, [r2, #0]
 8000776:	4611      	mov	r1, r2
 8000778:	8019      	strh	r1, [r3, #0]
 800077a:	3302      	adds	r3, #2
 800077c:	0c12      	lsrs	r2, r2, #16
 800077e:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 8000780:	4a25      	ldr	r2, [pc, #148]	; (8000818 <ComputeDevicePresetMode+0xd0>)
 8000782:	f107 0308 	add.w	r3, r7, #8
 8000786:	6812      	ldr	r2, [r2, #0]
 8000788:	4611      	mov	r1, r2
 800078a:	8019      	strh	r1, [r3, #0]
 800078c:	3302      	adds	r3, #2
 800078e:	0c12      	lsrs	r2, r2, #16
 8000790:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	2201      	movs	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 8000798:	79bb      	ldrb	r3, [r7, #6]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d002      	beq.n	80007a4 <ComputeDevicePresetMode+0x5c>
 800079e:	2b02      	cmp	r3, #2
 80007a0:	d003      	beq.n	80007aa <ComputeDevicePresetMode+0x62>
 80007a2:	e005      	b.n	80007b0 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	75bb      	strb	r3, [r7, #22]
		break;
 80007a8:	e004      	b.n	80007b4 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 80007aa:	2301      	movs	r3, #1
 80007ac:	75bb      	strb	r3, [r7, #22]
		break;
 80007ae:	e001      	b.n	80007b4 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	d004      	beq.n	80007c4 <ComputeDevicePresetMode+0x7c>
 80007ba:	2b08      	cmp	r3, #8
 80007bc:	d014      	beq.n	80007e8 <ComputeDevicePresetMode+0xa0>
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d009      	beq.n	80007d6 <ComputeDevicePresetMode+0x8e>
 80007c2:	e01a      	b.n	80007fa <ComputeDevicePresetMode+0xb2>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 80007c4:	7dbb      	ldrb	r3, [r7, #22]
 80007c6:	f107 0218 	add.w	r2, r7, #24
 80007ca:	4413      	add	r3, r2
 80007cc:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	701a      	strb	r2, [r3, #0]
		break;
 80007d4:	e013      	b.n	80007fe <ComputeDevicePresetMode+0xb6>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 80007d6:	7dbb      	ldrb	r3, [r7, #22]
 80007d8:	f107 0218 	add.w	r2, r7, #24
 80007dc:	4413      	add	r3, r2
 80007de:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	701a      	strb	r2, [r3, #0]
		break;
 80007e6:	e00a      	b.n	80007fe <ComputeDevicePresetMode+0xb6>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 80007e8:	7dbb      	ldrb	r3, [r7, #22]
 80007ea:	f107 0218 	add.w	r2, r7, #24
 80007ee:	4413      	add	r3, r2
 80007f0:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	701a      	strb	r2, [r3, #0]
		break;
 80007f8:	e001      	b.n	80007fe <ComputeDevicePresetMode+0xb6>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 80007fa:	23f8      	movs	r3, #248	; 0xf8
 80007fc:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 80007fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	0800d028 	.word	0x0800d028
 8000814:	0800d02c 	.word	0x0800d02c
 8000818:	0800d030 	.word	0x0800d030

0800081c <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 800081c:	b5b0      	push	{r4, r5, r7, lr}
 800081e:	b08e      	sub	sp, #56	; 0x38
 8000820:	af04      	add	r7, sp, #16
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	460b      	mov	r3, r1
 8000828:	72fb      	strb	r3, [r7, #11]
 800082a:	4613      	mov	r3, r2
 800082c:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800082e:	2300      	movs	r3, #0
 8000830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t mm_config_timeout_us;
	uint32_t lld_range_config_timeout_us;

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8000834:	7afb      	ldrb	r3, [r7, #11]
 8000836:	2b03      	cmp	r3, #3
 8000838:	d002      	beq.n	8000840 <SetPresetMode+0x24>
 800083a:	7afb      	ldrb	r3, [r7, #11]
 800083c:	2b08      	cmp	r3, #8
 800083e:	d103      	bne.n	8000848 <SetPresetMode+0x2c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 8000840:	2340      	movs	r3, #64	; 0x40
 8000842:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000846:	e002      	b.n	800084e <SetPresetMode+0x32>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8000848:	2320      	movs	r3, #32
 800084a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 800084e:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8000852:	7ab9      	ldrb	r1, [r7, #10]
 8000854:	7afb      	ldrb	r3, [r7, #11]
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff76 	bl	8000748 <ComputeDevicePresetMode>
 800085c:	4603      	mov	r3, r0
 800085e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 8000862:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000866:	2b00      	cmp	r3, #0
 8000868:	d112      	bne.n	8000890 <SetPresetMode+0x74>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800086a:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800086e:	f107 001c 	add.w	r0, r7, #28
 8000872:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	9301      	str	r3, [sp, #4]
 800087c:	f107 0318 	add.w	r3, r7, #24
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	4603      	mov	r3, r0
 8000884:	68f8      	ldr	r0, [r7, #12]
 8000886:	f001 fabd 	bl	8001e04 <VL53L1_get_preset_mode_timing_cfg>
 800088a:	4603      	mov	r3, r0
 800088c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 8000890:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000894:	2b00      	cmp	r3, #0
 8000896:	d112      	bne.n	80008be <SetPresetMode+0xa2>
		Status = VL53L1_set_preset_mode(
 8000898:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 800089c:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 800089e:	69fd      	ldr	r5, [r7, #28]
 80008a0:	69bb      	ldr	r3, [r7, #24]
 80008a2:	697a      	ldr	r2, [r7, #20]
 80008a4:	6879      	ldr	r1, [r7, #4]
 80008a6:	9102      	str	r1, [sp, #8]
 80008a8:	9201      	str	r2, [sp, #4]
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	462b      	mov	r3, r5
 80008ae:	4622      	mov	r2, r4
 80008b0:	4601      	mov	r1, r0
 80008b2:	68f8      	ldr	r0, [r7, #12]
 80008b4:	f001 fb50 	bl	8001f58 <VL53L1_set_preset_mode>
 80008b8:	4603      	mov	r3, r0
 80008ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 80008be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d103      	bne.n	80008ce <SetPresetMode+0xb2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80008cc:	709a      	strb	r2, [r3, #2]

	if (Status == VL53L1_ERROR_NONE)
 80008ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d103      	bne.n	80008de <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	7afa      	ldrb	r2, [r7, #11]
 80008da:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 80008de:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3728      	adds	r7, #40	; 0x28
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bdb0      	pop	{r4, r5, r7, pc}

080008ea <VL53L1_SetPresetMode>:

VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b084      	sub	sp, #16
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
 80008f2:	460b      	mov	r3, r1
 80008f4:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80008f6:	2300      	movs	r3, #0
 80008f8:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 80008fa:	2303      	movs	r3, #3
 80008fc:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	Status = SetPresetMode(Dev,
 80008fe:	7bba      	ldrb	r2, [r7, #14]
 8000900:	78f9      	ldrb	r1, [r7, #3]
 8000902:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f7ff ff88 	bl	800081c <SetPresetMode>
 800090c:	4603      	mov	r3, r0
 800090e:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 8000910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d11f      	bne.n	8000958 <VL53L1_SetPresetMode+0x6e>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	7bba      	ldrb	r2, [r7, #14]
 800091c:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
				DistanceMode);

		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	7bba      	ldrb	r2, [r7, #14]
 8000924:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
				DistanceMode);

		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 8000928:	78fb      	ldrb	r3, [r7, #3]
 800092a:	2b04      	cmp	r3, #4
 800092c:	d005      	beq.n	800093a <VL53L1_SetPresetMode+0x50>
 800092e:	78fb      	ldrb	r3, [r7, #3]
 8000930:	2b03      	cmp	r3, #3
 8000932:	d002      	beq.n	800093a <VL53L1_SetPresetMode+0x50>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8000934:	78fb      	ldrb	r3, [r7, #3]
 8000936:	2b08      	cmp	r3, #8
 8000938:	d107      	bne.n	800094a <VL53L1_SetPresetMode+0x60>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800093a:	f24a 0128 	movw	r1, #41000	; 0xa028
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f000 f8a2 	bl	8000a88 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8000944:	4603      	mov	r3, r0
 8000946:	73fb      	strb	r3, [r7, #15]
 8000948:	e006      	b.n	8000958 <VL53L1_SetPresetMode+0x6e>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800094a:	f248 2135 	movw	r1, #33333	; 0x8235
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f000 f89a 	bl	8000a88 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8000954:	4603      	mov	r3, r0
 8000956:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8000958:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d106      	bne.n	800096e <VL53L1_SetPresetMode+0x84>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 8000960:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000964:	6878      	ldr	r0, [r7, #4]
 8000966:	f000 fa0d 	bl	8000d84 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 800096a:	4603      	mov	r3, r0
 800096c:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800096e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000972:	4618      	mov	r0, r3
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	b088      	sub	sp, #32
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
 8000982:	460b      	mov	r3, r1
 8000984:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000986:	2300      	movs	r3, #0
 8000988:	77fb      	strb	r3, [r7, #31]
	uint32_t PhaseCalTimeoutUs;
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8000990:	777b      	strb	r3, [r7, #29]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 8000992:	78fb      	ldrb	r3, [r7, #3]
 8000994:	2b01      	cmp	r3, #1
 8000996:	d008      	beq.n	80009aa <VL53L1_SetDistanceMode+0x30>
 8000998:	78fb      	ldrb	r3, [r7, #3]
 800099a:	2b02      	cmp	r3, #2
 800099c:	d005      	beq.n	80009aa <VL53L1_SetDistanceMode+0x30>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 800099e:	78fb      	ldrb	r3, [r7, #3]
 80009a0:	2b03      	cmp	r3, #3
 80009a2:	d002      	beq.n	80009aa <VL53L1_SetDistanceMode+0x30>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 80009a4:	f06f 0303 	mvn.w	r3, #3
 80009a8:	e069      	b.n	8000a7e <VL53L1_SetDistanceMode+0x104>

	/* The internal distance mode is limited to Short, Medium or
	 * long only
	*/
	if (Status == VL53L1_ERROR_NONE) {
 80009aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d10a      	bne.n	80009c8 <VL53L1_SetDistanceMode+0x4e>
		if ((DistanceMode == VL53L1_DISTANCEMODE_SHORT) ||
 80009b2:	78fb      	ldrb	r3, [r7, #3]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d002      	beq.n	80009be <VL53L1_SetDistanceMode+0x44>
 80009b8:	78fb      	ldrb	r3, [r7, #3]
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	d102      	bne.n	80009c4 <VL53L1_SetDistanceMode+0x4a>
			(DistanceMode == VL53L1_DISTANCEMODE_MEDIUM))
			InternalDistanceMode = DistanceMode;
 80009be:	78fb      	ldrb	r3, [r7, #3]
 80009c0:	77bb      	strb	r3, [r7, #30]
 80009c2:	e001      	b.n	80009c8 <VL53L1_SetDistanceMode+0x4e>
		else /* (DistanceMode == VL53L1_DISTANCEMODE_LONG) */
			InternalDistanceMode = VL53L1_DISTANCEMODE_LONG;
 80009c4:	2303      	movs	r3, #3
 80009c6:	77bb      	strb	r3, [r7, #30]
	}

	if (Status == VL53L1_ERROR_NONE)
 80009c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d107      	bne.n	80009e0 <VL53L1_SetDistanceMode+0x66>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 80009d0:	f107 0308 	add.w	r3, r7, #8
 80009d4:	4619      	mov	r1, r3
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f001 f9bd 	bl	8001d56 <VL53L1_get_user_zone>
 80009dc:	4603      	mov	r3, r0
 80009de:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	695b      	ldr	r3, [r3, #20]
 80009e4:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 80009e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d10a      	bne.n	8000a04 <VL53L1_SetDistanceMode+0x8a>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	f107 0210 	add.w	r2, r7, #16
 80009f6:	f107 010c 	add.w	r1, r7, #12
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f001 f8e6 	bl	8001bcc <VL53L1_get_timeouts_us>
 8000a00:	4603      	mov	r3, r0
 8000a02:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 8000a04:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d107      	bne.n	8000a1c <VL53L1_SetDistanceMode+0xa2>
		Status = SetPresetMode(Dev,
 8000a0c:	7fba      	ldrb	r2, [r7, #30]
 8000a0e:	7f79      	ldrb	r1, [r7, #29]
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f7ff ff02 	bl	800081c <SetPresetMode>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				InternalDistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 8000a1c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d10b      	bne.n	8000a3c <VL53L1_SetDistanceMode+0xc2>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	7fba      	ldrb	r2, [r7, #30]
 8000a28:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
				InternalDistanceMode);
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	7fba      	ldrb	r2, [r7, #30]
 8000a30:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
				InternalDistanceMode);
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	78fa      	ldrb	r2, [r7, #3]
 8000a38:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8000a3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d10e      	bne.n	8000a62 <VL53L1_SetDistanceMode+0xe8>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8000a44:	68f9      	ldr	r1, [r7, #12]
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f001 f886 	bl	8001b5c <VL53L1_set_timeouts_us>
 8000a50:	4603      	mov	r3, r0
 8000a52:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 8000a54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d102      	bne.n	8000a62 <VL53L1_SetDistanceMode+0xe8>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8000a5c:	697a      	ldr	r2, [r7, #20]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 8000a62:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d107      	bne.n	8000a7a <VL53L1_SetDistanceMode+0x100>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8000a6a:	f107 0308 	add.w	r3, r7, #8
 8000a6e:	4619      	mov	r1, r3
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f001 f94d 	bl	8001d10 <VL53L1_set_user_zone>
 8000a76:	4603      	mov	r3, r0
 8000a78:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 8000a7a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3720      	adds	r7, #32
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08c      	sub	sp, #48	; 0x30
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t MmTimeoutUs;
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs;
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8000a98:	4b63      	ldr	r3, [pc, #396]	; (8000c28 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1a0>)
 8000a9a:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	4a63      	ldr	r2, [pc, #396]	; (8000c2c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1a4>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d902      	bls.n	8000aaa <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x22>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000aa4:	23fc      	movs	r3, #252	; 0xfc
 8000aa6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 8000aaa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d109      	bne.n	8000ac6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x3e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8000ab2:	f107 031a 	add.w	r3, r7, #26
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	2105      	movs	r1, #5
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f000 fac0 	bl	8001040 <VL53L1_GetSequenceStepEnable>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8000ac6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d109      	bne.n	8000ae2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8000ace:	f107 0319 	add.w	r3, r7, #25
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	2106      	movs	r1, #6
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f000 fab2 	bl	8001040 <VL53L1_GetSequenceStepEnable>
 8000adc:	4603      	mov	r3, r0
 8000ade:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 8000ae2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d10b      	bne.n	8000b02 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x7a>
		Status = VL53L1_get_timeouts_us(Dev,
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	f107 0210 	add.w	r2, r7, #16
 8000af2:	f107 010c 	add.w	r1, r7, #12
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f001 f868 	bl	8001bcc <VL53L1_get_timeouts_us>
 8000afc:	4603      	mov	r3, r0
 8000afe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 8000b02:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d17f      	bne.n	8000c0a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8000b10:	76fb      	strb	r3, [r7, #27]

		TimingGuard = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 8000b16:	2301      	movs	r3, #1
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 8000b1a:	7efb      	ldrb	r3, [r7, #27]
 8000b1c:	2b04      	cmp	r3, #4
 8000b1e:	d004      	beq.n	8000b2a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xa2>
 8000b20:	2b08      	cmp	r3, #8
 8000b22:	d023      	beq.n	8000b6c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe4>
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d00e      	beq.n	8000b46 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xbe>
 8000b28:	e03f      	b.n	8000baa <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x122>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8000b2a:	7ebb      	ldrb	r3, [r7, #26]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d002      	beq.n	8000b36 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xae>
 8000b30:	7e7b      	ldrb	r3, [r7, #25]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d103      	bne.n	8000b3e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xb6>
				TimingGuard = 5000;
 8000b36:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b3a:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 8000b3c:	e038      	b.n	8000bb0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>
				TimingGuard = 1000;
 8000b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b42:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8000b44:	e034      	b.n	8000bb0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8000b46:	69fb      	ldr	r3, [r7, #28]
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8000b4c:	7ebb      	ldrb	r3, [r7, #26]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d002      	beq.n	8000b58 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd0>
 8000b52:	7e7b      	ldrb	r3, [r7, #25]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d103      	bne.n	8000b60 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd8>
				TimingGuard = 26600;
 8000b58:	f246 73e8 	movw	r3, #26600	; 0x67e8
 8000b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b5e:	e002      	b.n	8000b66 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xde>
			else
				TimingGuard = 21600;
 8000b60:	f245 4360 	movw	r3, #21600	; 0x5460
 8000b64:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 8000b66:	2302      	movs	r3, #2
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8000b6a:	e021      	b.n	8000bb0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8000b72:	23f5      	movs	r3, #245	; 0xf5
 8000b74:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 8000b76:	f107 0308 	add.w	r3, r7, #8
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	f248 0136 	movw	r1, #32822	; 0x8036
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f002 f91b 	bl	8002dbc <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	dd07      	ble.n	8000b9c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x114>
				vhv += vhv_loops *
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	22f5      	movs	r2, #245	; 0xf5
 8000b90:	fb02 f303 	mul.w	r3, r2, r3
 8000b94:	461a      	mov	r2, r3
 8000b96:	6a3b      	ldr	r3, [r7, #32]
 8000b98:	4413      	add	r3, r2
 8000b9a:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8000b9c:	6a3b      	ldr	r3, [r7, #32]
 8000b9e:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 8000ba2:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8000ba8:	e002      	b.n	8000bb0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8000baa:	23f8      	movs	r3, #248	; 0xf8
 8000bac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8000bb0:	683a      	ldr	r2, [r7, #0]
 8000bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d803      	bhi.n	8000bc0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8000bb8:	23fc      	movs	r3, #252	; 0xfc
 8000bba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000bbe:	e003      	b.n	8000bc8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 8000bc0:	683a      	ldr	r2, [r7, #0]
 8000bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bc4:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8000bc6:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 8000bc8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d11c      	bne.n	8000c0a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8000bd0:	697a      	ldr	r2, [r7, #20]
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d903      	bls.n	8000be0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8000bd8:	23fc      	movs	r3, #252	; 0xfc
 8000bda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000bde:	e00d      	b.n	8000bfc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x174>
			else {
				TimingBudget /= divisor;
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be8:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 8000bea:	68f9      	ldr	r1, [r7, #12]
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f000 ffb3 	bl	8001b5c <VL53L1_set_timeouts_us>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 8000bfc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d102      	bne.n	8000c0a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x182>
				VL53L1DevDataSet(Dev,
 8000c04:	697a      	ldr	r2, [r7, #20]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 8000c0a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d103      	bne.n	8000c1a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x192>
		VL53L1DevDataSet(Dev,
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	683a      	ldr	r2, [r7, #0]
 8000c16:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000c1a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3730      	adds	r7, #48	; 0x30
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	00086470 	.word	0x00086470
 8000c2c:	00989680 	.word	0x00989680

08000c30 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08c      	sub	sp, #48	; 0x30
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 8000c5e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d109      	bne.n	8000c7a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8000c66:	f107 031b 	add.w	r3, r7, #27
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	2105      	movs	r1, #5
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	f000 f9e6 	bl	8001040 <VL53L1_GetSequenceStepEnable>
 8000c74:	4603      	mov	r3, r0
 8000c76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 8000c7a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d109      	bne.n	8000c96 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8000c82:	f107 031a 	add.w	r3, r7, #26
 8000c86:	461a      	mov	r2, r3
 8000c88:	2106      	movs	r1, #6
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f000 f9d8 	bl	8001040 <VL53L1_GetSequenceStepEnable>
 8000c90:	4603      	mov	r3, r0
 8000c92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 8000c96:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d10b      	bne.n	8000cb6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 8000c9e:	f107 0310 	add.w	r3, r7, #16
 8000ca2:	f107 0214 	add.w	r2, r7, #20
 8000ca6:	f107 010c 	add.w	r1, r7, #12
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f000 ff8e 	bl	8001bcc <VL53L1_get_timeouts_us>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 8000cb6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d154      	bne.n	8000d68 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8000cc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		switch (PresetMode) {
 8000cc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000ccc:	2b04      	cmp	r3, #4
 8000cce:	d004      	beq.n	8000cda <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xaa>
 8000cd0:	2b08      	cmp	r3, #8
 8000cd2:	d027      	beq.n	8000d24 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf4>
 8000cd4:	2b03      	cmp	r3, #3
 8000cd6:	d011      	beq.n	8000cfc <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xcc>
 8000cd8:	e043      	b.n	8000d62 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x132>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8000cda:	7efb      	ldrb	r3, [r7, #27]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d002      	beq.n	8000ce6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb6>
 8000ce0:	7ebb      	ldrb	r3, [r7, #26]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d105      	bne.n	8000cf2 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc2>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8000cec:	3308      	adds	r3, #8
 8000cee:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 8000cf0:	e03a      	b.n	8000d68 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8000cfa:	e035      	b.n	8000d68 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8000cfc:	7efb      	ldrb	r3, [r7, #27]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d002      	beq.n	8000d08 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xd8>
 8000d02:	7ebb      	ldrb	r3, [r7, #26]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d106      	bne.n	8000d16 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe6>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 8000d0e:	3334      	adds	r3, #52	; 0x34
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 8000d14:	e028      	b.n	8000d68 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 8000d1c:	3330      	adds	r3, #48	; 0x30
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8000d22:	e021      	b.n	8000d68 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8000d24:	23f5      	movs	r3, #245	; 0xf5
 8000d26:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	f248 0136 	movw	r1, #32822	; 0x8036
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f002 f842 	bl	8002dbc <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	dd07      	ble.n	8000d4e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x11e>
				vhv += vhv_loops *
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	22f5      	movs	r2, #245	; 0xf5
 8000d42:	fb02 f303 	mul.w	r3, r2, r3
 8000d46:	461a      	mov	r2, r3
 8000d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d4a:	4413      	add	r3, r2
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d50:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 8000d54:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	005a      	lsls	r2, r3, #1
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8000d60:	e002      	b.n	8000d68 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x138>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8000d62:	23f8      	movs	r3, #248	; 0xf8
 8000d64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
	}
	if (Status == VL53L1_ERROR_NONE)
 8000d68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d102      	bne.n	8000d76 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x146>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000d74:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8000d76:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3730      	adds	r7, #48	; 0x30
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
	...

08000d84 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	019b      	lsls	r3, r3, #6
 8000d9a:	4a09      	ldr	r2, [pc, #36]	; (8000dc0 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 8000d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000da0:	099b      	lsrs	r3, r3, #6
 8000da2:	68ba      	ldr	r2, [r7, #8]
 8000da4:	4413      	add	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8000da8:	68b9      	ldr	r1, [r7, #8]
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f000 fe87 	bl	8001abe <VL53L1_set_inter_measurement_period_ms>
 8000db0:	4603      	mov	r3, r0
 8000db2:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 8000db4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3710      	adds	r7, #16
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	10624dd3 	.word	0x10624dd3

08000dc4 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 8000dd2:	f107 0308 	add.w	r3, r7, #8
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f000 fe99 	bl	8001b10 <VL53L1_get_inter_measurement_period_ms>
 8000dde:	4603      	mov	r3, r0
 8000de0:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	019b      	lsls	r3, r3, #6
 8000de8:	4907      	ldr	r1, [pc, #28]	; (8000e08 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 8000dea:	fba1 1303 	umull	r1, r3, r1, r3
 8000dee:	099b      	lsrs	r3, r3, #6
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 8000df4:	68ba      	ldr	r2, [r7, #8]
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	10624dd3 	.word	0x10624dd3

08000e0c <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	460b      	mov	r3, r1
 8000e16:	607a      	str	r2, [r7, #4]
 8000e18:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8000e1e:	897b      	ldrh	r3, [r7, #10]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d002      	beq.n	8000e2a <SetLimitValue+0x1e>
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d009      	beq.n	8000e3c <SetLimitValue+0x30>
 8000e28:	e011      	b.n	8000e4e <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	0b9b      	lsrs	r3, r3, #14
 8000e2e:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 8000e30:	8abb      	ldrh	r3, [r7, #20]
 8000e32:	4619      	mov	r1, r3
 8000e34:	68f8      	ldr	r0, [r7, #12]
 8000e36:	f001 fa1b 	bl	8002270 <VL53L1_set_lite_sigma_threshold>
		break;
 8000e3a:	e00a      	b.n	8000e52 <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	0a5b      	lsrs	r3, r3, #9
 8000e40:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 8000e42:	8abb      	ldrh	r3, [r7, #20]
 8000e44:	4619      	mov	r1, r3
 8000e46:	68f8      	ldr	r0, [r7, #12]
 8000e48:	f001 fa3e 	bl	80022c8 <VL53L1_set_lite_min_count_rate>
		break;
 8000e4c:	e001      	b.n	8000e52 <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000e4e:	23fc      	movs	r3, #252	; 0xfc
 8000e50:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000e52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3718      	adds	r7, #24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b084      	sub	sp, #16
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
 8000e66:	460b      	mov	r3, r1
 8000e68:	807b      	strh	r3, [r7, #2]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8000e76:	887b      	ldrh	r3, [r7, #2]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d902      	bls.n	8000e82 <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000e7c:	23fc      	movs	r3, #252	; 0xfc
 8000e7e:	73fb      	strb	r3, [r7, #15]
 8000e80:	e014      	b.n	8000eac <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 8000e82:	787b      	ldrb	r3, [r7, #1]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	e006      	b.n	8000e9c <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8000e8e:	887b      	ldrh	r3, [r7, #2]
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	33e0      	adds	r3, #224	; 0xe0
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ffb2 	bl	8000e0c <SetLimitValue>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 8000eac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d10c      	bne.n	8000ece <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8000eb4:	887b      	ldrh	r3, [r7, #2]
 8000eb6:	787a      	ldrb	r2, [r7, #1]
 8000eb8:	2a00      	cmp	r2, #0
 8000eba:	bf14      	ite	ne
 8000ebc:	2201      	movne	r2, #1
 8000ebe:	2200      	moveq	r2, #0
 8000ec0:	b2d2      	uxtb	r2, r2
 8000ec2:	4611      	mov	r1, r2
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	460a      	mov	r2, r1
 8000eca:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 8000ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b087      	sub	sp, #28
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	60f8      	str	r0, [r7, #12]
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	607a      	str	r2, [r7, #4]
 8000ee6:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8000eec:	897b      	ldrh	r3, [r7, #10]
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d905      	bls.n	8000efe <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000ef2:	23fc      	movs	r3, #252	; 0xfc
 8000ef4:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
 8000efc:	e008      	b.n	8000f10 <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8000efe:	897b      	ldrh	r3, [r7, #10]
 8000f00:	68fa      	ldr	r2, [r7, #12]
 8000f02:	4413      	add	r3, r2
 8000f04:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 8000f08:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	7dba      	ldrb	r2, [r7, #22]
 8000f0e:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8000f10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	371c      	adds	r7, #28
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <VL53L1_SetLimitCheckValue>:

VL53L1_Error VL53L1_SetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	460b      	mov	r3, r1
 8000f2a:	607a      	str	r2, [r7, #4]
 8000f2c:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	75fb      	strb	r3, [r7, #23]
	uint8_t LimitChecksEnable;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8000f32:	897b      	ldrh	r3, [r7, #10]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d902      	bls.n	8000f3e <VL53L1_SetLimitCheckValue+0x1e>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000f38:	23fc      	movs	r3, #252	; 0xfc
 8000f3a:	75fb      	strb	r3, [r7, #23]
 8000f3c:	e023      	b.n	8000f86 <VL53L1_SetLimitCheckValue+0x66>
	} else {

		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8000f3e:	897b      	ldrh	r3, [r7, #10]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	4413      	add	r3, r2
 8000f44:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 8000f48:	75bb      	strb	r3, [r7, #22]
				LimitCheckId,
				LimitChecksEnable);

		if (LimitChecksEnable == 0) {
 8000f4a:	7dbb      	ldrb	r3, [r7, #22]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d107      	bne.n	8000f60 <VL53L1_SetLimitCheckValue+0x40>
			/* disabled write only internal value */
			VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8000f50:	897b      	ldrh	r3, [r7, #10]
 8000f52:	68fa      	ldr	r2, [r7, #12]
 8000f54:	33e0      	adds	r3, #224	; 0xe0
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	4413      	add	r3, r2
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	e012      	b.n	8000f86 <VL53L1_SetLimitCheckValue+0x66>
				LimitCheckId, LimitCheckValue);
		} else {

			Status = SetLimitValue(Dev, LimitCheckId,
 8000f60:	897b      	ldrh	r3, [r7, #10]
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	4619      	mov	r1, r3
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f7ff ff50 	bl	8000e0c <SetLimitValue>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue);

			if (Status == VL53L1_ERROR_NONE) {
 8000f70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d106      	bne.n	8000f86 <VL53L1_SetLimitCheckValue+0x66>
				VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8000f78:	897b      	ldrh	r3, [r7, #10]
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	33e0      	adds	r3, #224	; 0xe0
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	609a      	str	r2, [r3, #8]
			}
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8000f86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <VL53L1_GetLimitCheckValue>:

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b088      	sub	sp, #32
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	60f8      	str	r0, [r7, #12]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	607a      	str	r2, [r7, #4]
 8000f9e:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	77fb      	strb	r3, [r7, #31]
	FixPoint1616_t TempFix1616;
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8000fa4:	897b      	ldrh	r3, [r7, #10]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <VL53L1_GetLimitCheckValue+0x1e>
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d00c      	beq.n	8000fc8 <VL53L1_GetLimitCheckValue+0x36>
 8000fae:	e017      	b.n	8000fe0 <VL53L1_GetLimitCheckValue+0x4e>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	68f8      	ldr	r0, [r7, #12]
 8000fb8:	f001 f944 	bl	8002244 <VL53L1_get_lite_sigma_threshold>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 8000fc0:	8abb      	ldrh	r3, [r7, #20]
 8000fc2:	039b      	lsls	r3, r3, #14
 8000fc4:	61bb      	str	r3, [r7, #24]
		break;
 8000fc6:	e00d      	b.n	8000fe4 <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 8000fc8:	f107 0316 	add.w	r3, r7, #22
 8000fcc:	4619      	mov	r1, r3
 8000fce:	68f8      	ldr	r0, [r7, #12]
 8000fd0:	f001 f964 	bl	800229c <VL53L1_get_lite_min_count_rate>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 8000fd8:	8afb      	ldrh	r3, [r7, #22]
 8000fda:	025b      	lsls	r3, r3, #9
 8000fdc:	61bb      	str	r3, [r7, #24]
		break;
 8000fde:	e001      	b.n	8000fe4 <VL53L1_GetLimitCheckValue+0x52>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8000fe0:	23fc      	movs	r3, #252	; 0xfc
 8000fe2:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 8000fe4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d123      	bne.n	8001034 <VL53L1_GetLimitCheckValue+0xa2>

		if (TempFix1616 == 0) {
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d110      	bne.n	8001014 <VL53L1_GetLimitCheckValue+0x82>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 8000ff2:	897b      	ldrh	r3, [r7, #10]
 8000ff4:	68fa      	ldr	r2, [r7, #12]
 8000ff6:	33e0      	adds	r3, #224	; 0xe0
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	4413      	add	r3, r2
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8001006:	897b      	ldrh	r3, [r7, #10]
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	4413      	add	r3, r2
 800100c:	2200      	movs	r2, #0
 800100e:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 8001012:	e00f      	b.n	8001034 <VL53L1_GetLimitCheckValue+0xa2>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800101a:	897b      	ldrh	r3, [r7, #10]
 800101c:	68fa      	ldr	r2, [r7, #12]
 800101e:	33e0      	adds	r3, #224	; 0xe0
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	4413      	add	r3, r2
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8001028:	897b      	ldrh	r3, [r7, #10]
 800102a:	68fa      	ldr	r2, [r7, #12]
 800102c:	4413      	add	r3, r2
 800102e:	2201      	movs	r2, #1
 8001030:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 8001034:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8001038:	4618      	mov	r0, r3
 800103a:	3720      	adds	r7, #32
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	460b      	mov	r3, r1
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800104e:	2300      	movs	r3, #0
 8001050:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 8001052:	7afb      	ldrb	r3, [r7, #11]
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	4619      	mov	r1, r3
 8001058:	68f8      	ldr	r0, [r7, #12]
 800105a:	f000 fe22 	bl	8001ca2 <VL53L1_get_sequence_config_bit>
 800105e:	4603      	mov	r3, r0
 8001060:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 8001062:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8001078:	2300      	movs	r3, #0
 800107a:	75fb      	strb	r3, [r7, #23]
	VL53L1_Error lStatus;
	uint32_t MTBus, IMPms;

	LOG_FUNCTION_START("");

	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 8001082:	75bb      	strb	r3, [r7, #22]
	switch (CurrPalState) {
 8001084:	7dbb      	ldrb	r3, [r7, #22]
 8001086:	2b05      	cmp	r3, #5
 8001088:	dc06      	bgt.n	8001098 <VL53L1_StartMeasurement+0x28>
 800108a:	2b04      	cmp	r3, #4
 800108c:	da0b      	bge.n	80010a6 <VL53L1_StartMeasurement+0x36>
 800108e:	2b00      	cmp	r3, #0
 8001090:	db0c      	blt.n	80010ac <VL53L1_StartMeasurement+0x3c>
 8001092:	2b02      	cmp	r3, #2
 8001094:	dd07      	ble.n	80010a6 <VL53L1_StartMeasurement+0x36>
 8001096:	e003      	b.n	80010a0 <VL53L1_StartMeasurement+0x30>
 8001098:	3b62      	subs	r3, #98	; 0x62
 800109a:	2b01      	cmp	r3, #1
 800109c:	d806      	bhi.n	80010ac <VL53L1_StartMeasurement+0x3c>
 800109e:	e002      	b.n	80010a6 <VL53L1_StartMeasurement+0x36>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	75fb      	strb	r3, [r7, #23]
		break;
 80010a4:	e004      	b.n	80010b0 <VL53L1_StartMeasurement+0x40>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 80010a6:	23f2      	movs	r3, #242	; 0xf2
 80010a8:	75fb      	strb	r3, [r7, #23]
		break;
 80010aa:	e001      	b.n	80010b0 <VL53L1_StartMeasurement+0x40>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 80010ac:	23fd      	movs	r3, #253	; 0xfd
 80010ae:	75fb      	strb	r3, [r7, #23]
	}

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	757b      	strb	r3, [r7, #21]

	/* Check timing configuration between timing budget and
	* inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 80010b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d11f      	bne.n	80010fe <VL53L1_StartMeasurement+0x8e>
 80010be:	7d7b      	ldrb	r3, [r7, #21]
 80010c0:	2b40      	cmp	r3, #64	; 0x40
 80010c2:	d11c      	bne.n	80010fe <VL53L1_StartMeasurement+0x8e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	4619      	mov	r1, r3
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff fdb0 	bl	8000c30 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 80010d0:	4603      	mov	r3, r0
 80010d2:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	4a17      	ldr	r2, [pc, #92]	; (8001134 <VL53L1_StartMeasurement+0xc4>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	099b      	lsrs	r3, r3, #6
 80010de:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	4619      	mov	r1, r3
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff fe6c 	bl	8000dc4 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 80010ec:	4603      	mov	r3, r0
 80010ee:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1d1a      	adds	r2, r3, #4
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d901      	bls.n	80010fe <VL53L1_StartMeasurement+0x8e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 80010fa:	23fc      	movs	r3, #252	; 0xfc
 80010fc:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 80010fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d107      	bne.n	8001116 <VL53L1_StartMeasurement+0xa6>
		Status = VL53L1_init_and_start_range(
 8001106:	7d7b      	ldrb	r3, [r7, #21]
 8001108:	2206      	movs	r2, #6
 800110a:	4619      	mov	r1, r3
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f001 f911 	bl	8002334 <VL53L1_init_and_start_range>
 8001112:	4603      	mov	r3, r0
 8001114:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 8001116:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d103      	bne.n	8001126 <VL53L1_StartMeasurement+0xb6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2204      	movs	r2, #4
 8001122:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 8001126:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	10624dd3 	.word	0x10624dd3

08001138 <ChangePresetMode>:
	LOG_FUNCTION_END(Status);
	return Status;
}

static VL53L1_Error ChangePresetMode(VL53L1_DEV Dev)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8001140:	2300      	movs	r3, #0
 8001142:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t DeviceMeasurementMode;
	uint32_t inter_measurement_period_ms;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_user_zone(Dev, &user_zone);
 8001146:	f107 0318 	add.w	r3, r7, #24
 800114a:	4619      	mov	r1, r3
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f000 fe02 	bl	8001d56 <VL53L1_get_user_zone>
 8001152:	4603      	mov	r3, r0
 8001154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/*  Initialize variables fix ticket EwokP #475395 */
	PresetMode = VL53L1DevDataGet(Dev,
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800115e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			CurrentParameters.PresetMode);
	NewDistanceMode = VL53L1DevDataGet(Dev,
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f893 337f 	ldrb.w	r3, [r3, #895]	; 0x37f
 8001168:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			CurrentParameters.NewDistanceMode);
	/*  End of Initialize variables fix ticket EwokP #475395 */
	if (Status == VL53L1_ERROR_NONE)
 800116c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10b      	bne.n	800118c <ChangePresetMode+0x54>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	f107 0210 	add.w	r2, r7, #16
 800117c:	f107 010c 	add.w	r1, r7, #12
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f000 fd23 	bl	8001bcc <VL53L1_get_timeouts_us>
 8001186:	4603      	mov	r3, r0
 8001188:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 800118c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001190:	2b00      	cmp	r3, #0
 8001192:	d105      	bne.n	80011a0 <ChangePresetMode+0x68>
		Status = VL53L1_stop_range(Dev);
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f001 faf7 	bl	8002788 <VL53L1_stop_range>
 800119a:	4603      	mov	r3, r0
 800119c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE)
 80011a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d107      	bne.n	80011b8 <ChangePresetMode+0x80>
		Status = VL53L1_WaitUs(Dev, 500);
 80011a8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f004 ff8b 	bl	80060c8 <VL53L1_WaitUs>
 80011b2:	4603      	mov	r3, r0
 80011b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE) {
 80011b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d10d      	bne.n	80011dc <ChangePresetMode+0xa4>
		inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	623b      	str	r3, [r7, #32]
					LLData.inter_measurement_period_ms);

		Status = SetPresetMode(Dev,
 80011c6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80011ca:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80011ce:	6a3b      	ldr	r3, [r7, #32]
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff fb23 	bl	800081c <SetPresetMode>
 80011d6:	4603      	mov	r3, r0
 80011d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				PresetMode,
				NewDistanceMode,
				inter_measurement_period_ms);
	}

	if (Status == VL53L1_ERROR_NONE) {
 80011dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d10f      	bne.n	8001204 <ChangePresetMode+0xcc>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 80011e4:	68f9      	ldr	r1, [r7, #12]
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f000 fcb6 	bl	8001b5c <VL53L1_set_timeouts_us>
 80011f0:	4603      	mov	r3, r0
 80011f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 80011f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d102      	bne.n	8001204 <ChangePresetMode+0xcc>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 8001204:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001208:	2b00      	cmp	r3, #0
 800120a:	d108      	bne.n	800121e <ChangePresetMode+0xe6>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 800120c:	f107 0318 	add.w	r3, r7, #24
 8001210:	4619      	mov	r1, r3
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f000 fd7c 	bl	8001d10 <VL53L1_set_user_zone>
 8001218:	4603      	mov	r3, r0
 800121a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (Status == VL53L1_ERROR_NONE) {
 800121e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10b      	bne.n	800123e <ChangePresetMode+0x106>
		DeviceMeasurementMode = VL53L1DevDataGet(Dev,
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	789b      	ldrb	r3, [r3, #2]
 800122a:	77fb      	strb	r3, [r7, #31]
				LLData.measurement_mode);

		Status = VL53L1_init_and_start_range(
 800122c:	7ffb      	ldrb	r3, [r7, #31]
 800122e:	2206      	movs	r2, #6
 8001230:	4619      	mov	r1, r3
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f001 f87e 	bl	8002334 <VL53L1_init_and_start_range>
 8001238:	4603      	mov	r3, r0
 800123a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);
	}

	if (Status == VL53L1_ERROR_NONE)
 800123e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001242:	2b00      	cmp	r3, #0
 8001244:	d104      	bne.n	8001250 <ChangePresetMode+0x118>
		VL53L1DevDataSet(Dev,
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800124c:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
			CurrentParameters.InternalDistanceMode,
			NewDistanceMode);

	LOG_FUNCTION_END(Status);
	return Status;
 8001250:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001254:	4618      	mov	r0, r3
 8001256:	3728      	adds	r7, #40	; 0x28
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <VL53L1_ClearInterruptAndStartMeasurement>:


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8001264:	2300      	movs	r3, #0
 8001266:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes InternalDistanceMode;
	VL53L1_DistanceModes NewDistanceMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	789b      	ldrb	r3, [r3, #2]
 800126c:	73bb      	strb	r3, [r7, #14]
	InternalDistanceMode = VL53L1DevDataGet(Dev,
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f893 337e 	ldrb.w	r3, [r3, #894]	; 0x37e
 8001274:	737b      	strb	r3, [r7, #13]
			CurrentParameters.InternalDistanceMode);
	NewDistanceMode = VL53L1DevDataGet(Dev,
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f893 337f 	ldrb.w	r3, [r3, #895]	; 0x37f
 800127c:	733b      	strb	r3, [r7, #12]
			CurrentParameters.NewDistanceMode);

	if (NewDistanceMode != InternalDistanceMode)
 800127e:	7b3a      	ldrb	r2, [r7, #12]
 8001280:	7b7b      	ldrb	r3, [r7, #13]
 8001282:	429a      	cmp	r2, r3
 8001284:	d005      	beq.n	8001292 <VL53L1_ClearInterruptAndStartMeasurement+0x36>
		Status = ChangePresetMode(Dev);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ff56 	bl	8001138 <ChangePresetMode>
 800128c:	4603      	mov	r3, r0
 800128e:	73fb      	strb	r3, [r7, #15]
 8001290:	e006      	b.n	80012a0 <VL53L1_ClearInterruptAndStartMeasurement+0x44>
	else
		Status = VL53L1_clear_interrupt_and_enable_next_range(
 8001292:	7bbb      	ldrb	r3, [r7, #14]
 8001294:	4619      	mov	r1, r3
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f001 fbd5 	bl	8002a46 <VL53L1_clear_interrupt_and_enable_next_range>
 800129c:	4603      	mov	r3, r0
 800129e:	73fb      	strb	r3, [r7, #15]
						Dev,
						DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 80012a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <VL53L1_GetMeasurementDataReady>:


VL53L1_Error VL53L1_GetMeasurementDataReady(VL53L1_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80012b6:	2300      	movs	r3, #0
 80012b8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_is_new_data_ready(Dev, pMeasurementDataReady);
 80012ba:	6839      	ldr	r1, [r7, #0]
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f004 fd32 	bl	8005d26 <VL53L1_is_new_data_ready>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80012c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b08d      	sub	sp, #52	; 0x34
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	603a      	str	r2, [r7, #0]
 80012de:	71fb      	strb	r3, [r7, #7]
 80012e0:	460b      	mov	r3, r1
 80012e2:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 80012e4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80012e8:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 80012ea:	231e      	movs	r3, #30
 80012ec:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 80012ee:	4b34      	ldr	r3, [pc, #208]	; (80013c0 <ComputeRQL+0xec>)
 80012f0:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 80012f2:	4b34      	ldr	r3, [pc, #208]	; (80013c4 <ComputeRQL+0xf0>)
 80012f4:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 80012f6:	f641 139a 	movw	r3, #6554	; 0x199a
 80012fa:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d103      	bne.n	800130a <ComputeRQL+0x36>
		returnvalue = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001308:	e052      	b.n	80013b0 <ComputeRQL+0xdc>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 800130a:	79bb      	ldrb	r3, [r7, #6]
 800130c:	2b07      	cmp	r3, #7
 800130e:	d103      	bne.n	8001318 <ComputeRQL+0x44>
		returnvalue = 50;
 8001310:	2332      	movs	r3, #50	; 0x32
 8001312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001316:	e04b      	b.n	80013b0 <ComputeRQL+0xdc>
	else {
		if (presults_data->median_range_mm < SRL)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800131e:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8001322:	429a      	cmp	r2, r3
 8001324:	dd03      	ble.n	800132e <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 8001326:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001328:	041b      	lsls	r3, r3, #16
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800132c:	e007      	b.n	800133e <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8001334:	461a      	mov	r2, r3
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	fb03 f302 	mul.w	r3, r3, r2
 800133c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 800133e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001340:	2b00      	cmp	r3, #0
 8001342:	d020      	beq.n	8001386 <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001348:	461a      	mov	r2, r3
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	fb03 f302 	mul.w	r3, r3, r2
 8001350:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 8001352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001354:	085b      	lsrs	r3, r3, #1
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	4413      	add	r3, r2
 800135a:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 800135c:	693a      	ldr	r2, [r7, #16]
 800135e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001360:	fbb2 f3f3 	udiv	r3, r2, r3
 8001364:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	041b      	lsls	r3, r3, #16
 800136a:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	429a      	cmp	r2, r3
 8001372:	d804      	bhi.n	800137e <ComputeRQL+0xaa>
				SRQL = GI - partial;
 8001374:	69fa      	ldr	r2, [r7, #28]
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	62bb      	str	r3, [r7, #40]	; 0x28
 800137c:	e006      	b.n	800138c <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 800137e:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8001382:	62bb      	str	r3, [r7, #40]	; 0x28
 8001384:	e002      	b.n	800138c <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 8001386:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 800138a:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 800138c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800138e:	0c1b      	lsrs	r3, r3, #16
 8001390:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	2b64      	cmp	r3, #100	; 0x64
 8001396:	d802      	bhi.n	800139e <ComputeRQL+0xca>
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	2b32      	cmp	r3, #50	; 0x32
 800139c:	dd05      	ble.n	80013aa <ComputeRQL+0xd6>
 800139e:	7bfb      	ldrb	r3, [r7, #15]
 80013a0:	2b64      	cmp	r3, #100	; 0x64
 80013a2:	bf28      	it	cs
 80013a4:	2364      	movcs	r3, #100	; 0x64
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	e000      	b.n	80013ac <ComputeRQL+0xd8>
 80013aa:	2332      	movs	r3, #50	; 0x32
 80013ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 80013b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3734      	adds	r7, #52	; 0x34
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	0075b333 	.word	0x0075b333
 80013c4:	0030cccd 	.word	0x0030cccd

080013c8 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	3b04      	subs	r3, #4
 80013d6:	2b0f      	cmp	r3, #15
 80013d8:	d83d      	bhi.n	8001456 <ConvertStatusLite+0x8e>
 80013da:	a201      	add	r2, pc, #4	; (adr r2, 80013e0 <ConvertStatusLite+0x18>)
 80013dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e0:	08001433 	.word	0x08001433
 80013e4:	0800142d 	.word	0x0800142d
 80013e8:	08001439 	.word	0x08001439
 80013ec:	0800143f 	.word	0x0800143f
 80013f0:	0800144b 	.word	0x0800144b
 80013f4:	08001451 	.word	0x08001451
 80013f8:	08001457 	.word	0x08001457
 80013fc:	08001457 	.word	0x08001457
 8001400:	08001445 	.word	0x08001445
 8001404:	08001457 	.word	0x08001457
 8001408:	08001457 	.word	0x08001457
 800140c:	08001457 	.word	0x08001457
 8001410:	08001457 	.word	0x08001457
 8001414:	08001457 	.word	0x08001457
 8001418:	08001421 	.word	0x08001421
 800141c:	08001427 	.word	0x08001427
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 8001420:	230a      	movs	r3, #10
 8001422:	73fb      	strb	r3, [r7, #15]
		break;
 8001424:	e019      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 8001426:	2306      	movs	r3, #6
 8001428:	73fb      	strb	r3, [r7, #15]
		break;
 800142a:	e016      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 800142c:	2304      	movs	r3, #4
 800142e:	73fb      	strb	r3, [r7, #15]
		break;
 8001430:	e013      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 8001432:	2302      	movs	r3, #2
 8001434:	73fb      	strb	r3, [r7, #15]
		break;
 8001436:	e010      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 8001438:	2301      	movs	r3, #1
 800143a:	73fb      	strb	r3, [r7, #15]
		break;
 800143c:	e00d      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 800143e:	2307      	movs	r3, #7
 8001440:	73fb      	strb	r3, [r7, #15]
		break;
 8001442:	e00a      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 8001444:	2309      	movs	r3, #9
 8001446:	73fb      	strb	r3, [r7, #15]
		break;
 8001448:	e007      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 800144a:	2303      	movs	r3, #3
 800144c:	73fb      	strb	r3, [r7, #15]
		break;
 800144e:	e004      	b.n	800145a <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8001450:	2300      	movs	r3, #0
 8001452:	73fb      	strb	r3, [r7, #15]
		break;
 8001454:	e001      	b.n	800145a <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 8001456:	23ff      	movs	r3, #255	; 0xff
 8001458:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 800145a:	7bfb      	ldrb	r3, [r7, #15]
}
 800145c:	4618      	mov	r0, r3
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08c      	sub	sp, #48	; 0x30
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	460b      	mov	r3, r1
 8001474:	72fb      	strb	r3, [r7, #11]
 8001476:	4613      	mov	r3, r2
 8001478:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800147a:	2300      	movs	r3, #0
 800147c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001486:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800148e:	f003 031f 	and.w	r3, r3, #31
 8001492:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 8001496:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800149a:	7afb      	ldrb	r3, [r7, #11]
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff ff18 	bl	80012d4 <ComputeRQL>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014aa:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80014b0:	025b      	lsls	r3, r3, #9
 80014b2:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 80014b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014b8:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80014be:	025b      	lsls	r3, r3, #9
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 80014c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014c6:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 80014cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014ce:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80014d4:	025b      	lsls	r3, r3, #9
 80014d6:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 80014d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014da:	6a3a      	ldr	r2, [r7, #32]
 80014dc:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 80014e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014e6:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 80014e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014ea:	2200      	movs	r2, #0
 80014ec:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 80014ee:	7abb      	ldrb	r3, [r7, #10]
 80014f0:	3b01      	subs	r3, #1
 80014f2:	2b10      	cmp	r3, #16
 80014f4:	d82c      	bhi.n	8001550 <SetSimpleData+0xe8>
 80014f6:	a201      	add	r2, pc, #4	; (adr r2, 80014fc <SetSimpleData+0x94>)
 80014f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014fc:	08001541 	.word	0x08001541
 8001500:	08001541 	.word	0x08001541
 8001504:	08001541 	.word	0x08001541
 8001508:	08001551 	.word	0x08001551
 800150c:	08001551 	.word	0x08001551
 8001510:	08001551 	.word	0x08001551
 8001514:	08001551 	.word	0x08001551
 8001518:	08001551 	.word	0x08001551
 800151c:	08001551 	.word	0x08001551
 8001520:	08001551 	.word	0x08001551
 8001524:	08001551 	.word	0x08001551
 8001528:	08001551 	.word	0x08001551
 800152c:	08001549 	.word	0x08001549
 8001530:	08001551 	.word	0x08001551
 8001534:	08001551 	.word	0x08001551
 8001538:	08001551 	.word	0x08001551
 800153c:	08001541 	.word	0x08001541
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 8001540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001542:	2205      	movs	r2, #5
 8001544:	76da      	strb	r2, [r3, #27]
		break;
 8001546:	e006      	b.n	8001556 <SetSimpleData+0xee>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 8001548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800154a:	220d      	movs	r2, #13
 800154c:	76da      	strb	r2, [r3, #27]
		break;
 800154e:	e002      	b.n	8001556 <SetSimpleData+0xee>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8001550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001552:	2200      	movs	r2, #0
 8001554:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 8001556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001558:	7edb      	ldrb	r3, [r3, #27]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d108      	bne.n	8001570 <SetSimpleData+0x108>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 800155e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ff30 	bl	80013c8 <ConvertStatusLite>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 800156c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800156e:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001574:	025b      	lsls	r3, r3, #9
 8001576:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	6a3a      	ldr	r2, [r7, #32]
 800157c:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001584:	025b      	lsls	r3, r3, #9
 8001586:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6a3a      	ldr	r2, [r7, #32]
 800158c:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	461a      	mov	r2, r3
 8001596:	2100      	movs	r1, #0
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	f7ff fcfa 	bl	8000f92 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 800159e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80015a2:	2b06      	cmp	r3, #6
 80015a4:	bf0c      	ite	eq
 80015a6:	2301      	moveq	r3, #1
 80015a8:	2300      	movne	r3, #0
 80015aa:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 80015ac:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 80015ae:	f107 0319 	add.w	r3, r7, #25
 80015b2:	461a      	mov	r2, r3
 80015b4:	2100      	movs	r1, #0
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f7ff fc8f 	bl	8000eda <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 80015bc:	7e7b      	ldrb	r3, [r7, #25]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d104      	bne.n	80015cc <SetSimpleData+0x164>
 80015c2:	7ffb      	ldrb	r3, [r7, #31]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d101      	bne.n	80015cc <SetSimpleData+0x164>
 80015c8:	2301      	movs	r3, #1
 80015ca:	e000      	b.n	80015ce <SetSimpleData+0x166>
 80015cc:	2300      	movs	r3, #0
 80015ce:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	7fba      	ldrb	r2, [r7, #30]
 80015d4:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	461a      	mov	r2, r3
 80015de:	2101      	movs	r1, #1
 80015e0:	68f8      	ldr	r0, [r7, #12]
 80015e2:	f7ff fcd6 	bl	8000f92 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 80015e6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80015ea:	2b04      	cmp	r3, #4
 80015ec:	bf0c      	ite	eq
 80015ee:	2301      	moveq	r3, #1
 80015f0:	2300      	movne	r3, #0
 80015f2:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 80015f4:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 80015f6:	f107 0319 	add.w	r3, r7, #25
 80015fa:	461a      	mov	r2, r3
 80015fc:	2101      	movs	r1, #1
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f7ff fc6b 	bl	8000eda <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8001604:	7e7b      	ldrb	r3, [r7, #25]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d104      	bne.n	8001614 <SetSimpleData+0x1ac>
 800160a:	7f7b      	ldrb	r3, [r7, #29]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <SetSimpleData+0x1ac>
 8001610:	2301      	movs	r3, #1
 8001612:	e000      	b.n	8001616 <SetSimpleData+0x1ae>
 8001614:	2300      	movs	r3, #0
 8001616:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	7fba      	ldrb	r2, [r7, #30]
 800161c:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 8001620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001622:	8b1b      	ldrh	r3, [r3, #24]
 8001624:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 8001626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001628:	7edb      	ldrb	r3, [r3, #27]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d110      	bne.n	8001650 <SetSimpleData+0x1e8>
 800162e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001632:	2b00      	cmp	r3, #0
 8001634:	da0c      	bge.n	8001650 <SetSimpleData+0x1e8>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 8001636:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <SetSimpleData+0x1f4>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	429a      	cmp	r2, r3
 8001640:	da03      	bge.n	800164a <SetSimpleData+0x1e2>
			pRangeData->RangeStatus =
 8001642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001644:	220e      	movs	r2, #14
 8001646:	76da      	strb	r2, [r3, #27]
 8001648:	e002      	b.n	8001650 <SetSimpleData+0x1e8>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800164a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800164c:	2200      	movs	r2, #0
 800164e:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 8001650:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001654:	4618      	mov	r0, r3
 8001656:	3730      	adds	r7, #48	; 0x30
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000000 	.word	0x20000000

08001660 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b0a8      	sub	sp, #160	; 0xa0
 8001664:	af02      	add	r7, sp, #8
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800166a:	2300      	movs	r3, #0
 800166c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t       results;
	VL53L1_range_results_t       *presults = &results;
 8001670:	f107 0308 	add.w	r3, r7, #8
 8001674:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 8001678:	221c      	movs	r2, #28
 800167a:	21ff      	movs	r1, #255	; 0xff
 800167c:	6838      	ldr	r0, [r7, #0]
 800167e:	f00b f874 	bl	800c76a <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 8001682:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001686:	2102      	movs	r1, #2
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f001 f95e 	bl	800294a <VL53L1_get_device_results>
 800168e:	4603      	mov	r3, r0
 8001690:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 8001694:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 8001698:	2b00      	cmp	r3, #0
 800169a:	d117      	bne.n	80016cc <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 800169c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016a0:	789a      	ldrb	r2, [r3, #2]
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 80016a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016aa:	3304      	adds	r3, #4
 80016ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 80016b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016b4:	78da      	ldrb	r2, [r3, #3]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016be:	2101      	movs	r1, #1
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff fed1 	bl	8001468 <SetSimpleData>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80016cc:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3798      	adds	r7, #152	; 0x98
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <VL53L1_SetThresholdConfig>:

/* Group PAL detection triggered events Functions */

VL53L1_Error VL53L1_SetThresholdConfig(VL53L1_DEV Dev,
		VL53L1_DetectionConfig_t *pConfig)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08e      	sub	sp, #56	; 0x38
 80016dc:	af02      	add	r7, sp, #8
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
#define BADTHRESBOUNDS(T) \
	(((T.CrossMode == VL53L1_THRESHOLD_OUT_OF_WINDOW) || \
	(T.CrossMode == VL53L1_THRESHOLD_IN_WINDOW)) && (T.Low > T.High))

	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80016e2:	2300      	movs	r3, #0
 80016e4:	76fb      	strb	r3, [r7, #27]
	FixPoint1616_t gain, high1616, low1616;
	VL53L1_LLDriverData_t *pdev;

	LOG_FUNCTION_START("");

	pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	62fb      	str	r3, [r7, #44]	; 0x2c

	Status = VL53L1_get_GPIO_interrupt_config(Dev, &Cfg);
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	4619      	mov	r1, r3
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f001 fb1f 	bl	8002d34 <VL53L1_get_GPIO_interrupt_config>
 80016f6:	4603      	mov	r3, r0
 80016f8:	76fb      	strb	r3, [r7, #27]
	if (Status == VL53L1_ERROR_NONE) {
 80016fa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f040 80ba 	bne.w	8001878 <VL53L1_SetThresholdConfig+0x1a0>
		if (pConfig->DetectionMode == VL53L1_DETECTION_NORMAL_RUN) {
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d10d      	bne.n	8001728 <VL53L1_SetThresholdConfig+0x50>
			Cfg.intr_new_measure_ready = 1;
 800170c:	2301      	movs	r3, #1
 800170e:	73bb      	strb	r3, [r7, #14]
			Status = VL53L1_set_GPIO_interrupt_config_struct(Dev,
 8001710:	8b3b      	ldrh	r3, [r7, #24]
 8001712:	f8ad 3000 	strh.w	r3, [sp]
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f001 fadb 	bl	8002cd8 <VL53L1_set_GPIO_interrupt_config_struct>
 8001722:	4603      	mov	r3, r0
 8001724:	76fb      	strb	r3, [r7, #27]
 8001726:	e0a7      	b.n	8001878 <VL53L1_SetThresholdConfig+0x1a0>
					Cfg);
		} else {
			if (BADTHRESBOUNDS(pConfig->Distance))
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	789b      	ldrb	r3, [r3, #2]
 800172c:	2b02      	cmp	r3, #2
 800172e:	d003      	beq.n	8001738 <VL53L1_SetThresholdConfig+0x60>
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	789b      	ldrb	r3, [r3, #2]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d107      	bne.n	8001748 <VL53L1_SetThresholdConfig+0x70>
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	88da      	ldrh	r2, [r3, #6]
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	889b      	ldrh	r3, [r3, #4]
 8001740:	429a      	cmp	r2, r3
 8001742:	d901      	bls.n	8001748 <VL53L1_SetThresholdConfig+0x70>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8001744:	23fc      	movs	r3, #252	; 0xfc
 8001746:	76fb      	strb	r3, [r7, #27]
			if ((Status == VL53L1_ERROR_NONE) &&
 8001748:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10f      	bne.n	8001770 <VL53L1_SetThresholdConfig+0x98>
					(BADTHRESBOUNDS(pConfig->Rate)))
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	7a1b      	ldrb	r3, [r3, #8]
			if ((Status == VL53L1_ERROR_NONE) &&
 8001754:	2b02      	cmp	r3, #2
 8001756:	d003      	beq.n	8001760 <VL53L1_SetThresholdConfig+0x88>
					(BADTHRESBOUNDS(pConfig->Rate)))
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	7a1b      	ldrb	r3, [r3, #8]
 800175c:	2b03      	cmp	r3, #3
 800175e:	d107      	bne.n	8001770 <VL53L1_SetThresholdConfig+0x98>
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	691a      	ldr	r2, [r3, #16]
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	429a      	cmp	r2, r3
 800176a:	d901      	bls.n	8001770 <VL53L1_SetThresholdConfig+0x98>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 800176c:	23fc      	movs	r3, #252	; 0xfc
 800176e:	76fb      	strb	r3, [r7, #27]
			if (Status == VL53L1_ERROR_NONE) {
 8001770:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d149      	bne.n	800180c <VL53L1_SetThresholdConfig+0x134>
				Cfg.intr_new_measure_ready = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	73bb      	strb	r3, [r7, #14]
				Cfg.intr_no_target = pConfig->IntrNoTarget;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	785b      	ldrb	r3, [r3, #1]
 8001780:	73fb      	strb	r3, [r7, #15]
				/* fix ticket 466238
				 * Apply invert distance gain to thresholds */
				g = pdev->gain_cal.standard_ranging_gain_factor;
 8001782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001784:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8001788:	857b      	strh	r3, [r7, #42]	; 0x2a
				/* gain is ufix 5.11, convert to 16.16 */
				gain = (FixPoint1616_t) ((uint32_t)g << 5);
 800178a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800178c:	015b      	lsls	r3, r3, #5
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
				high1616 = (FixPoint1616_t) ((uint32_t)
						pConfig->Distance.High << 16);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	889b      	ldrh	r3, [r3, #4]
				high1616 = (FixPoint1616_t) ((uint32_t)
 8001794:	041b      	lsls	r3, r3, #16
 8001796:	623b      	str	r3, [r7, #32]
				low1616 = (FixPoint1616_t) ((uint32_t)
						pConfig->Distance.Low << 16);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	88db      	ldrh	r3, [r3, #6]
				low1616 = (FixPoint1616_t) ((uint32_t)
 800179c:	041b      	lsls	r3, r3, #16
 800179e:	61fb      	str	r3, [r7, #28]
				/* +32768 to round the results*/
				high1616 = (high1616 + 32768) / gain;
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ac:	623b      	str	r3, [r7, #32]
				low1616 = (low1616 + 32768) / gain;
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80017b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ba:	61fb      	str	r3, [r7, #28]
				Cfg.threshold_distance_high = (uint16_t)
 80017bc:	6a3b      	ldr	r3, [r7, #32]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	827b      	strh	r3, [r7, #18]
						(high1616 & 0xFFFF);
				Cfg.threshold_distance_low = (uint16_t)
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	82bb      	strh	r3, [r7, #20]
						(low1616 & 0xFFFF);
				/* end fix ticket 466238 */
				Cfg.threshold_rate_high =
					VL53L1_FIXPOINT1616TOFIXPOINT97(
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	0a5b      	lsrs	r3, r3, #9
 80017ce:	b29b      	uxth	r3, r3
				Cfg.threshold_rate_high =
 80017d0:	82fb      	strh	r3, [r7, #22]
							pConfig->Rate.High);
				Cfg.threshold_rate_low =
					VL53L1_FIXPOINT1616TOFIXPOINT97(
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	691b      	ldr	r3, [r3, #16]
 80017d6:	0a5b      	lsrs	r3, r3, #9
 80017d8:	b29b      	uxth	r3, r3
				Cfg.threshold_rate_low =
 80017da:	833b      	strh	r3, [r7, #24]
							pConfig->Rate.Low);

				Cfg.intr_mode_distance = ConvertModeToLLD(
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	789a      	ldrb	r2, [r3, #2]
 80017e0:	f107 031b 	add.w	r3, r7, #27
 80017e4:	4611      	mov	r1, r2
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe feda 	bl	80005a0 <ConvertModeToLLD>
 80017ec:	4603      	mov	r3, r0
 80017ee:	733b      	strb	r3, [r7, #12]
						&Status,
						pConfig->Distance.CrossMode);
				if (Status == VL53L1_ERROR_NONE)
 80017f0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d109      	bne.n	800180c <VL53L1_SetThresholdConfig+0x134>
					Cfg.intr_mode_rate = ConvertModeToLLD(
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	7a1a      	ldrb	r2, [r3, #8]
 80017fc:	f107 031b 	add.w	r3, r7, #27
 8001800:	4611      	mov	r1, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fecc 	bl	80005a0 <ConvertModeToLLD>
 8001808:	4603      	mov	r3, r0
 800180a:	737b      	strb	r3, [r7, #13]
						&Status,
						pConfig->Rate.CrossMode);
			}

			/* Refine thresholds combination now */
			if (Status == VL53L1_ERROR_NONE) {
 800180c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d122      	bne.n	800185a <VL53L1_SetThresholdConfig+0x182>
				Cfg.intr_combined_mode = 1;
 8001814:	2301      	movs	r3, #1
 8001816:	743b      	strb	r3, [r7, #16]
				switch (pConfig->DetectionMode) {
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	3b01      	subs	r3, #1
 800181e:	2b03      	cmp	r3, #3
 8001820:	d817      	bhi.n	8001852 <VL53L1_SetThresholdConfig+0x17a>
 8001822:	a201      	add	r2, pc, #4	; (adr r2, 8001828 <VL53L1_SetThresholdConfig+0x150>)
 8001824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001828:	08001839 	.word	0x08001839
 800182c:	08001843 	.word	0x08001843
 8001830:	0800184d 	.word	0x0800184d
 8001834:	08001859 	.word	0x08001859
				case VL53L1_DETECTION_DISTANCE_ONLY:
					Cfg.threshold_rate_high = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	82fb      	strh	r3, [r7, #22]
					Cfg.threshold_rate_low = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	833b      	strh	r3, [r7, #24]
					break;
 8001840:	e00b      	b.n	800185a <VL53L1_SetThresholdConfig+0x182>
				case VL53L1_DETECTION_RATE_ONLY:
					Cfg.threshold_distance_high = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	827b      	strh	r3, [r7, #18]
					Cfg.threshold_distance_low = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	82bb      	strh	r3, [r7, #20]
					break;
 800184a:	e006      	b.n	800185a <VL53L1_SetThresholdConfig+0x182>
					/* Nothing to do all is already
					 * in place
					 */
					break;
				case VL53L1_DETECTION_DISTANCE_AND_RATE:
					Cfg.intr_combined_mode = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	743b      	strb	r3, [r7, #16]
					break;
 8001850:	e003      	b.n	800185a <VL53L1_SetThresholdConfig+0x182>
				default:
					Status = VL53L1_ERROR_INVALID_PARAMS;
 8001852:	23fc      	movs	r3, #252	; 0xfc
 8001854:	76fb      	strb	r3, [r7, #27]
 8001856:	e000      	b.n	800185a <VL53L1_SetThresholdConfig+0x182>
					break;
 8001858:	bf00      	nop
				}
			}

			if (Status == VL53L1_ERROR_NONE)
 800185a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10a      	bne.n	8001878 <VL53L1_SetThresholdConfig+0x1a0>
				Status =
				VL53L1_set_GPIO_interrupt_config_struct(Dev,
 8001862:	8b3b      	ldrh	r3, [r7, #24]
 8001864:	f8ad 3000 	strh.w	r3, [sp]
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f001 fa32 	bl	8002cd8 <VL53L1_set_GPIO_interrupt_config_struct>
 8001874:	4603      	mov	r3, r0
				Status =
 8001876:	76fb      	strb	r3, [r7, #27]

		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8001878:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3730      	adds	r7, #48	; 0x30
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 8001884:	b5b0      	push	{r4, r5, r7, lr}
 8001886:	b088      	sub	sp, #32
 8001888:	af04      	add	r7, sp, #16
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8001890:	2300      	movs	r3, #0
 8001892:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 8001898:	2162      	movs	r1, #98	; 0x62
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f002 f98c 	bl	8003bb8 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	2201      	movs	r2, #1
 80018aa:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	2200      	movs	r2, #0
 80018b0:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	2201      	movs	r2, #1
 80018b6:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	2201      	movs	r2, #1
 80018bc:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018c4:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80018cc:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	f243 22c8 	movw	r2, #13000	; 0x32c8
 80018d4:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	2264      	movs	r2, #100	; 0x64
 80018da:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80018e2:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	f240 72db 	movw	r2, #2011	; 0x7db
 80018f2:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f002 f942 	bl	8003b80 <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80018fc:	78fb      	ldrb	r3, [r7, #3]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d008      	beq.n	8001914 <VL53L1_data_init+0x90>
 8001902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d104      	bne.n	8001914 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f000 f857 	bl	80019be <VL53L1_read_p2p_data>
 8001910:	4603      	mov	r3, r0
 8001912:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	f503 7388 	add.w	r3, r3, #272	; 0x110
	status =
 800191a:	4618      	mov	r0, r3
 800191c:	f001 fc72 	bl	8003204 <VL53L1_init_refspadchar_config_struct>
 8001920:	4603      	mov	r3, r0
 8001922:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	f503 7390 	add.w	r3, r3, #288	; 0x120
	status =
 800192a:	4618      	mov	r0, r3
 800192c:	f001 fc8e 	bl	800324c <VL53L1_init_ssc_config_struct>
 8001930:	4603      	mov	r3, r0
 8001932:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	f103 0242 	add.w	r2, r3, #66	; 0x42
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
	status =
 8001940:	4619      	mov	r1, r3
 8001942:	4610      	mov	r0, r2
 8001944:	f001 fca3 	bl	800328e <VL53L1_init_xtalk_config_struct>
 8001948:	4603      	mov	r3, r0
 800194a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
	status =
 8001952:	4618      	mov	r0, r3
 8001954:	f001 fcfd 	bl	8003352 <VL53L1_init_offset_cal_config_struct>
 8001958:	4603      	mov	r3, r0
 800195a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	33a4      	adds	r3, #164	; 0xa4
	status =
 8001960:	4618      	mov	r0, r3
 8001962:	f001 fd1d 	bl	80033a0 <VL53L1_init_tuning_parm_storage_struct>
 8001966:	4603      	mov	r3, r0
 8001968:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 800196a:	2120      	movs	r1, #32
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 fcc1 	bl	80022f4 <VL53L1_set_vhv_loopbound>
 8001972:	4603      	mov	r3, r0
 8001974:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 8001976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d116      	bne.n	80019ac <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	7858      	ldrb	r0, [r3, #1]
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	8b1c      	ldrh	r4, [r3, #24]
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	689d      	ldr	r5, [r3, #8]
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	68ba      	ldr	r2, [r7, #8]
 8001990:	6912      	ldr	r2, [r2, #16]
 8001992:	68b9      	ldr	r1, [r7, #8]
 8001994:	6949      	ldr	r1, [r1, #20]
 8001996:	9102      	str	r1, [sp, #8]
 8001998:	9201      	str	r2, [sp, #4]
 800199a:	9300      	str	r3, [sp, #0]
 800199c:	462b      	mov	r3, r5
 800199e:	4622      	mov	r2, r4
 80019a0:	4601      	mov	r1, r0
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 fad8 	bl	8001f58 <VL53L1_set_preset_mode>
 80019a8:	4603      	mov	r3, r0
 80019aa:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f002 ff16 	bl	80047de <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 80019b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bdb0      	pop	{r4, r5, r7, pc}

080019be <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b084      	sub	sp, #16
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 80019ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d108      	bne.n	80019e8 <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80019dc:	4619      	mov	r1, r3
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f003 f952 	bl	8004c88 <VL53L1_get_static_nvm_managed>
 80019e4:	4603      	mov	r3, r0
 80019e6:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 80019e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d107      	bne.n	8001a00 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	3342      	adds	r3, #66	; 0x42
 80019f4:	4619      	mov	r1, r3
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f003 fa84 	bl	8004f04 <VL53L1_get_customer_nvm_managed>
 80019fc:	4603      	mov	r3, r0
 80019fe:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 8001a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d115      	bne.n	8001a34 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8001a0e:	4619      	mov	r1, r3
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f004 f95d 	bl	8005cd0 <VL53L1_get_nvm_copy_data>
 8001a16:	4603      	mov	r3, r0
 8001a18:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 8001a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d108      	bne.n	8001a34 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	33f0      	adds	r3, #240	; 0xf0
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4610      	mov	r0, r2
 8001a30:	f002 fa25 	bl	8003e7e <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 8001a34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d109      	bne.n	8001a50 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
		status =
 8001a42:	461a      	mov	r2, r3
 8001a44:	21de      	movs	r1, #222	; 0xde
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f004 fade 	bl	8006008 <VL53L1_RdWord>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8001a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a5a:	d204      	bcs.n	8001a66 <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 8001a62:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 8001a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d107      	bne.n	8001a7e <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	339e      	adds	r3, #158	; 0x9e
		status =
 8001a72:	4619      	mov	r1, r3
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 f990 	bl	8001d9a <VL53L1_get_mode_mitigation_roi>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d114      	bne.n	8001ab2 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10f      	bne.n	8001ab2 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 8001aa8:	011b      	lsls	r3, r3, #4
 8001aaa:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 8001ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b085      	sub	sp, #20
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8001ada:	23f1      	movs	r3, #241	; 0xf1
 8001adc:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 8001ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10c      	bne.n	8001b00 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8001af2:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 8001b00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d101      	bne.n	8001b30 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8001b2c:	23f1      	movs	r3, #241	; 0xf1
 8001b2e:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 8001b30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d109      	bne.n	8001b4c <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 8001b44:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 8001b4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af02      	add	r7, sp, #8
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8001b7c:	23f1      	movs	r3, #241	; 0xf1
 8001b7e:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 8001b80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d11b      	bne.n	8001bc0 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
		status =
 8001bac:	9201      	str	r2, [sp, #4]
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	683a      	ldr	r2, [r7, #0]
 8001bb4:	6879      	ldr	r1, [r7, #4]
 8001bb6:	68b8      	ldr	r0, [r7, #8]
 8001bb8:	f002 fc79 	bl	80044ae <VL53L1_calc_timeout_register_values>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8001bc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b088      	sub	sp, #32
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
 8001bd8:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8001bf4:	23f1      	movs	r3, #241	; 0xf1
 8001bf6:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 8001bf8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d14a      	bne.n	8001c96 <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
		macro_period_us =
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4610      	mov	r0, r2
 8001c10:	f002 faf8 	bl	8004204 <VL53L1_calc_macro_period_us>
 8001c14:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 8001c1c:	6979      	ldr	r1, [r7, #20]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f002 fbb1 	bl	8004386 <VL53L1_calc_timeout_us>
 8001c24:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 8001c30:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8001c32:	8a7b      	ldrh	r3, [r7, #18]
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 8001c3e:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 8001c40:	4413      	add	r3, r2
 8001c42:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8001c44:	8a7b      	ldrh	r3, [r7, #18]
 8001c46:	6979      	ldr	r1, [r7, #20]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f002 fbd5 	bl	80043f8 <VL53L1_calc_decoded_timeout_us>
 8001c4e:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 8001c5a:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8001c5c:	8a7b      	ldrh	r3, [r7, #18]
 8001c5e:	021b      	lsls	r3, r3, #8
 8001c60:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 8001c68:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 8001c6a:	4413      	add	r3, r2
 8001c6c:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8001c6e:	8a7b      	ldrh	r3, [r7, #18]
 8001c70:	6979      	ldr	r1, [r7, #20]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f002 fbc0 	bl	80043f8 <VL53L1_calc_decoded_timeout_us>
 8001c78:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 8001c96:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3720      	adds	r7, #32
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b087      	sub	sp, #28
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	60f8      	str	r0, [r7, #12]
 8001caa:	460b      	mov	r3, r1
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8001cbc:	7afb      	ldrb	r3, [r7, #11]
 8001cbe:	2b07      	cmp	r3, #7
 8001cc0:	d81c      	bhi.n	8001cfc <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 8001cc2:	7afb      	ldrb	r3, [r7, #11]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d004      	beq.n	8001cd2 <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 8001cc8:	7afb      	ldrb	r3, [r7, #11]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 8001cd8:	7dbb      	ldrb	r3, [r7, #22]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	b2da      	uxtb	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 8001ce2:	7afb      	ldrb	r3, [r7, #11]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d00b      	beq.n	8001d00 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	461a      	mov	r2, r3
 8001cee:	7afb      	ldrb	r3, [r7, #11]
 8001cf0:	fa42 f303 	asr.w	r3, r2, r3
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	701a      	strb	r2, [r3, #0]
 8001cfa:	e001      	b.n	8001d00 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8001cfc:	23fc      	movs	r3, #252	; 0xfc
 8001cfe:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8001d00:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	371c      	adds	r7, #28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	7858      	ldrb	r0, [r3, #1]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	7819      	ldrb	r1, [r3, #0]
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 8001d30:	461a      	mov	r2, r3
 8001d32:	f002 fc35 	bl	80045a0 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	7898      	ldrb	r0, [r3, #2]
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	78d9      	ldrb	r1, [r3, #3]
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001d44:	461a      	mov	r2, r3
 8001d46:	f002 fc6a 	bl	800461e <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 8001d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b084      	sub	sp, #16
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
 8001d5e:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	4619      	mov	r1, r3
 8001d76:	f002 fea3 	bl	8004ac0 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	1c99      	adds	r1, r3, #2
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	3303      	adds	r3, #3
 8001d88:	461a      	mov	r2, r3
 8001d8a:	f002 fc30 	bl	80045ee <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 8001d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
 8001da2:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 8001dbe:	f107 020e 	add.w	r2, r7, #14
 8001dc2:	f107 010d 	add.w	r1, r7, #13
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f002 fe7a 	bl	8004ac0 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8001dcc:	7bba      	ldrb	r2, [r7, #14]
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 8001dd2:	7b7a      	ldrb	r2, [r7, #13]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 8001dde:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
 8001de2:	091b      	lsrs	r3, r3, #4
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
 8001dec:	f003 030f 	and.w	r3, r3, #15
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 8001df6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b087      	sub	sp, #28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	607a      	str	r2, [r7, #4]
 8001e0e:	603b      	str	r3, [r7, #0]
 8001e10:	460b      	mov	r3, r1
 8001e12:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8001e1c:	7afb      	ldrb	r3, [r7, #11]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	2b25      	cmp	r3, #37	; 0x25
 8001e22:	f200 808e 	bhi.w	8001f42 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 8001e26:	a201      	add	r2, pc, #4	; (adr r2, 8001e2c <VL53L1_get_preset_mode_timing_cfg+0x28>)
 8001e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2c:	08001ec5 	.word	0x08001ec5
 8001e30:	08001ec5 	.word	0x08001ec5
 8001e34:	08001ec5 	.word	0x08001ec5
 8001e38:	08001ec5 	.word	0x08001ec5
 8001e3c:	08001ec5 	.word	0x08001ec5
 8001e40:	08001eef 	.word	0x08001eef
 8001e44:	08001eef 	.word	0x08001eef
 8001e48:	08001eef 	.word	0x08001eef
 8001e4c:	08001f43 	.word	0x08001f43
 8001e50:	08001f43 	.word	0x08001f43
 8001e54:	08001f43 	.word	0x08001f43
 8001e58:	08001f43 	.word	0x08001f43
 8001e5c:	08001f43 	.word	0x08001f43
 8001e60:	08001f43 	.word	0x08001f43
 8001e64:	08001f43 	.word	0x08001f43
 8001e68:	08001f43 	.word	0x08001f43
 8001e6c:	08001ec5 	.word	0x08001ec5
 8001e70:	08001eef 	.word	0x08001eef
 8001e74:	08001f43 	.word	0x08001f43
 8001e78:	08001f43 	.word	0x08001f43
 8001e7c:	08001f43 	.word	0x08001f43
 8001e80:	08001f43 	.word	0x08001f43
 8001e84:	08001f43 	.word	0x08001f43
 8001e88:	08001f43 	.word	0x08001f43
 8001e8c:	08001f43 	.word	0x08001f43
 8001e90:	08001f43 	.word	0x08001f43
 8001e94:	08001f43 	.word	0x08001f43
 8001e98:	08001f43 	.word	0x08001f43
 8001e9c:	08001f43 	.word	0x08001f43
 8001ea0:	08001f43 	.word	0x08001f43
 8001ea4:	08001f43 	.word	0x08001f43
 8001ea8:	08001f43 	.word	0x08001f43
 8001eac:	08001f43 	.word	0x08001f43
 8001eb0:	08001f43 	.word	0x08001f43
 8001eb4:	08001f43 	.word	0x08001f43
 8001eb8:	08001f19 	.word	0x08001f19
 8001ebc:	08001f19 	.word	0x08001f19
 8001ec0:	08001f19 	.word	0x08001f19
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 8001ede:	6a3b      	ldr	r3, [r7, #32]
 8001ee0:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eea:	601a      	str	r2, [r3, #0]
	break;
 8001eec:	e02c      	b.n	8001f48 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 8001f08:	6a3b      	ldr	r3, [r7, #32]
 8001f0a:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	601a      	str	r2, [r3, #0]
	break;
 8001f16:	e017      	b.n	8001f48 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 8001f32:	6a3b      	ldr	r3, [r7, #32]
 8001f34:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3e:	601a      	str	r2, [r3, #0]
	break;
 8001f40:	e002      	b.n	8001f48 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8001f42:	23fc      	movs	r3, #252	; 0xfc
 8001f44:	75fb      	strb	r3, [r7, #23]
		break;
 8001f46:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8001f48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	371c      	adds	r7, #28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b092      	sub	sp, #72	; 0x48
 8001f5c:	af04      	add	r7, sp, #16
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	460b      	mov	r3, r1
 8001f64:	72fb      	strb	r3, [r7, #11]
 8001f66:	4613      	mov	r3, r2
 8001f68:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8001f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f76:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8001f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f7e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001f82:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8001f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f86:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 8001f8a:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8001f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f8e:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8001f92:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8001f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f96:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8001f9a:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8001f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f9e:	33a4      	adds	r3, #164	; 0xa4
 8001fa0:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 8001fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa4:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 8001fa8:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 8001faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fac:	7afa      	ldrb	r2, [r7, #11]
 8001fae:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 8001fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001fb4:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 8001fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001fba:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8001fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001fc0:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 8001fc2:	2103      	movs	r1, #3
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f001 fdf7 	bl	8003bb8 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 8001fca:	7afb      	ldrb	r3, [r7, #11]
 8001fcc:	3b01      	subs	r3, #1
 8001fce:	2b25      	cmp	r3, #37	; 0x25
 8001fd0:	f200 810c 	bhi.w	80021ec <VL53L1_set_preset_mode+0x294>
 8001fd4:	a201      	add	r2, pc, #4	; (adr r2, 8001fdc <VL53L1_set_preset_mode+0x84>)
 8001fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fda:	bf00      	nop
 8001fdc:	08002075 	.word	0x08002075
 8001fe0:	08002091 	.word	0x08002091
 8001fe4:	080020ad 	.word	0x080020ad
 8001fe8:	080020c9 	.word	0x080020c9
 8001fec:	080020e5 	.word	0x080020e5
 8001ff0:	08002101 	.word	0x08002101
 8001ff4:	0800211d 	.word	0x0800211d
 8001ff8:	08002139 	.word	0x08002139
 8001ffc:	080021ed 	.word	0x080021ed
 8002000:	080021ed 	.word	0x080021ed
 8002004:	080021ed 	.word	0x080021ed
 8002008:	080021ed 	.word	0x080021ed
 800200c:	080021ed 	.word	0x080021ed
 8002010:	080021ed 	.word	0x080021ed
 8002014:	080021ed 	.word	0x080021ed
 8002018:	080021ed 	.word	0x080021ed
 800201c:	08002155 	.word	0x08002155
 8002020:	08002171 	.word	0x08002171
 8002024:	080021ed 	.word	0x080021ed
 8002028:	080021ed 	.word	0x080021ed
 800202c:	080021ed 	.word	0x080021ed
 8002030:	080021ed 	.word	0x080021ed
 8002034:	080021ed 	.word	0x080021ed
 8002038:	080021ed 	.word	0x080021ed
 800203c:	080021ed 	.word	0x080021ed
 8002040:	080021ed 	.word	0x080021ed
 8002044:	080021ed 	.word	0x080021ed
 8002048:	080021ed 	.word	0x080021ed
 800204c:	080021ed 	.word	0x080021ed
 8002050:	080021ed 	.word	0x080021ed
 8002054:	080021ed 	.word	0x080021ed
 8002058:	080021ed 	.word	0x080021ed
 800205c:	080021ed 	.word	0x080021ed
 8002060:	080021ed 	.word	0x080021ed
 8002064:	080021ed 	.word	0x080021ed
 8002068:	0800218d 	.word	0x0800218d
 800206c:	080021ad 	.word	0x080021ad
 8002070:	080021cd 	.word	0x080021cd

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	6a3b      	ldr	r3, [r7, #32]
 800207e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002080:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002082:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002084:	f001 fa1a 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 8002088:	4603      	mov	r3, r0
 800208a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800208e:	e0b1      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	9301      	str	r3, [sp, #4]
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	6a3b      	ldr	r3, [r7, #32]
 800209a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800209c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800209e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80020a0:	f001 fb2a 	bl	80036f8 <VL53L1_preset_mode_standard_ranging_short_range>
 80020a4:	4603      	mov	r3, r0
 80020a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80020aa:	e0a3      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	9301      	str	r3, [sp, #4]
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	6a3b      	ldr	r3, [r7, #32]
 80020b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80020bc:	f001 fb5d 	bl	800377a <VL53L1_preset_mode_standard_ranging_long_range>
 80020c0:	4603      	mov	r3, r0
 80020c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80020c6:	e095      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	9301      	str	r3, [sp, #4]
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	6a3b      	ldr	r3, [r7, #32]
 80020d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80020d8:	f001 fb90 	bl	80037fc <VL53L1_preset_mode_standard_ranging_mm1_cal>
 80020dc:	4603      	mov	r3, r0
 80020de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80020e2:	e087      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	9301      	str	r3, [sp, #4]
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	6a3b      	ldr	r3, [r7, #32]
 80020ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80020f4:	f001 fba7 	bl	8003846 <VL53L1_preset_mode_standard_ranging_mm2_cal>
 80020f8:	4603      	mov	r3, r0
 80020fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 80020fe:	e079      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	9301      	str	r3, [sp, #4]
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	6a3b      	ldr	r3, [r7, #32]
 800210a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800210c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800210e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002110:	f001 fbbe 	bl	8003890 <VL53L1_preset_mode_timed_ranging>
 8002114:	4603      	mov	r3, r0
 8002116:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800211a:	e06b      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	9301      	str	r3, [sp, #4]
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	6a3b      	ldr	r3, [r7, #32]
 8002126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002128:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800212a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800212c:	f001 fbea 	bl	8003904 <VL53L1_preset_mode_timed_ranging_short_range>
 8002130:	4603      	mov	r3, r0
 8002132:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8002136:	e05d      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	9301      	str	r3, [sp, #4]
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	6a3b      	ldr	r3, [r7, #32]
 8002142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002144:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002146:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002148:	f001 fc16 	bl	8003978 <VL53L1_preset_mode_timed_ranging_long_range>
 800214c:	4603      	mov	r3, r0
 800214e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8002152:	e04f      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	6a3b      	ldr	r3, [r7, #32]
 800215e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002160:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002162:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002164:	f001 fcea 	bl	8003b3c <VL53L1_preset_mode_olt>
 8002168:	4603      	mov	r3, r0
 800216a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800216e:	e041      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	6a3b      	ldr	r3, [r7, #32]
 800217a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800217c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800217e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002180:	f001 fca6 	bl	8003ad0 <VL53L1_preset_mode_singleshot_ranging>
 8002184:	4603      	mov	r3, r0
 8002186:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800218a:	e033      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	9302      	str	r3, [sp, #8]
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	9301      	str	r3, [sp, #4]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	6a3b      	ldr	r3, [r7, #32]
 800219a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800219c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800219e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80021a0:	f001 fc4a 	bl	8003a38 <VL53L1_preset_mode_low_power_auto_short_ranging>
 80021a4:	4603      	mov	r3, r0
 80021a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 80021aa:	e023      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	9302      	str	r3, [sp, #8]
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	6a3b      	ldr	r3, [r7, #32]
 80021ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80021c0:	f001 fc14 	bl	80039ec <VL53L1_preset_mode_low_power_auto_ranging>
 80021c4:	4603      	mov	r3, r0
 80021c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 80021ca:	e013      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	9302      	str	r3, [sp, #8]
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	9301      	str	r3, [sp, #4]
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	6a3b      	ldr	r3, [r7, #32]
 80021da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80021e0:	f001 fc50 	bl	8003a84 <VL53L1_preset_mode_low_power_auto_long_ranging>
 80021e4:	4603      	mov	r3, r0
 80021e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 80021ea:	e003      	b.n	80021f4 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 80021ec:	23fc      	movs	r3, #252	; 0xfc
 80021ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 80021f2:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 80021f4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d105      	bne.n	8002208 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 80021fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021fe:	893a      	ldrh	r2, [r7, #8]
 8002200:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8002202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002204:	893a      	ldrh	r2, [r7, #8]
 8002206:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 8002208:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800220c:	2b00      	cmp	r3, #0
 800220e:	d108      	bne.n	8002222 <VL53L1_set_preset_mode+0x2ca>
		status =
 8002210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002212:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	68f8      	ldr	r0, [r7, #12]
 8002218:	f7ff fca0 	bl	8001b5c <VL53L1_set_timeouts_us>
 800221c:	4603      	mov	r3, r0
 800221e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 8002222:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <VL53L1_set_preset_mode+0x2e0>
		status =
 800222a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f7ff fc46 	bl	8001abe <VL53L1_set_inter_measurement_period_ms>
 8002232:	4603      	mov	r3, r0
 8002234:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 8002238:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800223c:	4618      	mov	r0, r3
 800223e:	3738      	adds	r7, #56	; 0x38
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800224e:	2300      	movs	r3, #0
 8002250:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8002260:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800227c:	2300      	movs	r3, #0
 800227e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	887a      	ldrh	r2, [r7, #2]
 8002288:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 800228c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80022a6:	2300      	movs	r3, #0
 80022a8:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 80022b8:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80022bc:	4618      	mov	r0, r3
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	460b      	mov	r3, r1
 80022d2:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80022d4:	2300      	movs	r3, #0
 80022d6:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	887a      	ldrh	r2, [r7, #2]
 80022e0:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 80022e4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	460b      	mov	r3, r1
 80022fe:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002300:	2300      	movs	r3, #0
 8002302:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	b2da      	uxtb	r2, r3
			(vhv_loopbound * 4);
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	b2db      	uxtb	r3, r3
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800231a:	4413      	add	r3, r2
 800231c:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	LOG_FUNCTION_END(status);

	return status;
 8002324:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b0d0      	sub	sp, #320	; 0x140
 8002338:	af00      	add	r7, sp, #0
 800233a:	1d3b      	adds	r3, r7, #4
 800233c:	6018      	str	r0, [r3, #0]
 800233e:	4608      	mov	r0, r1
 8002340:	4611      	mov	r1, r2
 8002342:	1cfb      	adds	r3, r7, #3
 8002344:	4602      	mov	r2, r0
 8002346:	701a      	strb	r2, [r3, #0]
 8002348:	1cbb      	adds	r3, r7, #2
 800234a:	460a      	mov	r2, r1
 800234c:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800234e:	2300      	movs	r3, #0
 8002350:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 800235c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002360:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8002364:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 8002368:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800236c:	3342      	adds	r3, #66	; 0x42
 800236e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8002372:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002376:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800237a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800237e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002382:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002386:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800238a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800238e:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 8002392:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8002396:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800239a:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800239e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80023a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80023a6:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80023aa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 80023ae:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80023b2:	332c      	adds	r3, #44	; 0x2c
 80023b4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 80023b8:	f107 030c 	add.w	r3, r7, #12
 80023bc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 80023c0:	2300      	movs	r3, #0
 80023c2:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 80023c6:	2300      	movs	r3, #0
 80023c8:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 80023d2:	2300      	movs	r3, #0
 80023d4:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 80023d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80023dc:	1cfa      	adds	r2, r7, #3
 80023de:	7812      	ldrb	r2, [r2, #0]
 80023e0:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 80023e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80023e6:	791b      	ldrb	r3, [r3, #4]
 80023e8:	b25b      	sxtb	r3, r3
 80023ea:	f003 030f 	and.w	r3, r3, #15
 80023ee:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 80023f0:	1cfb      	adds	r3, r7, #3
 80023f2:	f993 3000 	ldrsb.w	r3, [r3]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	b25b      	sxtb	r3, r3
 80023fa:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 80023fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002400:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 8002402:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002406:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800240a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800240e:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 8002412:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002416:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800241a:	2bff      	cmp	r3, #255	; 0xff
 800241c:	d104      	bne.n	8002428 <VL53L1_init_and_start_range+0xf4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800241e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002422:	2200      	movs	r2, #0
 8002424:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8002428:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800242c:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8002430:	2b01      	cmp	r3, #1
 8002432:	d133      	bne.n	800249c <VL53L1_init_and_start_range+0x168>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8002434:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002438:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800243c:	2b00      	cmp	r3, #0
 800243e:	d12d      	bne.n	800249c <VL53L1_init_and_start_range+0x168>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 8002440:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002444:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 8002448:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800244c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 8002450:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002454:	2220      	movs	r2, #32
 8002456:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800245a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800245e:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 8002462:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10c      	bne.n	8002484 <VL53L1_init_and_start_range+0x150>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800246a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800246e:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8002472:	b29b      	uxth	r3, r3
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	b29b      	uxth	r3, r3
 8002478:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 800247a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800247e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002482:	e004      	b.n	800248e <VL53L1_init_and_start_range+0x15a>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 8002484:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002488:	2200      	movs	r2, #0
 800248a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 800248e:	1cbb      	adds	r3, r7, #2
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b04      	cmp	r3, #4
 8002494:	d802      	bhi.n	800249c <VL53L1_init_and_start_range+0x168>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 8002496:	1cbb      	adds	r3, r7, #2
 8002498:	2205      	movs	r2, #5
 800249a:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800249c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80024a0:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d110      	bne.n	80024ca <VL53L1_init_and_start_range+0x196>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 80024a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80024ac:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d10a      	bne.n	80024ca <VL53L1_init_and_start_range+0x196>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 80024b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80024b8:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 80024bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80024c0:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 80024c4:	1cbb      	adds	r3, r7, #2
 80024c6:	2206      	movs	r2, #6
 80024c8:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 80024ca:	1cbb      	adds	r3, r7, #2
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	2b05      	cmp	r3, #5
 80024d2:	d827      	bhi.n	8002524 <VL53L1_init_and_start_range+0x1f0>
 80024d4:	a201      	add	r2, pc, #4	; (adr r2, 80024dc <VL53L1_init_and_start_range+0x1a8>)
 80024d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024da:	bf00      	nop
 80024dc:	0800251d 	.word	0x0800251d
 80024e0:	08002515 	.word	0x08002515
 80024e4:	0800250d 	.word	0x0800250d
 80024e8:	08002505 	.word	0x08002505
 80024ec:	080024fd 	.word	0x080024fd
 80024f0:	080024f5 	.word	0x080024f5
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 80024f4:	2301      	movs	r3, #1
 80024f6:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 80024fa:	e017      	b.n	800252c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 80024fc:	230d      	movs	r3, #13
 80024fe:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8002502:	e013      	b.n	800252c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 8002504:	2324      	movs	r3, #36	; 0x24
 8002506:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800250a:	e00f      	b.n	800252c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 800250c:	2344      	movs	r3, #68	; 0x44
 800250e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8002512:	e00b      	b.n	800252c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 8002514:	235a      	movs	r3, #90	; 0x5a
 8002516:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800251a:	e007      	b.n	800252c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 800251c:	2371      	movs	r3, #113	; 0x71
 800251e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 8002522:	e003      	b.n	800252c <VL53L1_init_and_start_range+0x1f8>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 8002524:	2383      	movs	r3, #131	; 0x83
 8002526:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800252a:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800252c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002530:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 8002534:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 8002538:	f107 030c 	add.w	r3, r7, #12
 800253c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8002540:	2300      	movs	r3, #0
 8002542:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 8002546:	e00b      	b.n	8002560 <VL53L1_init_and_start_range+0x22c>
		*pbuffer++ = 0;
 8002548:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 8002552:	2200      	movs	r2, #0
 8002554:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8002556:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 800255a:	3301      	adds	r3, #1
 800255c:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 8002560:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 8002564:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8002568:	429a      	cmp	r2, r3
 800256a:	d3ed      	bcc.n	8002548 <VL53L1_init_and_start_range+0x214>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 800256c:	1cbb      	adds	r3, r7, #2
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b05      	cmp	r3, #5
 8002572:	d917      	bls.n	80025a4 <VL53L1_init_and_start_range+0x270>
 8002574:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002578:	2b00      	cmp	r3, #0
 800257a:	d113      	bne.n	80025a4 <VL53L1_init_and_start_range+0x270>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800257c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002580:	f1c3 0301 	rsb	r3, r3, #1
 8002584:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002588:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 800258c:	f107 020c 	add.w	r2, r7, #12
 8002590:	4413      	add	r3, r2
		status =
 8002592:	461a      	mov	r2, r3
 8002594:	210b      	movs	r1, #11
 8002596:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800259a:	f002 fac0 	bl	8004b1e <VL53L1_i2c_encode_static_nvm_managed>
 800259e:	4603      	mov	r3, r0
 80025a0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 80025a4:	1cbb      	adds	r3, r7, #2
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b04      	cmp	r3, #4
 80025aa:	d917      	bls.n	80025dc <VL53L1_init_and_start_range+0x2a8>
 80025ac:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d113      	bne.n	80025dc <VL53L1_init_and_start_range+0x2a8>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80025b4:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80025b8:	f1c3 030d 	rsb	r3, r3, #13
 80025bc:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80025c0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 80025c4:	f107 020c 	add.w	r2, r7, #12
 80025c8:	4413      	add	r3, r2
		status =
 80025ca:	461a      	mov	r2, r3
 80025cc:	2117      	movs	r1, #23
 80025ce:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 80025d2:	f002 fb80 	bl	8004cd6 <VL53L1_i2c_encode_customer_nvm_managed>
 80025d6:	4603      	mov	r3, r0
 80025d8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 80025dc:	1cbb      	adds	r3, r7, #2
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b03      	cmp	r3, #3
 80025e2:	d917      	bls.n	8002614 <VL53L1_init_and_start_range+0x2e0>
 80025e4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d113      	bne.n	8002614 <VL53L1_init_and_start_range+0x2e0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80025ec:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80025f0:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 80025f4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80025f8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 80025fc:	f107 020c 	add.w	r2, r7, #12
 8002600:	4413      	add	r3, r2
		status =
 8002602:	461a      	mov	r2, r3
 8002604:	2120      	movs	r1, #32
 8002606:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800260a:	f002 fca2 	bl	8004f52 <VL53L1_i2c_encode_static_config>
 800260e:	4603      	mov	r3, r0
 8002610:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 8002614:	1cbb      	adds	r3, r7, #2
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b02      	cmp	r3, #2
 800261a:	d917      	bls.n	800264c <VL53L1_init_and_start_range+0x318>
 800261c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002620:	2b00      	cmp	r3, #0
 8002622:	d113      	bne.n	800264c <VL53L1_init_and_start_range+0x318>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8002624:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002628:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 800262c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002630:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 8002634:	f107 020c 	add.w	r2, r7, #12
 8002638:	4413      	add	r3, r2
		status =
 800263a:	461a      	mov	r2, r3
 800263c:	2116      	movs	r1, #22
 800263e:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8002642:	f002 fd69 	bl	8005118 <VL53L1_i2c_encode_general_config>
 8002646:	4603      	mov	r3, r0
 8002648:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 800264c:	1cbb      	adds	r3, r7, #2
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d917      	bls.n	8002684 <VL53L1_init_and_start_range+0x350>
 8002654:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002658:	2b00      	cmp	r3, #0
 800265a:	d113      	bne.n	8002684 <VL53L1_init_and_start_range+0x350>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800265c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002660:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8002664:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8002668:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 800266c:	f107 020c 	add.w	r2, r7, #12
 8002670:	4413      	add	r3, r2
		status =
 8002672:	461a      	mov	r2, r3
 8002674:	2117      	movs	r1, #23
 8002676:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800267a:	f002 fdd1 	bl	8005220 <VL53L1_i2c_encode_timing_config>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 8002684:	1cbb      	adds	r3, r7, #2
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d036      	beq.n	80026fa <VL53L1_init_and_start_range+0x3c6>
 800268c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002690:	2b00      	cmp	r3, #0
 8002692:	d132      	bne.n	80026fa <VL53L1_init_and_start_range+0x3c6>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8002694:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002698:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 800269c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 80026a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026a4:	791b      	ldrb	r3, [r3, #4]
 80026a6:	f003 0320 	and.w	r3, r3, #32
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d017      	beq.n	80026de <VL53L1_init_and_start_range+0x3aa>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 80026ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026b2:	789b      	ldrb	r3, [r3, #2]
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80026be:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 80026c0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026c4:	789b      	ldrb	r3, [r3, #2]
 80026c6:	f043 0301 	orr.w	r3, r3, #1
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80026d0:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 80026d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026d6:	789a      	ldrb	r2, [r3, #2]
 80026d8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80026dc:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80026de:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 80026e2:	f107 020c 	add.w	r2, r7, #12
 80026e6:	4413      	add	r3, r2
		status =
 80026e8:	461a      	mov	r2, r3
 80026ea:	2112      	movs	r1, #18
 80026ec:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 80026f0:	f002 fe18 	bl	8005324 <VL53L1_i2c_encode_dynamic_config>
 80026f4:	4603      	mov	r3, r0
 80026f6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 80026fa:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d113      	bne.n	800272a <VL53L1_init_and_start_range+0x3f6>

		i2c_buffer_offset_bytes = \
 8002702:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002706:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 800270a:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800270e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 8002712:	f107 020c 	add.w	r2, r7, #12
 8002716:	4413      	add	r3, r2
		status =
 8002718:	461a      	mov	r2, r3
 800271a:	2105      	movs	r1, #5
 800271c:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8002720:	f002 fe85 	bl	800542e <VL53L1_i2c_encode_system_control>
 8002724:	4603      	mov	r3, r0
 8002726:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 800272a:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10c      	bne.n	800274c <VL53L1_init_and_start_range+0x418>
		status =
			VL53L1_WriteMulti(
 8002732:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
		status =
 8002736:	f107 020c 	add.w	r2, r7, #12
 800273a:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 800273e:	1d38      	adds	r0, r7, #4
 8002740:	6800      	ldr	r0, [r0, #0]
 8002742:	f003 fb9b 	bl	8005e7c <VL53L1_WriteMulti>
 8002746:	4603      	mov	r3, r0
 8002748:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 800274c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002750:	2b00      	cmp	r3, #0
 8002752:	d106      	bne.n	8002762 <VL53L1_init_and_start_range+0x42e>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 8002754:	1d3b      	adds	r3, r7, #4
 8002756:	6818      	ldr	r0, [r3, #0]
 8002758:	f001 fa58 	bl	8003c0c <VL53L1_update_ll_driver_rd_state>
 800275c:	4603      	mov	r3, r0
 800275e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 8002762:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <VL53L1_init_and_start_range+0x444>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 800276a:	1d3b      	adds	r3, r7, #4
 800276c:	6818      	ldr	r0, [r3, #0]
 800276e:	f001 fb20 	bl	8003db2 <VL53L1_update_ll_driver_cfg_state>
 8002772:	4603      	mov	r3, r0
 8002774:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 8002778:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 800277c:	4618      	mov	r0, r3
 800277e:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop

08002788 <VL53L1_stop_range>:


VL53L1_Error VL53L1_stop_range(
	VL53L1_DEV     Dev)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	/*
	 * Stops any in process range using the ABORT command
	 * Also clears all of the measurement mode bits
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8002790:	2300      	movs	r3, #0
 8002792:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev =
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	/* Merge ABORT mode with mode_start */

	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800279e:	b25b      	sxtb	r3, r3
 80027a0:	f003 030f 	and.w	r3, r3, #15
 80027a4:	b25b      	sxtb	r3, r3
 80027a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80027aa:	b25b      	sxtb	r3, r3
 80027ac:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc
			 VL53L1_DEVICEMEASUREMENTMODE_ABORT;

	status = VL53L1_set_system_control(
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 80027ba:	4619      	mov	r1, r3
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f002 fe71 	bl	80054a4 <VL53L1_set_system_control>
 80027c2:	4603      	mov	r3, r0
 80027c4:	73fb      	strb	r3, [r7, #15]
				Dev,
				&pdev->sys_ctrl);

	/* Abort bit is auto clear so clear register group structure to match */
	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK);
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 80027cc:	f003 030f 	and.w	r3, r3, #15
 80027d0:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc

	/* reset zone dynamic info */
	VL53L1_init_ll_driver_state(
 80027d8:	2103      	movs	r1, #3
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f001 f9ec 	bl	8003bb8 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* reset low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d102      	bne.n	80027f0 <VL53L1_stop_range+0x68>
		VL53L1_low_power_auto_data_stop_range(Dev);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f002 f82b 	bl	8004846 <VL53L1_low_power_auto_data_stop_range>

	return status;
 80027f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b0c8      	sub	sp, #288	; 0x120
 8002800:	af00      	add	r7, sp, #0
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	6018      	str	r0, [r3, #0]
 8002806:	460a      	mov	r2, r1
 8002808:	1cfb      	adds	r3, r7, #3
 800280a:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800280c:	2300      	movs	r3, #0
 800280e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002812:	1d3b      	adds	r3, r7, #4
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 800281a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800281e:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 8002822:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 8002826:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800282a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800282e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 8002832:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002836:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 800283a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 800283e:	2388      	movs	r3, #136	; 0x88
 8002840:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 800284a:	2300      	movs	r3, #0
 800284c:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 8002850:	1cfb      	adds	r3, r7, #3
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d008      	beq.n	800286a <VL53L1_get_measurement_results+0x6e>
 8002858:	2b02      	cmp	r3, #2
 800285a:	d10d      	bne.n	8002878 <VL53L1_get_measurement_results+0x7c>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800285c:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 8002860:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 8002864:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 8002868:	e00a      	b.n	8002880 <VL53L1_get_measurement_results+0x84>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800286a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800286e:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 8002872:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 8002876:	e003      	b.n	8002880 <VL53L1_get_measurement_results+0x84>
	default:
		i2c_buffer_size_bytes =
 8002878:	232c      	movs	r3, #44	; 0x2c
 800287a:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 800287e:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8002880:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8002884:	2b00      	cmp	r3, #0
 8002886:	d10c      	bne.n	80028a2 <VL53L1_get_measurement_results+0xa6>
		status =
			VL53L1_ReadMulti(
 8002888:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
		status =
 800288c:	f107 0208 	add.w	r2, r7, #8
 8002890:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 8002894:	1d38      	adds	r0, r7, #4
 8002896:	6800      	ldr	r0, [r0, #0]
 8002898:	f003 fb26 	bl	8005ee8 <VL53L1_ReadMulti>
 800289c:	4603      	mov	r3, r0
 800289e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 80028a2:	1cfb      	adds	r3, r7, #3
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d917      	bls.n	80028da <VL53L1_get_measurement_results+0xde>
 80028aa:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d113      	bne.n	80028da <VL53L1_get_measurement_results+0xde>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80028b2:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80028b6:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 80028ba:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80028be:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 80028c2:	f107 0208 	add.w	r2, r7, #8
 80028c6:	4413      	add	r3, r2
		status =
 80028c8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80028cc:	4619      	mov	r1, r3
 80028ce:	2038      	movs	r0, #56	; 0x38
 80028d0:	f002 ff66 	bl	80057a0 <VL53L1_i2c_decode_debug_results>
 80028d4:	4603      	mov	r3, r0
 80028d6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 80028da:	1cfb      	adds	r3, r7, #3
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d017      	beq.n	8002912 <VL53L1_get_measurement_results+0x116>
 80028e2:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d113      	bne.n	8002912 <VL53L1_get_measurement_results+0x116>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80028ea:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 80028ee:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 80028f2:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80028f6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 80028fa:	f107 0208 	add.w	r2, r7, #8
 80028fe:	4413      	add	r3, r2
		status =
 8002900:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002904:	4619      	mov	r1, r3
 8002906:	2021      	movs	r0, #33	; 0x21
 8002908:	f002 fee9 	bl	80056de <VL53L1_i2c_decode_core_results>
 800290c:	4603      	mov	r3, r0
 800290e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 8002912:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8002916:	2b00      	cmp	r3, #0
 8002918:	d110      	bne.n	800293c <VL53L1_get_measurement_results+0x140>

		i2c_buffer_offset_bytes = 0;
 800291a:	2300      	movs	r3, #0
 800291c:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8002920:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 8002924:	f107 0208 	add.w	r2, r7, #8
 8002928:	4413      	add	r3, r2
		status =
 800292a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800292e:	4619      	mov	r1, r3
 8002930:	202c      	movs	r0, #44	; 0x2c
 8002932:	f002 fdde 	bl	80054f2 <VL53L1_i2c_decode_system_results>
 8002936:	4603      	mov	r3, r0
 8002938:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 800293c:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 8002940:	4618      	mov	r0, r3
 8002942:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b088      	sub	sp, #32
 800294e:	af00      	add	r7, sp, #0
 8002950:	60f8      	str	r0, [r7, #12]
 8002952:	460b      	mov	r3, r1
 8002954:	607a      	str	r2, [r7, #4]
 8002956:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8002958:	2300      	movs	r3, #0
 800295a:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 8002966:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800296c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d106      	bne.n	8002982 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 8002974:	7afb      	ldrb	r3, [r7, #11]
 8002976:	4619      	mov	r1, r3
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f7ff ff3f 	bl	80027fc <VL53L1_get_measurement_results>
 800297e:	4603      	mov	r3, r0
 8002980:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 8002982:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10c      	bne.n	80029a4 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 8002990:	4618      	mov	r0, r3
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	f503 7222 	add.w	r2, r3, #648	; 0x288
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	f000 f86c 	bl	8002a7c <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d12d      	bne.n	8002a0a <VL53L1_get_device_results+0xc0>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 80029ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d10e      	bne.n	80029d4 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d109      	bne.n	80029d4 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f001 ff9a 	bl	80048fa <VL53L1_low_power_auto_setup_manual_calibration>
 80029c6:	4603      	mov	r3, r0
 80029c8:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 80029d2:	e00c      	b.n	80029ee <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 80029d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d108      	bne.n	80029ee <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d103      	bne.n	80029ee <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	2202      	movs	r2, #2
 80029ea:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
		}

		/* perform DSS calculation. This can be performed every range */
		if ((pdev->low_power_auto_data.low_power_auto_range_count != 0xFF) &&
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 80029f4:	2bff      	cmp	r3, #255	; 0xff
 80029f6:	d008      	beq.n	8002a0a <VL53L1_get_device_results+0xc0>
 80029f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d104      	bne.n	8002a0a <VL53L1_get_device_results+0xc0>
			(status == VL53L1_ERROR_NONE)) {
			status = VL53L1_low_power_auto_update_DSS(
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f001 ffbf 	bl	8004984 <VL53L1_low_power_auto_update_DSS>
 8002a06:	4603      	mov	r3, r0
 8002a08:	77fb      	strb	r3, [r7, #31]
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 8002a1e:	2284      	movs	r2, #132	; 0x84
 8002a20:	6939      	ldr	r1, [r7, #16]
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f009 fe96 	bl	800c754 <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 8002a28:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d104      	bne.n	8002a3a <VL53L1_get_device_results+0xf0>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f001 f973 	bl	8003d1c <VL53L1_check_ll_driver_rd_state>
 8002a36:	4603      	mov	r3, r0
 8002a38:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8002a3a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3720      	adds	r7, #32
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b084      	sub	sp, #16
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
 8002a4e:	460b      	mov	r3, r1
 8002a50:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8002a52:	2300      	movs	r3, #0
 8002a54:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8002a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d107      	bne.n	8002a6e <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 8002a5e:	78fb      	ldrb	r3, [r7, #3]
 8002a60:	2203      	movs	r2, #3
 8002a62:	4619      	mov	r1, r3
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff fc65 	bl	8002334 <VL53L1_init_and_start_range>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 8002a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b089      	sub	sp, #36	; 0x24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	78da      	ldrb	r2, [r3, #3]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	77fb      	strb	r3, [r7, #31]
 8002aa8:	e0d0      	b.n	8002c4c <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	7ffa      	ldrb	r2, [r7, #31]
 8002aae:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	78db      	ldrb	r3, [r3, #3]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10a      	bne.n	8002ad4 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	785b      	ldrb	r3, [r3, #1]
 8002ac2:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 8002ac6:	2b09      	cmp	r3, #9
 8002ac8:	d104      	bne.n	8002ad4 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	2213      	movs	r2, #19
 8002ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ad2:	e007      	b.n	8002ae4 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	785b      	ldrb	r3, [r3, #1]
 8002ad8:	f003 031f 	and.w	r3, r3, #31
 8002adc:	b2da      	uxtb	r2, r3
			pdata->range_status =
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 8002ae4:	7ffb      	ldrb	r3, [r7, #31]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d002      	beq.n	8002af0 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d05d      	beq.n	8002baa <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 8002aee:	e0a7      	b.n	8002c40 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	789b      	ldrb	r3, [r3, #2]
 8002af4:	2b07      	cmp	r3, #7
 8002af6:	d104      	bne.n	8002b02 <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	821a      	strh	r2, [r3, #16]
 8002b00:	e00c      	b.n	8002b1c <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	789b      	ldrb	r3, [r3, #2]
 8002b06:	2b08      	cmp	r3, #8
 8002b08:	d104      	bne.n	8002b14 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	821a      	strh	r2, [r3, #16]
 8002b12:	e003      	b.n	8002b1c <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	895b      	ldrh	r3, [r3, #10]
 8002b38:	015b      	lsls	r3, r3, #5
 8002b3a:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b42:	d302      	bcc.n	8002b4a <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 8002b44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b48:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 8002b5e:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	fb02 f303 	mul.w	r3, r2, r3
 8002b68:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b70:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	da01      	bge.n	8002b7c <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 8002b78:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002b7c:	12db      	asrs	r3, r3, #11
 8002b7e:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	b21a      	sxth	r2, r3
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	621a      	str	r2, [r3, #32]

			break;
 8002ba8:	e04a      	b.n	8002c40 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bc0:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	8bdb      	ldrh	r3, [r3, #30]
 8002bce:	015b      	lsls	r3, r3, #5
 8002bd0:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd8:	d302      	bcc.n	8002be0 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 8002bda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bde:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 8002bf4:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	fb02 f303 	mul.w	r3, r2, r3
 8002bfe:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c06:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	da01      	bge.n	8002c12 <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 8002c0e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002c12:	12db      	asrs	r3, r3, #11
 8002c14:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	b21a      	sxth	r2, r3
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	621a      	str	r2, [r3, #32]

			break;
 8002c3e:	bf00      	nop
		}

		pdata++;
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	3340      	adds	r3, #64	; 0x40
 8002c44:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 8002c46:	7ffb      	ldrb	r3, [r7, #31]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	77fb      	strb	r3, [r7, #31]
 8002c4c:	7ffb      	ldrb	r3, [r7, #31]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	f67f af2b 	bls.w	8002aaa <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	2200      	movs	r2, #0
 8002c58:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	785b      	ldrb	r3, [r3, #1]
 8002c5e:	f003 031f 	and.w	r3, r3, #31
 8002c62:	3b01      	subs	r3, #1
 8002c64:	2b10      	cmp	r3, #16
 8002c66:	d831      	bhi.n	8002ccc <VL53L1_copy_sys_and_core_results_to_range_results+0x250>
 8002c68:	a201      	add	r2, pc, #4	; (adr r2, 8002c70 <VL53L1_copy_sys_and_core_results_to_range_results+0x1f4>)
 8002c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c6e:	bf00      	nop
 8002c70:	08002cb5 	.word	0x08002cb5
 8002c74:	08002cb5 	.word	0x08002cb5
 8002c78:	08002cb5 	.word	0x08002cb5
 8002c7c:	08002ccd 	.word	0x08002ccd
 8002c80:	08002ccd 	.word	0x08002ccd
 8002c84:	08002ccd 	.word	0x08002ccd
 8002c88:	08002ccd 	.word	0x08002ccd
 8002c8c:	08002ccd 	.word	0x08002ccd
 8002c90:	08002ccd 	.word	0x08002ccd
 8002c94:	08002ccd 	.word	0x08002ccd
 8002c98:	08002ccd 	.word	0x08002ccd
 8002c9c:	08002ccd 	.word	0x08002ccd
 8002ca0:	08002cb5 	.word	0x08002cb5
 8002ca4:	08002ccd 	.word	0x08002ccd
 8002ca8:	08002ccd 	.word	0x08002ccd
 8002cac:	08002ccd 	.word	0x08002ccd
 8002cb0:	08002cb5 	.word	0x08002cb5
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	785b      	ldrb	r3, [r3, #1]
 8002cb8:	f003 031f 	and.w	r3, r3, #31
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 8002cca:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 8002ccc:	bf00      	nop
 8002cce:	3724      	adds	r7, #36	; 0x24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <VL53L1_set_GPIO_interrupt_config_struct>:
 */

VL53L1_Error VL53L1_set_GPIO_interrupt_config_struct(
	VL53L1_DEV                      Dev,
	VL53L1_GPIO_interrupt_config_t	intconf)
{
 8002cd8:	b084      	sub	sp, #16
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b086      	sub	sp, #24
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
 8002ce2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002ce6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002cea:	2300      	movs	r3, #0
 8002cec:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	613b      	str	r3, [r7, #16]
	VL53L1_GPIO_interrupt_config_t *pintconf = &(pdev->gpio_interrupt_config);
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	3334      	adds	r3, #52	; 0x34
 8002cf6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	 /* using memcpy(dst, src, size in bytes) */
	memcpy(pintconf, &(intconf), sizeof(VL53L1_GPIO_interrupt_config_t));
 8002cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cfc:	220e      	movs	r2, #14
 8002cfe:	4619      	mov	r1, r3
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f009 fd27 	bl	800c754 <memcpy>

	/* encoded interrupt config */
	pdev->gen_cfg.system__interrupt_config_gpio =
		VL53L1_encode_GPIO_interrupt_config(pintconf);
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f001 fc9f 	bl	800464a <VL53L1_encode_GPIO_interrupt_config>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	461a      	mov	r2, r3
	pdev->gen_cfg.system__interrupt_config_gpio =
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

	/* set thresholds */
	status = VL53L1_set_GPIO_thresholds_from_struct(
 8002d16:	68f9      	ldr	r1, [r7, #12]
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f001 fd3b 	bl	8004794 <VL53L1_set_GPIO_thresholds_from_struct>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	75fb      	strb	r3, [r7, #23]
			Dev,
			pintconf);

	LOG_FUNCTION_END(status);
	return status;
 8002d22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3718      	adds	r7, #24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002d30:	b004      	add	sp, #16
 8002d32:	4770      	bx	lr

08002d34 <VL53L1_get_GPIO_interrupt_config>:
 */

VL53L1_Error VL53L1_get_GPIO_interrupt_config(
	VL53L1_DEV                      Dev,
	VL53L1_GPIO_interrupt_config_t	*pintconf)
{
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b089      	sub	sp, #36	; 0x24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6178      	str	r0, [r7, #20]
 8002d3c:	6139      	str	r1, [r7, #16]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	61bb      	str	r3, [r7, #24]

	/*
	 * Decode the system__interrupt_config_gpio register
	 * This makes sure the structure is in line with the register
	 */
	pdev->gpio_interrupt_config = VL53L1_decode_GPIO_interrupt_config(
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
 8002d4c:	69bc      	ldr	r4, [r7, #24]
 8002d4e:	463b      	mov	r3, r7
 8002d50:	4611      	mov	r1, r2
 8002d52:	4618      	mov	r0, r3
 8002d54:	f001 fcab 	bl	80046ae <VL53L1_decode_GPIO_interrupt_config>
 8002d58:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8002d5c:	463c      	mov	r4, r7
 8002d5e:	6820      	ldr	r0, [r4, #0]
 8002d60:	6861      	ldr	r1, [r4, #4]
 8002d62:	68a2      	ldr	r2, [r4, #8]
 8002d64:	c307      	stmia	r3!, {r0, r1, r2}
 8002d66:	89a2      	ldrh	r2, [r4, #12]
 8002d68:	801a      	strh	r2, [r3, #0]

	/*
	 * Readout the system thresholds
	 */
	pdev->gpio_interrupt_config.threshold_distance_high =
		pdev->dyn_cfg.system__thresh_high;
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	f8b3 21b6 	ldrh.w	r2, [r3, #438]	; 0x1b6
	pdev->gpio_interrupt_config.threshold_distance_high =
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	875a      	strh	r2, [r3, #58]	; 0x3a
	pdev->gpio_interrupt_config.threshold_distance_low =
		pdev->dyn_cfg.system__thresh_low;
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	f8b3 21b8 	ldrh.w	r2, [r3, #440]	; 0x1b8
	pdev->gpio_interrupt_config.threshold_distance_low =
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	879a      	strh	r2, [r3, #60]	; 0x3c

	pdev->gpio_interrupt_config.threshold_rate_high =
		pdev->gen_cfg.system__thresh_rate_high;
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	f8b3 2190 	ldrh.w	r2, [r3, #400]	; 0x190
	pdev->gpio_interrupt_config.threshold_rate_high =
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	87da      	strh	r2, [r3, #62]	; 0x3e
	pdev->gpio_interrupt_config.threshold_rate_low =
		pdev->gen_cfg.system__thresh_rate_low;
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	f8b3 2192 	ldrh.w	r2, [r3, #402]	; 0x192
	pdev->gpio_interrupt_config.threshold_rate_low =
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

	if (pintconf == &(pdev->gpio_interrupt_config))	{
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d006      	beq.n	8002dae <VL53L1_get_GPIO_interrupt_config+0x7a>
		/* Cowardly refusing to copy the same memory locations */
	} else {

		/* using memcpy(dst, src, size in bytes) */
		memcpy(pintconf, &(pdev->gpio_interrupt_config),
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	3334      	adds	r3, #52	; 0x34
 8002da4:	220e      	movs	r2, #14
 8002da6:	4619      	mov	r1, r3
 8002da8:	6938      	ldr	r0, [r7, #16]
 8002daa:	f009 fcd3 	bl	800c754 <memcpy>
				sizeof(VL53L1_GPIO_interrupt_config_t));
	}

	LOG_FUNCTION_END(status);
	return status;
 8002dae:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3724      	adds	r7, #36	; 0x24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd90      	pop	{r4, r7, pc}
	...

08002dbc <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	607a      	str	r2, [r7, #4]
 8002dc8:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 8002dd2:	897b      	ldrh	r3, [r7, #10]
 8002dd4:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8002dd8:	2b38      	cmp	r3, #56	; 0x38
 8002dda:	f200 8204 	bhi.w	80031e6 <VL53L1_get_tuning_parm+0x42a>
 8002dde:	a201      	add	r2, pc, #4	; (adr r2, 8002de4 <VL53L1_get_tuning_parm+0x28>)
 8002de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de4:	08002ec9 	.word	0x08002ec9
 8002de8:	08002ed7 	.word	0x08002ed7
 8002dec:	08002ee5 	.word	0x08002ee5
 8002df0:	08002ef3 	.word	0x08002ef3
 8002df4:	08002f01 	.word	0x08002f01
 8002df8:	08002f0f 	.word	0x08002f0f
 8002dfc:	08002f1d 	.word	0x08002f1d
 8002e00:	08002f2b 	.word	0x08002f2b
 8002e04:	08002f39 	.word	0x08002f39
 8002e08:	08002f47 	.word	0x08002f47
 8002e0c:	08002f55 	.word	0x08002f55
 8002e10:	08002f63 	.word	0x08002f63
 8002e14:	08002f71 	.word	0x08002f71
 8002e18:	08002f7f 	.word	0x08002f7f
 8002e1c:	08002f8d 	.word	0x08002f8d
 8002e20:	08002f9b 	.word	0x08002f9b
 8002e24:	08002fa9 	.word	0x08002fa9
 8002e28:	08002fb7 	.word	0x08002fb7
 8002e2c:	08002fc5 	.word	0x08002fc5
 8002e30:	08002fd3 	.word	0x08002fd3
 8002e34:	08002fe1 	.word	0x08002fe1
 8002e38:	08002fef 	.word	0x08002fef
 8002e3c:	08002ffd 	.word	0x08002ffd
 8002e40:	0800300b 	.word	0x0800300b
 8002e44:	08003019 	.word	0x08003019
 8002e48:	08003027 	.word	0x08003027
 8002e4c:	08003035 	.word	0x08003035
 8002e50:	08003043 	.word	0x08003043
 8002e54:	08003051 	.word	0x08003051
 8002e58:	0800305f 	.word	0x0800305f
 8002e5c:	0800306d 	.word	0x0800306d
 8002e60:	0800307b 	.word	0x0800307b
 8002e64:	08003089 	.word	0x08003089
 8002e68:	08003097 	.word	0x08003097
 8002e6c:	080030a5 	.word	0x080030a5
 8002e70:	080030b3 	.word	0x080030b3
 8002e74:	080030c1 	.word	0x080030c1
 8002e78:	080030cf 	.word	0x080030cf
 8002e7c:	080030dd 	.word	0x080030dd
 8002e80:	080030eb 	.word	0x080030eb
 8002e84:	080030f9 	.word	0x080030f9
 8002e88:	08003107 	.word	0x08003107
 8002e8c:	08003115 	.word	0x08003115
 8002e90:	08003123 	.word	0x08003123
 8002e94:	08003131 	.word	0x08003131
 8002e98:	0800313f 	.word	0x0800313f
 8002e9c:	0800314d 	.word	0x0800314d
 8002ea0:	0800315b 	.word	0x0800315b
 8002ea4:	08003169 	.word	0x08003169
 8002ea8:	08003177 	.word	0x08003177
 8002eac:	08003185 	.word	0x08003185
 8002eb0:	08003193 	.word	0x08003193
 8002eb4:	080031a1 	.word	0x080031a1
 8002eb8:	080031af 	.word	0x080031af
 8002ebc:	080031bd 	.word	0x080031bd
 8002ec0:	080031cb 	.word	0x080031cb
 8002ec4:	080031d9 	.word	0x080031d9

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 8002ece:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	601a      	str	r2, [r3, #0]
	break;
 8002ed4:	e18e      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 8002edc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	601a      	str	r2, [r3, #0]
	break;
 8002ee2:	e187      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002eea:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	601a      	str	r2, [r3, #0]
	break;
 8002ef0:	e180      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8002ef8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	601a      	str	r2, [r3, #0]
	break;
 8002efe:	e179      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002f06:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	601a      	str	r2, [r3, #0]
	break;
 8002f0c:	e172      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 8002f14:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	601a      	str	r2, [r3, #0]
	break;
 8002f1a:	e16b      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8002f22:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	601a      	str	r2, [r3, #0]
	break;
 8002f28:	e164      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8002f30:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	601a      	str	r2, [r3, #0]
	break;
 8002f36:	e15d      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 8002f3e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	601a      	str	r2, [r3, #0]
	break;
 8002f44:	e156      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8002f4c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	601a      	str	r2, [r3, #0]
	break;
 8002f52:	e14f      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8002f5a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	601a      	str	r2, [r3, #0]
	break;
 8002f60:	e148      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8002f68:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	601a      	str	r2, [r3, #0]
	break;
 8002f6e:	e141      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 8002f76:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	601a      	str	r2, [r3, #0]
	break;
 8002f7c:	e13a      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8002f84:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	601a      	str	r2, [r3, #0]
	break;
 8002f8a:	e133      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 8002f92:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	601a      	str	r2, [r3, #0]
	break;
 8002f98:	e12c      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 8002fa0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	601a      	str	r2, [r3, #0]
	break;
 8002fa6:	e125      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8002fae:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	601a      	str	r2, [r3, #0]
	break;
 8002fb4:	e11e      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8002fbc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	601a      	str	r2, [r3, #0]
	break;
 8002fc2:	e117      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8002fca:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	601a      	str	r2, [r3, #0]
	break;
 8002fd0:	e110      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 8002fd8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	601a      	str	r2, [r3, #0]
	break;
 8002fde:	e109      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002fe6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	601a      	str	r2, [r3, #0]
	break;
 8002fec:	e102      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 8002ff4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	601a      	str	r2, [r3, #0]
	break;
 8002ffa:	e0fb      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8003002:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	601a      	str	r2, [r3, #0]
	break;
 8003008:	e0f4      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 8003010:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	601a      	str	r2, [r3, #0]
	break;
 8003016:	e0ed      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800301e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	601a      	str	r2, [r3, #0]
	break;
 8003024:	e0e6      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800302c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	601a      	str	r2, [r3, #0]
	break;
 8003032:	e0df      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800303a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	601a      	str	r2, [r3, #0]
	break;
 8003040:	e0d8      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 8003048:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	601a      	str	r2, [r3, #0]
	break;
 800304e:	e0d1      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 8003056:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	601a      	str	r2, [r3, #0]
	break;
 800305c:	e0ca      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8003064:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	601a      	str	r2, [r3, #0]
	break;
 800306a:	e0c3      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8003072:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	601a      	str	r2, [r3, #0]
	break;
 8003078:	e0bc      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8003080:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	601a      	str	r2, [r3, #0]
	break;
 8003086:	e0b5      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800308e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	601a      	str	r2, [r3, #0]
	break;
 8003094:	e0ae      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800309c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	601a      	str	r2, [r3, #0]
	break;
 80030a2:	e0a7      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 80030aa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	601a      	str	r2, [r3, #0]
	break;
 80030b0:	e0a0      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 80030b8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	601a      	str	r2, [r3, #0]
	break;
 80030be:	e099      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 80030c6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	601a      	str	r2, [r3, #0]
	break;
 80030cc:	e092      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80030d4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	601a      	str	r2, [r3, #0]
	break;
 80030da:	e08b      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80030e2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	601a      	str	r2, [r3, #0]
	break;
 80030e8:	e084      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80030f0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	601a      	str	r2, [r3, #0]
	break;
 80030f6:	e07d      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 80030fe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	601a      	str	r2, [r3, #0]
	break;
 8003104:	e076      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800310c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	601a      	str	r2, [r3, #0]
	break;
 8003112:	e06f      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800311a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	601a      	str	r2, [r3, #0]
	break;
 8003120:	e068      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 8003128:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	601a      	str	r2, [r3, #0]
	break;
 800312e:	e061      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 8003136:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	601a      	str	r2, [r3, #0]
	break;
 800313c:	e05a      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 8003144:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	601a      	str	r2, [r3, #0]
	break;
 800314a:	e053      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 8003152:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	601a      	str	r2, [r3, #0]
	break;
 8003158:	e04c      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8003160:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	601a      	str	r2, [r3, #0]
	break;
 8003166:	e045      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800316e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	601a      	str	r2, [r3, #0]
	break;
 8003174:	e03e      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800317c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	601a      	str	r2, [r3, #0]
	break;
 8003182:	e037      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800318a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	601a      	str	r2, [r3, #0]
	break;
 8003190:	e030      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003198:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	601a      	str	r2, [r3, #0]
	break;
 800319e:	e029      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80031a6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	601a      	str	r2, [r3, #0]
	break;
 80031ac:	e022      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031b4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	601a      	str	r2, [r3, #0]
	break;
 80031ba:	e01b      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 80031c2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	601a      	str	r2, [r3, #0]
	break;
 80031c8:	e014      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031d0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	601a      	str	r2, [r3, #0]
	break;
 80031d6:	e00d      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80031de:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	601a      	str	r2, [r3, #0]
	break;
 80031e4:	e006      	b.n	80031f4 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80031ec:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 80031ee:	23fc      	movs	r3, #252	; 0xfc
 80031f0:	75fb      	strb	r3, [r7, #23]
	break;
 80031f2:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 80031f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	371c      	adds	r7, #28
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800320c:	2300      	movs	r3, #0
 800320e:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2208      	movs	r2, #8
 8003214:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	220b      	movs	r2, #11
 800321a:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003222:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800322a:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8003232:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800323a:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800323c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003240:	4618      	mov	r0, r3
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003254:	2300      	movs	r3, #0
 8003256:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2212      	movs	r2, #18
 8003262:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	220f      	movs	r2, #15
 8003268:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2202      	movs	r2, #2
 800326e:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 8003276:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	220c      	movs	r2, #12
 800327c:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800327e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b084      	sub	sp, #16
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
 8003296:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003298:	2300      	movs	r3, #0
 800329a:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	895b      	ldrh	r3, [r3, #10]
 80032a0:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	895b      	ldrh	r3, [r3, #10]
 80032be:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	2200      	movs	r2, #0
 80032dc:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2240      	movs	r2, #64	; 0x40
 80032e2:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10d      	bne.n	8003308 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d108      	bne.n	8003308 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d103      	bne.n	8003308 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	2200      	movs	r2, #0
 8003304:	741a      	strb	r2, [r3, #16]
 8003306:	e002      	b.n	800330e <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	2201      	movs	r2, #1
 800330c:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800330e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d114      	bne.n	8003340 <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800331a:	2b01      	cmp	r3, #1
 800331c:	d110      	bne.n	8003340 <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	7d1b      	ldrb	r3, [r3, #20]
 8003332:	f000 ff97 	bl	8004264 <VL53L1_calc_range_ignore_threshold>
 8003336:	4603      	mov	r3, r0
 8003338:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	82da      	strh	r2, [r3, #22]
 800333e:	e002      	b.n	8003346 <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	2200      	movs	r2, #0
 8003344:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 8003346:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 8003352:	b480      	push	{r7}
 8003354:	b085      	sub	sp, #20
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800335a:	2300      	movs	r3, #0
 800335c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8003364:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800336c:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8003374:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800337c:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2208      	movs	r2, #8
 8003382:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2228      	movs	r2, #40	; 0x28
 8003388:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2209      	movs	r2, #9
 800338e:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8003390:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80033a8:	2300      	movs	r3, #0
 80033aa:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f248 0203 	movw	r2, #32771	; 0x8003
 80033b2:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f248 0201 	movw	r2, #32769	; 0x8001
 80033ba:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f248 0241 	movw	r2, #32833	; 0x8041
 80033c2:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	220e      	movs	r2, #14
 80033c8:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	220a      	movs	r2, #10
 80033ce:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2206      	movs	r2, #6
 80033d4:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	220e      	movs	r2, #14
 80033da:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	220a      	movs	r2, #10
 80033e0:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2206      	movs	r2, #6
 80033e6:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2221      	movs	r2, #33	; 0x21
 80033f2:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003406:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800340e:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003416:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	22c0      	movs	r2, #192	; 0xc0
 800341c:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	22c0      	movs	r2, #192	; 0xc0
 8003422:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	22c0      	movs	r2, #192	; 0xc0
 8003428:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2208      	movs	r2, #8
 800342e:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2210      	movs	r2, #16
 8003434:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2202      	movs	r2, #2
 8003442:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2202      	movs	r2, #2
 8003452:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8003464:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800346c:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f248 0230 	movw	r2, #32816	; 0x8030
 8003474:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800347c:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003484:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800348c:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f24f 6218 	movw	r2, #63000	; 0xf618
 8003494:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800349c:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80034aa:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 80034ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80034bc:	b480      	push	{r7}
 80034be:	b087      	sub	sp, #28
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
 80034c8:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80034ca:	2300      	movs	r3, #0
 80034cc:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80034d4:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2200      	movs	r2, #0
 80034f8:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2211      	movs	r2, #17
 8003516:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2202      	movs	r2, #2
 800351c:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2202      	movs	r2, #2
 8003528:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2208      	movs	r2, #8
 800352e:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 8003536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003538:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800353e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003540:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 8003546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003548:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2201      	movs	r2, #1
 8003554:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	22ff      	movs	r2, #255	; 0xff
 800356c:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800356e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003570:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 8003576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003578:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	2200      	movs	r2, #0
 8003594:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2200      	movs	r2, #0
 800359a:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	2220      	movs	r2, #32
 80035a0:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	220b      	movs	r2, #11
 80035a6:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 80035a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035aa:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2202      	movs	r2, #2
 80035b4:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	220d      	movs	r2, #13
 80035ba:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	2200      	movs	r2, #0
 80035c8:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	2201      	movs	r2, #1
 80035ce:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2200      	movs	r2, #0
 80035d4:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	2200      	movs	r2, #0
 80035da:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 80035e2:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	2200      	movs	r2, #0
 80035e8:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2238      	movs	r2, #56	; 0x38
 80035ee:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	22ff      	movs	r2, #255	; 0xff
 80035f4:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2201      	movs	r2, #1
 80035fa:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	221a      	movs	r2, #26
 8003606:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2220      	movs	r2, #32
 8003612:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	22cc      	movs	r2, #204	; 0xcc
 800361e:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	220b      	movs	r2, #11
 8003624:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	22f5      	movs	r2, #245	; 0xf5
 8003630:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2209      	movs	r2, #9
 8003636:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 8003638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363a:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2208      	movs	r2, #8
 800364c:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2278      	movs	r2, #120	; 0x78
 8003652:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	2201      	movs	r2, #1
 8003664:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	2200      	movs	r2, #0
 800366a:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	2200      	movs	r2, #0
 8003670:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2200      	movs	r2, #0
 8003676:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 8003678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	220b      	movs	r2, #11
 8003686:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2209      	movs	r2, #9
 800368c:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800368e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003690:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 8003696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003698:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	2201      	movs	r2, #1
 80036a2:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 80036a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a6:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 80036ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b0:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	22c7      	movs	r2, #199	; 0xc7
 80036bc:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	22ff      	movs	r2, #255	; 0xff
 80036c2:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	22db      	movs	r2, #219	; 0xdb
 80036c8:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	2202      	movs	r2, #2
 80036ce:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	2200      	movs	r2, #0
 80036d4:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 80036d6:	6a3b      	ldr	r3, [r7, #32]
 80036d8:	2201      	movs	r2, #1
 80036da:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 80036dc:	6a3b      	ldr	r3, [r7, #32]
 80036de:	2201      	movs	r2, #1
 80036e0:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	2221      	movs	r2, #33	; 0x21
 80036e6:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 80036e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	371c      	adds	r7, #28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b088      	sub	sp, #32
 80036fc:	af02      	add	r7, sp, #8
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
 8003704:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003706:	2300      	movs	r3, #0
 8003708:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	9301      	str	r3, [sp, #4]
 800370e:	6a3b      	ldr	r3, [r7, #32]
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	68b9      	ldr	r1, [r7, #8]
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff fecf 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 800371e:	4603      	mov	r3, r0
 8003720:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003722:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d121      	bne.n	800376e <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2207      	movs	r2, #7
 800372e:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2205      	movs	r2, #5
 8003734:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800373e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003740:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2208      	movs	r2, #8
 800374a:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2238      	movs	r2, #56	; 0x38
 8003750:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2207      	movs	r2, #7
 8003756:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	2205      	movs	r2, #5
 800375c:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800375e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003760:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800376e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3718      	adds	r7, #24
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b088      	sub	sp, #32
 800377e:	af02      	add	r7, sp, #8
 8003780:	60f8      	str	r0, [r7, #12]
 8003782:	60b9      	str	r1, [r7, #8]
 8003784:	607a      	str	r2, [r7, #4]
 8003786:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003788:	2300      	movs	r3, #0
 800378a:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68b9      	ldr	r1, [r7, #8]
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f7ff fe8e 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 80037a0:	4603      	mov	r3, r0
 80037a2:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80037a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d121      	bne.n	80037f0 <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	220f      	movs	r2, #15
 80037b0:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	220d      	movs	r2, #13
 80037b6:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 80037b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ba:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 80037c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c2:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2208      	movs	r2, #8
 80037cc:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	22b8      	movs	r2, #184	; 0xb8
 80037d2:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	220f      	movs	r2, #15
 80037d8:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	220d      	movs	r2, #13
 80037de:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 80037e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e2:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 80037e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ea:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 80037f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3718      	adds	r7, #24
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af02      	add	r7, sp, #8
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
 8003808:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800380a:	2300      	movs	r3, #0
 800380c:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	9301      	str	r3, [sp, #4]
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	9300      	str	r3, [sp, #0]
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	68b9      	ldr	r1, [r7, #8]
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f7ff fe4d 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 8003822:	4603      	mov	r3, r0
 8003824:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003826:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d105      	bne.n	800383a <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	2202      	movs	r2, #2
 8003832:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	223b      	movs	r2, #59	; 0x3b
 8003838:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800383a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	b088      	sub	sp, #32
 800384a:	af02      	add	r7, sp, #8
 800384c:	60f8      	str	r0, [r7, #12]
 800384e:	60b9      	str	r1, [r7, #8]
 8003850:	607a      	str	r2, [r7, #4]
 8003852:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003854:	2300      	movs	r3, #0
 8003856:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385a:	9301      	str	r3, [sp, #4]
 800385c:	6a3b      	ldr	r3, [r7, #32]
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	68b9      	ldr	r1, [r7, #8]
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f7ff fe28 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 800386c:	4603      	mov	r3, r0
 800386e:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003870:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d105      	bne.n	8003884 <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2202      	movs	r2, #2
 800387c:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	225b      	movs	r2, #91	; 0x5b
 8003882:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 8003884:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003888:	4618      	mov	r0, r3
 800388a:	3718      	adds	r7, #24
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b088      	sub	sp, #32
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
 800389c:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800389e:	2300      	movs	r3, #0
 80038a0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	6a3b      	ldr	r3, [r7, #32]
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	68b9      	ldr	r1, [r7, #8]
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f7ff fe03 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 80038b6:	4603      	mov	r3, r0
 80038b8:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80038ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d11a      	bne.n	80038f8 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2200      	movs	r2, #0
 80038c6:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	22b1      	movs	r2, #177	; 0xb1
 80038d2:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	22d4      	movs	r2, #212	; 0xd4
 80038de:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80038e6:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80038f2:	6a3b      	ldr	r3, [r7, #32]
 80038f4:	2240      	movs	r2, #64	; 0x40
 80038f6:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 80038f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b088      	sub	sp, #32
 8003908:	af02      	add	r7, sp, #8
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
 8003910:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003912:	2300      	movs	r3, #0
 8003914:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	9301      	str	r3, [sp, #4]
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	68b9      	ldr	r1, [r7, #8]
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f7ff fee7 	bl	80036f8 <VL53L1_preset_mode_standard_ranging_short_range>
 800392a:	4603      	mov	r3, r0
 800392c:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800392e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d11a      	bne.n	800396c <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2200      	movs	r2, #0
 800393a:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2284      	movs	r2, #132	; 0x84
 8003946:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	22b1      	movs	r2, #177	; 0xb1
 8003952:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800395a:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8003966:	6a3b      	ldr	r3, [r7, #32]
 8003968:	2240      	movs	r2, #64	; 0x40
 800396a:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800396c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b088      	sub	sp, #32
 800397c:	af02      	add	r7, sp, #8
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
 8003984:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003986:	2300      	movs	r3, #0
 8003988:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398c:	9301      	str	r3, [sp, #4]
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	68b9      	ldr	r1, [r7, #8]
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f7ff feee 	bl	800377a <VL53L1_preset_mode_standard_ranging_long_range>
 800399e:	4603      	mov	r3, r0
 80039a0:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80039a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d11a      	bne.n	80039e0 <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	2200      	movs	r2, #0
 80039ae:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2297      	movs	r2, #151	; 0x97
 80039ba:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	22b1      	movs	r2, #177	; 0xb1
 80039c6:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80039ce:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	2240      	movs	r2, #64	; 0x40
 80039de:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 80039e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b088      	sub	sp, #32
 80039f0:	af02      	add	r7, sp, #8
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
 80039f8:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80039fa:	2300      	movs	r3, #0
 80039fc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a00:	9301      	str	r3, [sp, #4]
 8003a02:	6a3b      	ldr	r3, [r7, #32]
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	68b9      	ldr	r1, [r7, #8]
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f7ff ff3f 	bl	8003890 <VL53L1_preset_mode_timed_ranging>
 8003a12:	4603      	mov	r3, r0
 8003a14:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8003a16:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d106      	bne.n	8003a2c <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 8003a1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a20:	6839      	ldr	r1, [r7, #0]
 8003a22:	68b8      	ldr	r0, [r7, #8]
 8003a24:	f000 ff49 	bl	80048ba <VL53L1_config_low_power_auto_mode>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 8003a2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3718      	adds	r7, #24
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af02      	add	r7, sp, #8
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003a46:	2300      	movs	r3, #0
 8003a48:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4c:	9301      	str	r3, [sp, #4]
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
 8003a50:	9300      	str	r3, [sp, #0]
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	68b9      	ldr	r1, [r7, #8]
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f7ff ff53 	bl	8003904 <VL53L1_preset_mode_timed_ranging_short_range>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8003a62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d106      	bne.n	8003a78 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 8003a6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a6c:	6839      	ldr	r1, [r7, #0]
 8003a6e:	68b8      	ldr	r0, [r7, #8]
 8003a70:	f000 ff23 	bl	80048ba <VL53L1_config_low_power_auto_mode>
 8003a74:	4603      	mov	r3, r0
 8003a76:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 8003a78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3718      	adds	r7, #24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b088      	sub	sp, #32
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003a92:	2300      	movs	r3, #0
 8003a94:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 8003a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a98:	9301      	str	r3, [sp, #4]
 8003a9a:	6a3b      	ldr	r3, [r7, #32]
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	68b9      	ldr	r1, [r7, #8]
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f7ff ff67 	bl	8003978 <VL53L1_preset_mode_timed_ranging_long_range>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8003aae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d106      	bne.n	8003ac4 <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 8003ab6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ab8:	6839      	ldr	r1, [r7, #0]
 8003aba:	68b8      	ldr	r0, [r7, #8]
 8003abc:	f000 fefd 	bl	80048ba <VL53L1_config_low_power_auto_mode>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 8003ac4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3718      	adds	r7, #24
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b088      	sub	sp, #32
 8003ad4:	af02      	add	r7, sp, #8
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae4:	9301      	str	r3, [sp, #4]
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	68b9      	ldr	r1, [r7, #8]
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f7ff fce3 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 8003af6:	4603      	mov	r3, r0
 8003af8:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003afa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d116      	bne.n	8003b30 <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	2200      	movs	r2, #0
 8003b06:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	22b1      	movs	r2, #177	; 0xb1
 8003b12:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	22d4      	movs	r2, #212	; 0xd4
 8003b1e:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8003b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b22:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 8003b2a:	6a3b      	ldr	r3, [r7, #32]
 8003b2c:	2210      	movs	r2, #16
 8003b2e:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 8003b30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b088      	sub	sp, #32
 8003b40:	af02      	add	r7, sp, #8
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	9301      	str	r3, [sp, #4]
 8003b52:	6a3b      	ldr	r3, [r7, #32]
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	68b9      	ldr	r1, [r7, #8]
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f7ff fcad 	bl	80034bc <VL53L1_preset_mode_standard_ranging>
 8003b62:	4603      	mov	r3, r0
 8003b64:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8003b66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d102      	bne.n	8003b74 <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 8003b6e:	6a3b      	ldr	r3, [r7, #32]
 8003b70:	2201      	movs	r2, #1
 8003b72:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 8003b74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3718      	adds	r7, #24
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	220a      	movs	r2, #10
 8003ba0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 8003baa:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003bac:	bf00      	nop
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	332c      	adds	r3, #44	; 0x2c
 8003bcc:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	2202      	movs	r2, #2
 8003bde:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2200      	movs	r2, #0
 8003be4:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	2202      	movs	r2, #2
 8003bf6:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	71da      	strb	r2, [r3, #7]

}
 8003bfe:	bf00      	nop
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
	...

08003c0c <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 8003c14:	2300      	movs	r3, #0
 8003c16:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	332c      	adds	r3, #44	; 0x2c
 8003c20:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8003c28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10c      	bne.n	8003c4a <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2203      	movs	r2, #3
 8003c34:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2202      	movs	r2, #2
 8003c40:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	71da      	strb	r2, [r3, #7]
 8003c48:	e060      	b.n	8003d0c <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	795b      	ldrb	r3, [r3, #5]
 8003c4e:	2bff      	cmp	r3, #255	; 0xff
 8003c50:	d103      	bne.n	8003c5a <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2280      	movs	r2, #128	; 0x80
 8003c56:	715a      	strb	r2, [r3, #5]
 8003c58:	e005      	b.n	8003c66 <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	795b      	ldrb	r3, [r3, #5]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	b2da      	uxtb	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	799b      	ldrb	r3, [r3, #6]
 8003c6a:	f083 0302 	eor.w	r3, r3, #2
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	791b      	ldrb	r3, [r3, #4]
 8003c78:	3b03      	subs	r3, #3
 8003c7a:	2b05      	cmp	r3, #5
 8003c7c:	d839      	bhi.n	8003cf2 <VL53L1_update_ll_driver_rd_state+0xe6>
 8003c7e:	a201      	add	r2, pc, #4	; (adr r2, 8003c84 <VL53L1_update_ll_driver_rd_state+0x78>)
 8003c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c84:	08003c9d 	.word	0x08003c9d
 8003c88:	08003cf3 	.word	0x08003cf3
 8003c8c:	08003cf3 	.word	0x08003cf3
 8003c90:	08003cc7 	.word	0x08003cc7
 8003c94:	08003cd5 	.word	0x08003cd5
 8003c98:	08003cdd 	.word	0x08003cdd

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	dd03      	ble.n	8003cb2 <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2206      	movs	r2, #6
 8003cae:	711a      	strb	r2, [r3, #4]
 8003cb0:	e002      	b.n	8003cb8 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2208      	movs	r2, #8
 8003cb6:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	71da      	strb	r2, [r3, #7]

		break;
 8003cc4:	e022      	b.n	8003d0c <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2208      	movs	r2, #8
 8003cd0:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8003cd2:	e01b      	b.n	8003d0c <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2208      	movs	r2, #8
 8003cd8:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8003cda:	e017      	b.n	8003d0c <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	79db      	ldrb	r3, [r3, #7]
 8003ce0:	f083 0301 	eor.w	r3, r3, #1
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2208      	movs	r2, #8
 8003cee:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8003cf0:	e00c      	b.n	8003d0c <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2202      	movs	r2, #2
 8003d02:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	71da      	strb	r2, [r3, #7]

		break;
 8003d0a:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8003d0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	371c      	adds	r7, #28
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b089      	sub	sp, #36	; 0x24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8003d24:	2300      	movs	r3, #0
 8003d26:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	332c      	adds	r3, #44	; 0x2c
 8003d30:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 8003d38:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 8003d42:	2300      	movs	r3, #0
 8003d44:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 8003d4a:	f003 031f 	and.w	r3, r3, #31
 8003d4e:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	78db      	ldrb	r3, [r3, #3]
 8003d54:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 8003d5a:	111b      	asrs	r3, r3, #4
 8003d5c:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d017      	beq.n	8003da2 <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	791b      	ldrb	r3, [r3, #4]
 8003d76:	2b06      	cmp	r3, #6
 8003d78:	d105      	bne.n	8003d86 <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
 8003d7c:	2b12      	cmp	r3, #18
 8003d7e:	d010      	beq.n	8003da2 <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 8003d80:	23ef      	movs	r3, #239	; 0xef
 8003d82:	77fb      	strb	r3, [r7, #31]
 8003d84:	e00d      	b.n	8003da2 <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	795b      	ldrb	r3, [r3, #5]
 8003d8a:	7bba      	ldrb	r2, [r7, #14]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d001      	beq.n	8003d94 <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 8003d90:	23ee      	movs	r3, #238	; 0xee
 8003d92:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	799b      	ldrb	r3, [r3, #6]
 8003d98:	7b7a      	ldrb	r2, [r7, #13]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d001      	beq.n	8003da2 <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 8003d9e:	23ed      	movs	r3, #237	; 0xed
 8003da0:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 8003da2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3724      	adds	r7, #36	; 0x24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b087      	sub	sp, #28
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	332c      	adds	r3, #44	; 0x2c
 8003dc6:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8003dce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10c      	bne.n	8003df0 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2203      	movs	r2, #3
 8003dda:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2202      	movs	r2, #2
 8003de6:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	70da      	strb	r2, [r3, #3]
 8003dee:	e03e      	b.n	8003e6e <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	785b      	ldrb	r3, [r3, #1]
 8003df4:	2bff      	cmp	r3, #255	; 0xff
 8003df6:	d103      	bne.n	8003e00 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2280      	movs	r2, #128	; 0x80
 8003dfc:	705a      	strb	r2, [r3, #1]
 8003dfe:	e005      	b.n	8003e0c <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	785b      	ldrb	r3, [r3, #1]
 8003e04:	3301      	adds	r3, #1
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	789b      	ldrb	r3, [r3, #2]
 8003e10:	f083 0302 	eor.w	r3, r3, #2
 8003e14:	b2da      	uxtb	r2, r3
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d002      	beq.n	8003e28 <VL53L1_update_ll_driver_cfg_state+0x76>
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	d00e      	beq.n	8003e44 <VL53L1_update_ll_driver_cfg_state+0x92>
 8003e26:	e015      	b.n	8003e54 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	78db      	ldrb	r3, [r3, #3]
 8003e2c:	f083 0301 	eor.w	r3, r3, #1
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2204      	movs	r2, #4
 8003e40:	701a      	strb	r2, [r3, #0]
		break;
 8003e42:	e014      	b.n	8003e6e <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	78db      	ldrb	r3, [r3, #3]
 8003e48:	f083 0301 	eor.w	r3, r3, #1
 8003e4c:	b2da      	uxtb	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	70da      	strb	r2, [r3, #3]

		break;
 8003e52:	e00c      	b.n	8003e6e <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2203      	movs	r2, #3
 8003e58:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2202      	movs	r2, #2
 8003e64:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	70da      	strb	r2, [r3, #3]

		break;
 8003e6c:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8003e6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	371c      	adds	r7, #28
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
 8003e86:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	7c1a      	ldrb	r2, [r3, #16]
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	3301      	adds	r3, #1
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	7c52      	ldrb	r2, [r2, #17]
 8003e98:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	3302      	adds	r3, #2
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	7c92      	ldrb	r2, [r2, #18]
 8003ea2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	3303      	adds	r3, #3
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	7cd2      	ldrb	r2, [r2, #19]
 8003eac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	3304      	adds	r3, #4
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	7d12      	ldrb	r2, [r2, #20]
 8003eb6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	3305      	adds	r3, #5
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	7d52      	ldrb	r2, [r2, #21]
 8003ec0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	3306      	adds	r3, #6
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	7d92      	ldrb	r2, [r2, #22]
 8003eca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	3307      	adds	r3, #7
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	7dd2      	ldrb	r2, [r2, #23]
 8003ed4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	3308      	adds	r3, #8
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	7e12      	ldrb	r2, [r2, #24]
 8003ede:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	3309      	adds	r3, #9
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	7e52      	ldrb	r2, [r2, #25]
 8003ee8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	330a      	adds	r3, #10
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	7e92      	ldrb	r2, [r2, #26]
 8003ef2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	330b      	adds	r3, #11
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	7ed2      	ldrb	r2, [r2, #27]
 8003efc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	330c      	adds	r3, #12
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	7f12      	ldrb	r2, [r2, #28]
 8003f06:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	330d      	adds	r3, #13
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	7f52      	ldrb	r2, [r2, #29]
 8003f10:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	330e      	adds	r3, #14
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	7f92      	ldrb	r2, [r2, #30]
 8003f1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	330f      	adds	r3, #15
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	7fd2      	ldrb	r2, [r2, #31]
 8003f24:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	3310      	adds	r3, #16
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003f30:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	3311      	adds	r3, #17
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8003f3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	3312      	adds	r3, #18
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8003f48:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	3313      	adds	r3, #19
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8003f54:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	3314      	adds	r3, #20
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8003f60:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	3315      	adds	r3, #21
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8003f6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	3316      	adds	r3, #22
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8003f78:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	3317      	adds	r3, #23
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 8003f84:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	3318      	adds	r3, #24
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8003f90:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	3319      	adds	r3, #25
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 8003f9c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	331a      	adds	r3, #26
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 8003fa8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	331b      	adds	r3, #27
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 8003fb4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	331c      	adds	r3, #28
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8003fc0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	331d      	adds	r3, #29
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8003fcc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	331e      	adds	r3, #30
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 8003fd8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	331f      	adds	r3, #31
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 8003fe4:	701a      	strb	r2, [r3, #0]
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	b085      	sub	sp, #20
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	603a      	str	r2, [r7, #0]
 8003ffc:	80fb      	strh	r3, [r7, #6]
 8003ffe:	460b      	mov	r3, r1
 8004000:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8004002:	2300      	movs	r3, #0
 8004004:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800400a:	88fb      	ldrh	r3, [r7, #6]
 800400c:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800400e:	2300      	movs	r3, #0
 8004010:	81fb      	strh	r3, [r7, #14]
 8004012:	e00e      	b.n	8004032 <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8004014:	88ba      	ldrh	r2, [r7, #4]
 8004016:	89fb      	ldrh	r3, [r7, #14]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	4413      	add	r3, r2
 8004020:	89ba      	ldrh	r2, [r7, #12]
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8004026:	89bb      	ldrh	r3, [r7, #12]
 8004028:	0a1b      	lsrs	r3, r3, #8
 800402a:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800402c:	89fb      	ldrh	r3, [r7, #14]
 800402e:	3301      	adds	r3, #1
 8004030:	81fb      	strh	r3, [r7, #14]
 8004032:	89fa      	ldrh	r2, [r7, #14]
 8004034:	88bb      	ldrh	r3, [r7, #4]
 8004036:	429a      	cmp	r2, r3
 8004038:	d3ec      	bcc.n	8004014 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800403a:	bf00      	nop
 800403c:	3714      	adds	r7, #20
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8004046:	b480      	push	{r7}
 8004048:	b085      	sub	sp, #20
 800404a:	af00      	add	r7, sp, #0
 800404c:	4603      	mov	r3, r0
 800404e:	6039      	str	r1, [r7, #0]
 8004050:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 8004052:	2300      	movs	r3, #0
 8004054:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 8004056:	e00a      	b.n	800406e <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 8004058:	89fb      	ldrh	r3, [r7, #14]
 800405a:	021b      	lsls	r3, r3, #8
 800405c:	b21a      	sxth	r2, r3
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	1c59      	adds	r1, r3, #1
 8004062:	6039      	str	r1, [r7, #0]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	b21b      	sxth	r3, r3
 8004068:	4313      	orrs	r3, r2
 800406a:	b21b      	sxth	r3, r3
 800406c:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800406e:	88fb      	ldrh	r3, [r7, #6]
 8004070:	1e5a      	subs	r2, r3, #1
 8004072:	80fa      	strh	r2, [r7, #6]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1ef      	bne.n	8004058 <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 8004078:	89fb      	ldrh	r3, [r7, #14]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3714      	adds	r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8004086:	b480      	push	{r7}
 8004088:	b085      	sub	sp, #20
 800408a:	af00      	add	r7, sp, #0
 800408c:	4603      	mov	r3, r0
 800408e:	603a      	str	r2, [r7, #0]
 8004090:	80fb      	strh	r3, [r7, #6]
 8004092:	460b      	mov	r3, r1
 8004094:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800409a:	2300      	movs	r3, #0
 800409c:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800409e:	88fb      	ldrh	r3, [r7, #6]
 80040a0:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 80040a2:	2300      	movs	r3, #0
 80040a4:	81fb      	strh	r3, [r7, #14]
 80040a6:	e00f      	b.n	80040c8 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 80040a8:	88ba      	ldrh	r2, [r7, #4]
 80040aa:	89fb      	ldrh	r3, [r7, #14]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	3b01      	subs	r3, #1
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	4413      	add	r3, r2
 80040b4:	89ba      	ldrh	r2, [r7, #12]
 80040b6:	b2d2      	uxtb	r2, r2
 80040b8:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 80040ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80040be:	121b      	asrs	r3, r3, #8
 80040c0:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 80040c2:	89fb      	ldrh	r3, [r7, #14]
 80040c4:	3301      	adds	r3, #1
 80040c6:	81fb      	strh	r3, [r7, #14]
 80040c8:	89fa      	ldrh	r2, [r7, #14]
 80040ca:	88bb      	ldrh	r3, [r7, #4]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d3eb      	bcc.n	80040a8 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 80040d0:	bf00      	nop
 80040d2:	3714      	adds	r7, #20
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	4603      	mov	r3, r0
 80040e4:	6039      	str	r1, [r7, #0]
 80040e6:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 80040e8:	2300      	movs	r3, #0
 80040ea:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	b25b      	sxtb	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	da0e      	bge.n	8004114 <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 80040f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80040fa:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 80040fc:	e00a      	b.n	8004114 <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 80040fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004102:	021b      	lsls	r3, r3, #8
 8004104:	b21a      	sxth	r2, r3
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	1c59      	adds	r1, r3, #1
 800410a:	6039      	str	r1, [r7, #0]
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	b21b      	sxth	r3, r3
 8004110:	4313      	orrs	r3, r2
 8004112:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	1e5a      	subs	r2, r3, #1
 8004118:	80fa      	strh	r2, [r7, #6]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1ef      	bne.n	80040fe <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800411e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004122:	4618      	mov	r0, r3
 8004124:	3714      	adds	r7, #20
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800412e:	b480      	push	{r7}
 8004130:	b087      	sub	sp, #28
 8004132:	af00      	add	r7, sp, #0
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	460b      	mov	r3, r1
 8004138:	607a      	str	r2, [r7, #4]
 800413a:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800413c:	2300      	movs	r3, #0
 800413e:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 8004148:	2300      	movs	r3, #0
 800414a:	82fb      	strh	r3, [r7, #22]
 800414c:	e00e      	b.n	800416c <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800414e:	897a      	ldrh	r2, [r7, #10]
 8004150:	8afb      	ldrh	r3, [r7, #22]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	3b01      	subs	r3, #1
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	4413      	add	r3, r2
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	b2d2      	uxtb	r2, r2
 800415e:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	0a1b      	lsrs	r3, r3, #8
 8004164:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 8004166:	8afb      	ldrh	r3, [r7, #22]
 8004168:	3301      	adds	r3, #1
 800416a:	82fb      	strh	r3, [r7, #22]
 800416c:	8afa      	ldrh	r2, [r7, #22]
 800416e:	897b      	ldrh	r3, [r7, #10]
 8004170:	429a      	cmp	r2, r3
 8004172:	d3ec      	bcc.n	800414e <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 8004174:	bf00      	nop
 8004176:	371c      	adds	r7, #28
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	6039      	str	r1, [r7, #0]
 800418a:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 800418c:	2300      	movs	r3, #0
 800418e:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 8004190:	e007      	b.n	80041a2 <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	021a      	lsls	r2, r3, #8
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	1c59      	adds	r1, r3, #1
 800419a:	6039      	str	r1, [r7, #0]
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	4313      	orrs	r3, r2
 80041a0:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	1e5a      	subs	r2, r3, #1
 80041a6:	80fa      	strh	r2, [r7, #6]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1f2      	bne.n	8004192 <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 80041ac:	68fb      	ldr	r3, [r7, #12]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3714      	adds	r7, #20
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b085      	sub	sp, #20
 80041be:	af00      	add	r7, sp, #0
 80041c0:	4603      	mov	r3, r0
 80041c2:	6039      	str	r1, [r7, #0]
 80041c4:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 80041c6:	2300      	movs	r3, #0
 80041c8:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	b25b      	sxtb	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	da0b      	bge.n	80041ec <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 80041d4:	f04f 33ff 	mov.w	r3, #4294967295
 80041d8:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 80041da:	e007      	b.n	80041ec <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	021a      	lsls	r2, r3, #8
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	1c59      	adds	r1, r3, #1
 80041e4:	6039      	str	r1, [r7, #0]
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 80041ec:	88fb      	ldrh	r3, [r7, #6]
 80041ee:	1e5a      	subs	r2, r3, #1
 80041f0:	80fa      	strh	r2, [r7, #6]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f2      	bne.n	80041dc <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 80041f6:	68fb      	ldr	r3, [r7, #12]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	460a      	mov	r2, r1
 800420e:	80fb      	strh	r3, [r7, #6]
 8004210:	4613      	mov	r3, r2
 8004212:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 8004214:	2300      	movs	r3, #0
 8004216:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 8004218:	2300      	movs	r3, #0
 800421a:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800421c:	2300      	movs	r3, #0
 800421e:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 8004220:	88fb      	ldrh	r3, [r7, #6]
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fc25 	bl	8004a72 <VL53L1_calc_pll_period_us>
 8004228:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800422a:	797b      	ldrb	r3, [r7, #5]
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fc34 	bl	8004a9a <VL53L1_decode_vcsel_period>
 8004232:	4603      	mov	r3, r0
 8004234:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4613      	mov	r3, r2
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	4413      	add	r3, r2
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	099b      	lsrs	r3, r3, #6
 8004246:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 8004248:	7cfa      	ldrb	r2, [r7, #19]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	fb02 f303 	mul.w	r3, r2, r3
 8004250:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	099b      	lsrs	r3, r3, #6
 8004256:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 8004258:	68fb      	ldr	r3, [r7, #12]
}
 800425a:	4618      	mov	r0, r3
 800425c:	3718      	adds	r7, #24
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 8004264:	b480      	push	{r7}
 8004266:	b089      	sub	sp, #36	; 0x24
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	4608      	mov	r0, r1
 800426e:	4611      	mov	r1, r2
 8004270:	461a      	mov	r2, r3
 8004272:	4603      	mov	r3, r0
 8004274:	817b      	strh	r3, [r7, #10]
 8004276:	460b      	mov	r3, r1
 8004278:	813b      	strh	r3, [r7, #8]
 800427a:	4613      	mov	r3, r2
 800427c:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800427e:	2300      	movs	r3, #0
 8004280:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 8004282:	2300      	movs	r3, #0
 8004284:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 8004286:	2300      	movs	r3, #0
 8004288:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800428a:	2300      	movs	r3, #0
 800428c:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800428e:	2300      	movs	r3, #0
 8004290:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	011b      	lsls	r3, r3, #4
 8004296:	4a23      	ldr	r2, [pc, #140]	; (8004324 <VL53L1_calc_range_ignore_threshold+0xc0>)
 8004298:	fb82 1203 	smull	r1, r2, r2, r3
 800429c:	1192      	asrs	r2, r2, #6
 800429e:	17db      	asrs	r3, r3, #31
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 80042a4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	da03      	bge.n	80042b4 <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 80042ac:	897b      	ldrh	r3, [r7, #10]
 80042ae:	425b      	negs	r3, r3
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 80042b4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	da03      	bge.n	80042c4 <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 80042bc:	893b      	ldrh	r3, [r7, #8]
 80042be:	425b      	negs	r3, r3
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 80042c4:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80042c8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80042cc:	4413      	add	r3, r2
 80042ce:	015b      	lsls	r3, r3, #5
 80042d0:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	4a13      	ldr	r2, [pc, #76]	; (8004324 <VL53L1_calc_range_ignore_threshold+0xc0>)
 80042d6:	fb82 1203 	smull	r1, r2, r2, r3
 80042da:	1192      	asrs	r2, r2, #6
 80042dc:	17db      	asrs	r3, r3, #31
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	4413      	add	r3, r2
 80042e8:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 80042ea:	79fa      	ldrb	r2, [r7, #7]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	fb02 f303 	mul.w	r3, r2, r3
 80042f2:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	3310      	adds	r3, #16
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	da00      	bge.n	80042fe <VL53L1_calc_range_ignore_threshold+0x9a>
 80042fc:	331f      	adds	r3, #31
 80042fe:	115b      	asrs	r3, r3, #5
 8004300:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004308:	db03      	blt.n	8004312 <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800430a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800430e:	83fb      	strh	r3, [r7, #30]
 8004310:	e001      	b.n	8004316 <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 8004316:	8bfb      	ldrh	r3, [r7, #30]
}
 8004318:	4618      	mov	r0, r3
 800431a:	3724      	adds	r7, #36	; 0x24
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	10624dd3 	.word	0x10624dd3

08004328 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	031a      	lsls	r2, r3, #12
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	085b      	lsrs	r3, r3, #1
 800433e:	441a      	add	r2, r3
	timeout_mclks   =
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	fbb2 f3f3 	udiv	r3, r2, r3
 8004346:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 8004348:	68fb      	ldr	r3, [r7, #12]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b084      	sub	sp, #16
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
 800435e:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 8004364:	2300      	movs	r3, #0
 8004366:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
 8004368:	6839      	ldr	r1, [r7, #0]
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7ff ffdc 	bl	8004328 <VL53L1_calc_timeout_mclks>
 8004370:	60f8      	str	r0, [r7, #12]
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);

	timeout_encoded =
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 f859 	bl	800442a <VL53L1_encode_timeout>
 8004378:	4603      	mov	r3, r0
 800437a:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800437c:	897b      	ldrh	r3, [r7, #10]
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 8004386:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004388:	b087      	sub	sp, #28
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 8004390:	2200      	movs	r2, #0
 8004392:	617a      	str	r2, [r7, #20]
	uint64_t tmp            = 0;
 8004394:	f04f 0100 	mov.w	r1, #0
 8004398:	f04f 0200 	mov.w	r2, #0
 800439c:	e9c7 1202 	strd	r1, r2, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	4615      	mov	r5, r2
 80043a4:	f04f 0600 	mov.w	r6, #0
 80043a8:	683a      	ldr	r2, [r7, #0]
 80043aa:	4611      	mov	r1, r2
 80043ac:	f04f 0200 	mov.w	r2, #0
 80043b0:	fb01 fe06 	mul.w	lr, r1, r6
 80043b4:	fb05 f002 	mul.w	r0, r5, r2
 80043b8:	4470      	add	r0, lr
 80043ba:	fba5 1201 	umull	r1, r2, r5, r1
 80043be:	4410      	add	r0, r2
 80043c0:	4602      	mov	r2, r0
 80043c2:	e9c7 1202 	strd	r1, r2, [r7, #8]
 80043c6:	e9c7 1202 	strd	r1, r2, [r7, #8]
	tmp += 0x00800;
 80043ca:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80043ce:	f511 6100 	adds.w	r1, r1, #2048	; 0x800
 80043d2:	f142 0200 	adc.w	r2, r2, #0
 80043d6:	e9c7 1202 	strd	r1, r2, [r7, #8]
	tmp  = tmp >> 12;
 80043da:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80043de:	0b0b      	lsrs	r3, r1, #12
 80043e0:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80043e4:	0b14      	lsrs	r4, r2, #12
 80043e6:	e9c7 3402 	strd	r3, r4, [r7, #8]

	timeout_us = (uint32_t)tmp;
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 80043ee:	697b      	ldr	r3, [r7, #20]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	371c      	adds	r7, #28
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080043f8 <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	4603      	mov	r3, r0
 8004400:	6039      	str	r1, [r7, #0]
 8004402:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 8004404:	2300      	movs	r3, #0
 8004406:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 8004408:	2300      	movs	r3, #0
 800440a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
 800440c:	88fb      	ldrh	r3, [r7, #6]
 800440e:	4618      	mov	r0, r3
 8004410:	f000 f837 	bl	8004482 <VL53L1_decode_timeout>
 8004414:	60f8      	str	r0, [r7, #12]
		VL53L1_decode_timeout(timeout_encoded);

	timeout_us    =
 8004416:	6839      	ldr	r1, [r7, #0]
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	f7ff ffb4 	bl	8004386 <VL53L1_calc_timeout_us>
 800441e:	60b8      	str	r0, [r7, #8]
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);

	LOG_FUNCTION_END(0);

	return timeout_us;
 8004420:	68bb      	ldr	r3, [r7, #8]
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 800442a:	b480      	push	{r7}
 800442c:	b087      	sub	sp, #28
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8004432:	2300      	movs	r3, #0
 8004434:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8004436:	2300      	movs	r3, #0
 8004438:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800443a:	2300      	movs	r3, #0
 800443c:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d017      	beq.n	8004474 <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	3b01      	subs	r3, #1
 8004448:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800444a:	e005      	b.n	8004458 <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	085b      	lsrs	r3, r3, #1
 8004450:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8004452:	89fb      	ldrh	r3, [r7, #14]
 8004454:	3301      	adds	r3, #1
 8004456:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f4      	bne.n	800444c <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8004462:	89fb      	ldrh	r3, [r7, #14]
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	b29b      	uxth	r3, r3
 800446c:	b2db      	uxtb	r3, r3
 800446e:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8004470:	4413      	add	r3, r2
 8004472:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8004474:	8afb      	ldrh	r3, [r7, #22]
}
 8004476:	4618      	mov	r0, r3
 8004478:	371c      	adds	r7, #28
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 8004482:	b480      	push	{r7}
 8004484:	b085      	sub	sp, #20
 8004486:	af00      	add	r7, sp, #0
 8004488:	4603      	mov	r3, r0
 800448a:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800448c:	2300      	movs	r3, #0
 800448e:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8004490:	88fb      	ldrh	r3, [r7, #6]
 8004492:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8004494:	88fa      	ldrh	r2, [r7, #6]
 8004496:	0a12      	lsrs	r2, r2, #8
 8004498:	b292      	uxth	r2, r2
 800449a:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800449c:	3301      	adds	r3, #1
 800449e:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 80044a0:	68fb      	ldr	r3, [r7, #12]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3714      	adds	r7, #20
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b088      	sub	sp, #32
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	60f8      	str	r0, [r7, #12]
 80044b6:	60b9      	str	r1, [r7, #8]
 80044b8:	607a      	str	r2, [r7, #4]
 80044ba:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80044bc:	2300      	movs	r3, #0
 80044be:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 80044c0:	2300      	movs	r3, #0
 80044c2:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 80044c8:	2300      	movs	r3, #0
 80044ca:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 80044cc:	887b      	ldrh	r3, [r7, #2]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d102      	bne.n	80044d8 <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80044d2:	23f1      	movs	r3, #241	; 0xf1
 80044d4:	77fb      	strb	r3, [r7, #31]
 80044d6:	e05d      	b.n	8004594 <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 80044d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044da:	799a      	ldrb	r2, [r3, #6]
		macro_period_us =
 80044dc:	887b      	ldrh	r3, [r7, #2]
 80044de:	4611      	mov	r1, r2
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7ff fe8f 	bl	8004204 <VL53L1_calc_macro_period_us>
 80044e6:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
 80044e8:	6979      	ldr	r1, [r7, #20]
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f7ff ff1c 	bl	8004328 <VL53L1_calc_timeout_mclks>
 80044f0:	61b8      	str	r0, [r7, #24]
			VL53L1_calc_timeout_mclks(
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	2bff      	cmp	r3, #255	; 0xff
 80044f6:	d901      	bls.n	80044fc <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 80044f8:	23ff      	movs	r3, #255	; 0xff
 80044fa:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 8004500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004502:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
 8004504:	6979      	ldr	r1, [r7, #20]
 8004506:	68b8      	ldr	r0, [r7, #8]
 8004508:	f7ff ff25 	bl	8004356 <VL53L1_calc_encoded_timeout>
 800450c:	4603      	mov	r3, r0
 800450e:	827b      	strh	r3, [r7, #18]
			VL53L1_calc_encoded_timeout(
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004510:	8a7b      	ldrh	r3, [r7, #18]
 8004512:	0a1b      	lsrs	r3, r3, #8
 8004514:	b29b      	uxth	r3, r3
 8004516:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 8004518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451a:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800451c:	8a7b      	ldrh	r3, [r7, #18]
 800451e:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 8004520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004522:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
 8004524:	6979      	ldr	r1, [r7, #20]
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7ff ff15 	bl	8004356 <VL53L1_calc_encoded_timeout>
 800452c:	4603      	mov	r3, r0
 800452e:	827b      	strh	r3, [r7, #18]
			VL53L1_calc_encoded_timeout(
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004530:	8a7b      	ldrh	r3, [r7, #18]
 8004532:	0a1b      	lsrs	r3, r3, #8
 8004534:	b29b      	uxth	r3, r3
 8004536:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 8004538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800453a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800453c:	8a7b      	ldrh	r3, [r7, #18]
 800453e:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 8004540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004542:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 8004544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004546:	7a5a      	ldrb	r2, [r3, #9]
		macro_period_us =
 8004548:	887b      	ldrh	r3, [r7, #2]
 800454a:	4611      	mov	r1, r2
 800454c:	4618      	mov	r0, r3
 800454e:	f7ff fe59 	bl	8004204 <VL53L1_calc_macro_period_us>
 8004552:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
 8004554:	6979      	ldr	r1, [r7, #20]
 8004556:	68b8      	ldr	r0, [r7, #8]
 8004558:	f7ff fefd 	bl	8004356 <VL53L1_calc_encoded_timeout>
 800455c:	4603      	mov	r3, r0
 800455e:	827b      	strh	r3, [r7, #18]
				VL53L1_calc_encoded_timeout(
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004560:	8a7b      	ldrh	r3, [r7, #18]
 8004562:	0a1b      	lsrs	r3, r3, #8
 8004564:	b29b      	uxth	r3, r3
 8004566:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 8004568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800456a:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800456c:	8a7b      	ldrh	r3, [r7, #18]
 800456e:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 8004570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004572:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 8004574:	6979      	ldr	r1, [r7, #20]
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7ff feed 	bl	8004356 <VL53L1_calc_encoded_timeout>
 800457c:	4603      	mov	r3, r0
 800457e:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004580:	8a7b      	ldrh	r3, [r7, #18]
 8004582:	0a1b      	lsrs	r3, r3, #8
 8004584:	b29b      	uxth	r3, r3
 8004586:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 8004588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800458a:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800458c:	8a7b      	ldrh	r3, [r7, #18]
 800458e:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 8004590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004592:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 8004594:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8004598:	4618      	mov	r0, r3
 800459a:	3720      	adds	r7, #32
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	4603      	mov	r3, r0
 80045a8:	603a      	str	r2, [r7, #0]
 80045aa:	71fb      	strb	r3, [r7, #7]
 80045ac:	460b      	mov	r3, r1
 80045ae:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	2b07      	cmp	r3, #7
 80045b4:	d90a      	bls.n	80045cc <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 80045b6:	79bb      	ldrb	r3, [r7, #6]
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	3b71      	subs	r3, #113	; 0x71
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 80045ca:	e00a      	b.n	80045e2 <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 80045cc:	79bb      	ldrb	r3, [r7, #6]
 80045ce:	f1c3 030f 	rsb	r3, r3, #15
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	b2da      	uxtb	r2, r3
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	4413      	add	r3, r2
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	701a      	strb	r2, [r3, #0]
}
 80045e2:	bf00      	nop
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr

080045ee <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b085      	sub	sp, #20
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	4603      	mov	r3, r0
 80045f6:	60b9      	str	r1, [r7, #8]
 80045f8:	607a      	str	r2, [r7, #4]
 80045fa:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 80045fc:	7bfb      	ldrb	r3, [r7, #15]
 80045fe:	091b      	lsrs	r3, r3, #4
 8004600:	b2da      	uxtb	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 8004606:	7bfb      	ldrb	r3, [r7, #15]
 8004608:	f003 030f 	and.w	r3, r3, #15
 800460c:	b2da      	uxtb	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	701a      	strb	r2, [r3, #0]

}
 8004612:	bf00      	nop
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	4603      	mov	r3, r0
 8004626:	603a      	str	r2, [r7, #0]
 8004628:	71fb      	strb	r3, [r7, #7]
 800462a:	460b      	mov	r3, r1
 800462c:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 800462e:	79bb      	ldrb	r3, [r7, #6]
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	b2da      	uxtb	r2, r3
 8004634:	79fb      	ldrb	r3, [r7, #7]
 8004636:	4413      	add	r3, r2
 8004638:	b2da      	uxtb	r2, r3
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	701a      	strb	r2, [r3, #0]

}
 800463e:	bf00      	nop
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <VL53L1_encode_GPIO_interrupt_config>:
 * Encodes VL53L1_GPIO_interrupt_config_t structure to FW register format
 */

uint8_t	VL53L1_encode_GPIO_interrupt_config(
	VL53L1_GPIO_interrupt_config_t	*pintconf)
{
 800464a:	b480      	push	{r7}
 800464c:	b085      	sub	sp, #20
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
	uint8_t system__interrupt_config;

	system__interrupt_config = pintconf->intr_mode_distance;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	73fb      	strb	r3, [r7, #15]
	system__interrupt_config |= ((pintconf->intr_mode_rate) << 2);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	785b      	ldrb	r3, [r3, #1]
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	b25a      	sxtb	r2, r3
 8004660:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004664:	4313      	orrs	r3, r2
 8004666:	b25b      	sxtb	r3, r3
 8004668:	73fb      	strb	r3, [r7, #15]
	system__interrupt_config |= ((pintconf->intr_new_measure_ready) << 5);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	789b      	ldrb	r3, [r3, #2]
 800466e:	015b      	lsls	r3, r3, #5
 8004670:	b25a      	sxtb	r2, r3
 8004672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004676:	4313      	orrs	r3, r2
 8004678:	b25b      	sxtb	r3, r3
 800467a:	73fb      	strb	r3, [r7, #15]
	system__interrupt_config |= ((pintconf->intr_no_target) << 6);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	78db      	ldrb	r3, [r3, #3]
 8004680:	019b      	lsls	r3, r3, #6
 8004682:	b25a      	sxtb	r2, r3
 8004684:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004688:	4313      	orrs	r3, r2
 800468a:	b25b      	sxtb	r3, r3
 800468c:	73fb      	strb	r3, [r7, #15]
	system__interrupt_config |= ((pintconf->intr_combined_mode) << 7);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	791b      	ldrb	r3, [r3, #4]
 8004692:	01db      	lsls	r3, r3, #7
 8004694:	b25a      	sxtb	r2, r3
 8004696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800469a:	4313      	orrs	r3, r2
 800469c:	b25b      	sxtb	r3, r3
 800469e:	73fb      	strb	r3, [r7, #15]

	return system__interrupt_config;
 80046a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3714      	adds	r7, #20
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <VL53L1_decode_GPIO_interrupt_config>:
 * Decodes FW register to VL53L1_GPIO_interrupt_config_t structure
 */

VL53L1_GPIO_interrupt_config_t VL53L1_decode_GPIO_interrupt_config(
	uint8_t		system__interrupt_config)
{
 80046ae:	b490      	push	{r4, r7}
 80046b0:	b086      	sub	sp, #24
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	460b      	mov	r3, r1
 80046b8:	70fb      	strb	r3, [r7, #3]
	VL53L1_GPIO_interrupt_config_t	intconf;

	intconf.intr_mode_distance = system__interrupt_config & 0x03;
 80046ba:	78fb      	ldrb	r3, [r7, #3]
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	723b      	strb	r3, [r7, #8]
	intconf.intr_mode_rate = (system__interrupt_config >> 2) & 0x03;
 80046c4:	78fb      	ldrb	r3, [r7, #3]
 80046c6:	089b      	lsrs	r3, r3, #2
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	727b      	strb	r3, [r7, #9]
	intconf.intr_new_measure_ready = (system__interrupt_config >> 5) & 0x01;
 80046d2:	78fb      	ldrb	r3, [r7, #3]
 80046d4:	095b      	lsrs	r3, r3, #5
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	72bb      	strb	r3, [r7, #10]
	intconf.intr_no_target = (system__interrupt_config >> 6) & 0x01;
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	099b      	lsrs	r3, r3, #6
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	72fb      	strb	r3, [r7, #11]
	intconf.intr_combined_mode = (system__interrupt_config >> 7) & 0x01;
 80046ee:	78fb      	ldrb	r3, [r7, #3]
 80046f0:	09db      	lsrs	r3, r3, #7
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	733b      	strb	r3, [r7, #12]

	/* set some default values */
	intconf.threshold_rate_low = 0;
 80046f6:	2300      	movs	r3, #0
 80046f8:	82bb      	strh	r3, [r7, #20]
	intconf.threshold_rate_high = 0;
 80046fa:	2300      	movs	r3, #0
 80046fc:	827b      	strh	r3, [r7, #18]
	intconf.threshold_distance_low = 0;
 80046fe:	2300      	movs	r3, #0
 8004700:	823b      	strh	r3, [r7, #16]
	intconf.threshold_distance_high = 0;
 8004702:	2300      	movs	r3, #0
 8004704:	81fb      	strh	r3, [r7, #14]

	return intconf;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	461c      	mov	r4, r3
 800470a:	f107 0308 	add.w	r3, r7, #8
 800470e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004710:	6020      	str	r0, [r4, #0]
 8004712:	6061      	str	r1, [r4, #4]
 8004714:	60a2      	str	r2, [r4, #8]
 8004716:	881b      	ldrh	r3, [r3, #0]
 8004718:	81a3      	strh	r3, [r4, #12]
}
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	3718      	adds	r7, #24
 800471e:	46bd      	mov	sp, r7
 8004720:	bc90      	pop	{r4, r7}
 8004722:	4770      	bx	lr

08004724 <VL53L1_set_GPIO_distance_threshold>:

VL53L1_Error VL53L1_set_GPIO_distance_threshold(
	VL53L1_DEV                      Dev,
	uint16_t			threshold_high,
	uint16_t			threshold_low)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	460b      	mov	r3, r1
 800472e:	807b      	strh	r3, [r7, #2]
 8004730:	4613      	mov	r3, r2
 8004732:	803b      	strh	r3, [r7, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004734:	2300      	movs	r3, #0
 8004736:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->dyn_cfg.system__thresh_high = threshold_high;
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	887a      	ldrh	r2, [r7, #2]
 8004740:	f8a3 21b6 	strh.w	r2, [r3, #438]	; 0x1b6
	pdev->dyn_cfg.system__thresh_low = threshold_low;
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	883a      	ldrh	r2, [r7, #0]
 8004748:	f8a3 21b8 	strh.w	r2, [r3, #440]	; 0x1b8

	LOG_FUNCTION_END(status);
	return status;
 800474c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <VL53L1_set_GPIO_rate_threshold>:

VL53L1_Error VL53L1_set_GPIO_rate_threshold(
	VL53L1_DEV                      Dev,
	uint16_t			threshold_high,
	uint16_t			threshold_low)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	460b      	mov	r3, r1
 8004766:	807b      	strh	r3, [r7, #2]
 8004768:	4613      	mov	r3, r2
 800476a:	803b      	strh	r3, [r7, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800476c:	2300      	movs	r3, #0
 800476e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->gen_cfg.system__thresh_rate_high = threshold_high;
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	887a      	ldrh	r2, [r7, #2]
 8004778:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190
	pdev->gen_cfg.system__thresh_rate_low = threshold_low;
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	883a      	ldrh	r2, [r7, #0]
 8004780:	f8a3 2192 	strh.w	r2, [r3, #402]	; 0x192

	LOG_FUNCTION_END(status);
	return status;
 8004784:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <VL53L1_set_GPIO_thresholds_from_struct>:
 */

VL53L1_Error VL53L1_set_GPIO_thresholds_from_struct(
	VL53L1_DEV                      Dev,
	VL53L1_GPIO_interrupt_config_t *pintconf)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800479e:	2300      	movs	r3, #0
 80047a0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_GPIO_distance_threshold(
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	88d9      	ldrh	r1, [r3, #6]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	891b      	ldrh	r3, [r3, #8]
 80047aa:	461a      	mov	r2, r3
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f7ff ffb9 	bl	8004724 <VL53L1_set_GPIO_distance_threshold>
 80047b2:	4603      	mov	r3, r0
 80047b4:	73fb      	strb	r3, [r7, #15]
			Dev,
			pintconf->threshold_distance_high,
			pintconf->threshold_distance_low);

	if (status == VL53L1_ERROR_NONE) {
 80047b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d109      	bne.n	80047d2 <VL53L1_set_GPIO_thresholds_from_struct+0x3e>
		status =
			VL53L1_set_GPIO_rate_threshold(
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	8959      	ldrh	r1, [r3, #10]
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	899b      	ldrh	r3, [r3, #12]
		status =
 80047c6:	461a      	mov	r2, r3
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f7ff ffc7 	bl	800475c <VL53L1_set_GPIO_rate_threshold>
 80047ce:	4603      	mov	r3, r0
 80047d0:	73fb      	strb	r3, [r7, #15]
				pintconf->threshold_rate_high,
				pintconf->threshold_rate_low);
	}

	LOG_FUNCTION_END(status);
	return status;
 80047d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 80047de:	b480      	push	{r7}
 80047e0:	b085      	sub	sp, #20
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80047e6:	2300      	movs	r3, #0
 80047e8:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2203      	movs	r2, #3
 80047f2:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2200      	movs	r2, #0
 800482a:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2200      	movs	r2, #0
 8004832:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 8004836:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800483a:	4618      	mov	r0, r3
 800483c:	3714      	adds	r7, #20
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <VL53L1_low_power_auto_data_stop_range>:

VL53L1_Error VL53L1_low_power_auto_data_stop_range(
	VL53L1_DEV                          Dev
	)
{
 8004846:	b480      	push	{r7}
 8004848:	b085      	sub	sp, #20
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
	/*
	 * Range has been paused but may continue later
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800484e:	2300      	movs	r3, #0
 8004850:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	60bb      	str	r3, [r7, #8]
	LOG_FUNCTION_START("");

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	pdev->low_power_auto_data.low_power_auto_range_count = 0xFF;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	22ff      	movs	r2, #255	; 0xff
 800485a:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6

	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2200      	movs	r2, #0
 800486a:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	2200      	movs	r2, #0
 8004872:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	/* restore vhv configs */
	if (pdev->low_power_auto_data.saved_vhv_init != 0)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	f893 32e8 	ldrb.w	r3, [r3, #744]	; 0x2e8
 800487c:	2b00      	cmp	r3, #0
 800487e:	d005      	beq.n	800488c <VL53L1_low_power_auto_data_stop_range+0x46>
		pdev->stat_nvm.vhv_config__init =
			pdev->low_power_auto_data.saved_vhv_init;
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	f893 22e8 	ldrb.w	r2, [r3, #744]	; 0x2e8
		pdev->stat_nvm.vhv_config__init =
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	if (pdev->low_power_auto_data.saved_vhv_timeout != 0)
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	f893 32e9 	ldrb.w	r3, [r3, #745]	; 0x2e9
 8004892:	2b00      	cmp	r3, #0
 8004894:	d005      	beq.n	80048a2 <VL53L1_low_power_auto_data_stop_range+0x5c>
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			pdev->low_power_auto_data.saved_vhv_timeout;
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	f893 22e9 	ldrb.w	r2, [r3, #745]	; 0x2e9
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	/* remove phasecal override */
	pdev->gen_cfg.phasecal_config__override = 0x00;
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d

	LOG_FUNCTION_END(status);

	return status;
 80048aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b087      	sub	sp, #28
 80048be:	af00      	add	r7, sp, #0
 80048c0:	60f8      	str	r0, [r7, #12]
 80048c2:	60b9      	str	r1, [r7, #8]
 80048c4:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80048c6:	2300      	movs	r3, #0
 80048c8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	228b      	movs	r2, #139	; 0x8b
 80048da:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM1_EN | \*/
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	/* Set DSS to manual/expected SPADs */
	pgeneral->dss_config__manual_effective_spads_select = 200 << 8;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f44f 4248 	mov.w	r2, #51200	; 0xc800
 80048e2:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__roi_mode_control =
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2202      	movs	r2, #2
 80048e8:	729a      	strb	r2, [r3, #10]
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

	LOG_FUNCTION_END(status);

	return status;
 80048ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	371c      	adds	r7, #28
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 80048fa:	b480      	push	{r7}
 80048fc:	b085      	sub	sp, #20
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004906:	2300      	movs	r3, #0
 8004908:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 8004928:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800492c:	b2da      	uxtb	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800493a:	f003 0303 	and.w	r3, r3, #3
 800493e:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800494a:	4413      	add	r3, r2
 800494c:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 8004974:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8004978:	4618      	mov	r0, r3
 800497a:	3714      	adds	r7, #20
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <VL53L1_low_power_auto_update_DSS>:

VL53L1_Error VL53L1_low_power_auto_update_DSS(
	VL53L1_DEV        Dev)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]

	/*
	 * Do a DSS calculation and update manual config
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004990:	2300      	movs	r3, #0
 8004992:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Calc total rate per spad */

	/* 9.7 format */
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f8b3 31de 	ldrh.w	r3, [r3, #478]	; 0x1de
 800499a:	461a      	mov	r2, r3
		pdev->sys_results.result__ambient_count_rate_mcps_sd0;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f8b3 31d6 	ldrh.w	r3, [r3, #470]	; 0x1d6
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 80049a2:	4413      	add	r3, r2
 80049a4:	613b      	str	r3, [r7, #16]

	/* clip to 16 bits */
	if (utemp32a > 0xFFFF)
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049ac:	d302      	bcc.n	80049b4 <VL53L1_low_power_auto_update_DSS+0x30>
		utemp32a = 0xFFFF;
 80049ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80049b2:	613b      	str	r3, [r7, #16]

	/* shift up to take advantage of 32 bits */
	/* 9.23 format */
	utemp32a = utemp32a << 16;
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	041b      	lsls	r3, r3, #16
 80049b8:	613b      	str	r3, [r7, #16]

	/* check SPAD count */
	if (pdev->sys_results.result__dss_actual_effective_spads_sd0 == 0)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f8b3 31d2 	ldrh.w	r3, [r3, #466]	; 0x1d2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d102      	bne.n	80049ca <VL53L1_low_power_auto_update_DSS+0x46>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80049c4:	23f1      	movs	r3, #241	; 0xf1
 80049c6:	75fb      	strb	r3, [r7, #23]
 80049c8:	e035      	b.n	8004a36 <VL53L1_low_power_auto_update_DSS+0xb2>
	else {
		/* format 17.15 */
		utemp32a = utemp32a /
			pdev->sys_results.result__dss_actual_effective_spads_sd0;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f8b3 31d2 	ldrh.w	r3, [r3, #466]	; 0x1d2
 80049d0:	461a      	mov	r2, r3
		utemp32a = utemp32a /
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80049d8:	613b      	str	r3, [r7, #16]
		/* save intermediate result */
		pdev->low_power_auto_data.dss__total_rate_per_spad_mcps =
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
			utemp32a;

		/* get the target rate and shift up by 16
		 * format 9.23 */
		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 80049e8:	041b      	lsls	r3, r3, #16
 80049ea:	613b      	str	r3, [r7, #16]
			16;

		/* check for divide by zero */
		if (pdev->low_power_auto_data.dss__total_rate_per_spad_mcps == 0)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d102      	bne.n	80049fc <VL53L1_low_power_auto_update_DSS+0x78>
			status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80049f6:	23f1      	movs	r3, #241	; 0xf1
 80049f8:	75fb      	strb	r3, [r7, #23]
 80049fa:	e01c      	b.n	8004a36 <VL53L1_low_power_auto_update_DSS+0xb2>
		else {
			/* divide by rate per spad
			 * format 24.8 */
			utemp32a = utemp32a /
				pdev->low_power_auto_data.dss__total_rate_per_spad_mcps;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
			utemp32a = utemp32a /
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a08:	613b      	str	r3, [r7, #16]

			/* clip to 16 bit */
			if (utemp32a > 0xFFFF)
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a10:	d302      	bcc.n	8004a18 <VL53L1_low_power_auto_update_DSS+0x94>
				utemp32a = 0xFFFF;
 8004a12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004a16:	613b      	str	r3, [r7, #16]

			/* save result in low power auto data */
			pdev->low_power_auto_data.dss__required_spads =
				(uint16_t)utemp32a;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	b29a      	uxth	r2, r3
			pdev->low_power_auto_data.dss__required_spads =
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

			/* override DSS config */
			pdev->gen_cfg.dss_config__manual_effective_spads_select =
				pdev->low_power_auto_data.dss__required_spads;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f8b3 22f0 	ldrh.w	r2, [r3, #752]	; 0x2f0
			pdev->gen_cfg.dss_config__manual_effective_spads_select =
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
			pdev->gen_cfg.dss_config__roi_mode_control =
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2202      	movs	r2, #2
 8004a32:	f883 218e 	strb.w	r2, [r3, #398]	; 0x18e
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;
		}

	}

	if (status == VL53L1_ERROR_DIVISION_BY_ZERO) {
 8004a36:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a3a:	f113 0f0f 	cmn.w	r3, #15
 8004a3e:	d110      	bne.n	8004a62 <VL53L1_low_power_auto_update_DSS+0xde>
		/* We want to gracefully set a spad target, not just exit with
		* an error */

		/* set target to mid point */
		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004a46:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

		/* override DSS config */
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
		pdev->low_power_auto_data.dss__required_spads;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f8b3 22f0 	ldrh.w	r2, [r3, #752]	; 0x2f0
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
		pdev->gen_cfg.dss_config__roi_mode_control =
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2202      	movs	r2, #2
 8004a5a:	f883 218e 	strb.w	r2, [r3, #398]	; 0x18e
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		/* reset error */
		status = VL53L1_ERROR_NONE;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(status);

	return status;
 8004a62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b085      	sub	sp, #20
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	4603      	mov	r3, r0
 8004a7a:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 8004a80:	88fb      	ldrh	r3, [r7, #6]
 8004a82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004a86:	fb92 f3f3 	sdiv	r3, r2, r3
 8004a8a:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b085      	sub	sp, #20
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8004aa8:	79fb      	ldrb	r3, [r7, #7]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
 8004acc:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 8004ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	da10      	bge.n	8004af8 <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	3308      	adds	r3, #8
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 8004aea:	7bfb      	ldrb	r3, [r7, #15]
 8004aec:	3b80      	subs	r3, #128	; 0x80
 8004aee:	10db      	asrs	r3, r3, #3
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 8004af6:	e00c      	b.n	8004b12 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	f003 0307 	and.w	r3, r3, #7
 8004afe:	b2da      	uxtb	r2, r3
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8004b0a:	10db      	asrs	r3, r3, #3
 8004b0c:	b2da      	uxtb	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	701a      	strb	r2, [r3, #0]
}
 8004b12:	bf00      	nop
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b086      	sub	sp, #24
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	60f8      	str	r0, [r7, #12]
 8004b26:	460b      	mov	r3, r1
 8004b28:	607a      	str	r2, [r7, #4]
 8004b2a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004b30:	897b      	ldrh	r3, [r7, #10]
 8004b32:	2b0a      	cmp	r3, #10
 8004b34:	d802      	bhi.n	8004b3c <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004b36:	f06f 0309 	mvn.w	r3, #9
 8004b3a:	e047      	b.n	8004bcc <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b44:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	7852      	ldrb	r2, [r2, #1]
 8004b52:	f002 020f 	and.w	r2, r2, #15
 8004b56:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8004b58:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	7892      	ldrb	r2, [r2, #2]
 8004b62:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b66:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8004b68:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	78d2      	ldrb	r2, [r2, #3]
 8004b72:	f002 0203 	and.w	r2, r2, #3
 8004b76:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8004b78:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	7912      	ldrb	r2, [r2, #4]
 8004b82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b86:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8004b88:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	88d8      	ldrh	r0, [r3, #6]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	3305      	adds	r3, #5
 8004b92:	461a      	mov	r2, r3
 8004b94:	2102      	movs	r1, #2
 8004b96:	f7ff fa2c 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8004ba2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 8004bac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	7a92      	ldrb	r2, [r2, #10]
 8004bb6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8004bba:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8004bbc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 8004bc6:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8004bc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3718      	adds	r7, #24
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
 8004be0:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004be2:	2300      	movs	r3, #0
 8004be4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004be6:	89fb      	ldrh	r3, [r7, #14]
 8004be8:	2b0a      	cmp	r3, #10
 8004bea:	d802      	bhi.n	8004bf2 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004bec:	f06f 0309 	mvn.w	r3, #9
 8004bf0:	e046      	b.n	8004c80 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bfa:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	3301      	adds	r3, #1
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	3302      	adds	r3, #2
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c1a:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	3303      	adds	r3, #3
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	f003 0303 	and.w	r3, r3, #3
 8004c2a:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	3304      	adds	r3, #4
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c3a:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	3305      	adds	r3, #5
 8004c44:	4619      	mov	r1, r3
 8004c46:	2002      	movs	r0, #2
 8004c48:	f7ff f9fd 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	79da      	ldrb	r2, [r3, #7]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	7a1a      	ldrb	r2, [r3, #8]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	3309      	adds	r3, #9
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c6e:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	7a9a      	ldrb	r2, [r3, #10]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 8004c7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3718      	adds	r7, #24
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004c92:	2300      	movs	r3, #0
 8004c94:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8004c96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d108      	bne.n	8004cb0 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 8004c9e:	f107 020c 	add.w	r2, r7, #12
 8004ca2:	230b      	movs	r3, #11
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f001 f91e 	bl	8005ee8 <VL53L1_ReadMulti>
 8004cac:	4603      	mov	r3, r0
 8004cae:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8004cb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d108      	bne.n	8004cca <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 8004cb8:	f107 030c 	add.w	r3, r7, #12
 8004cbc:	683a      	ldr	r2, [r7, #0]
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	200b      	movs	r0, #11
 8004cc2:	f7ff ff87 	bl	8004bd4 <VL53L1_i2c_decode_static_nvm_managed>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8004cca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b086      	sub	sp, #24
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	460b      	mov	r3, r1
 8004ce0:	607a      	str	r2, [r7, #4]
 8004ce2:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004ce8:	897b      	ldrh	r3, [r7, #10]
 8004cea:	2b16      	cmp	r3, #22
 8004cec:	d802      	bhi.n	8004cf4 <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004cee:	f06f 0309 	mvn.w	r3, #9
 8004cf2:	e076      	b.n	8004de2 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8004d04:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8004d0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8004d18:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8004d22:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	7952      	ldrb	r2, [r2, #5]
 8004d2c:	f002 020f 	and.w	r2, r2, #15
 8004d30:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8004d32:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 8004d3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	79d2      	ldrb	r2, [r2, #7]
 8004d46:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8004d4a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8004d4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	7a12      	ldrb	r2, [r2, #8]
 8004d56:	f002 0203 	and.w	r2, r2, #3
 8004d5a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 8004d5c:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8958      	ldrh	r0, [r3, #10]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	3309      	adds	r3, #9
 8004d66:	461a      	mov	r2, r3
 8004d68:	2102      	movs	r1, #2
 8004d6a:	f7ff f942 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	330b      	adds	r3, #11
 8004d78:	461a      	mov	r2, r3
 8004d7a:	2102      	movs	r1, #2
 8004d7c:	f7ff f983 	bl	8004086 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	330d      	adds	r3, #13
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	2102      	movs	r1, #2
 8004d8e:	f7ff f97a 	bl	8004086 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8a18      	ldrh	r0, [r3, #16]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	330f      	adds	r3, #15
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	2102      	movs	r1, #2
 8004d9e:	f7ff f928 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 8004da8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004dac:	b218      	sxth	r0, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3311      	adds	r3, #17
 8004db2:	461a      	mov	r2, r3
 8004db4:	2102      	movs	r1, #2
 8004db6:	f7ff f966 	bl	8004086 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3313      	adds	r3, #19
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	2102      	movs	r1, #2
 8004dc8:	f7ff f95d 	bl	8004086 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	3315      	adds	r3, #21
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	2102      	movs	r1, #2
 8004dda:	f7ff f954 	bl	8004086 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 8004dde:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3718      	adds	r7, #24
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b086      	sub	sp, #24
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	4603      	mov	r3, r0
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	607a      	str	r2, [r7, #4]
 8004df6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004dfc:	89fb      	ldrh	r3, [r7, #14]
 8004dfe:	2b16      	cmp	r3, #22
 8004e00:	d802      	bhi.n	8004e08 <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004e02:	f06f 0309 	mvn.w	r3, #9
 8004e06:	e079      	b.n	8004efc <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	785a      	ldrb	r2, [r3, #1]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	789a      	ldrb	r2, [r3, #2]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	78da      	ldrb	r2, [r3, #3]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	791a      	ldrb	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	3305      	adds	r3, #5
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	f003 030f 	and.w	r3, r3, #15
 8004e3a:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	799a      	ldrb	r2, [r3, #6]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	3307      	adds	r3, #7
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e52:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	3308      	adds	r3, #8
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	f003 0303 	and.w	r3, r3, #3
 8004e62:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	3309      	adds	r3, #9
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	2002      	movs	r0, #2
 8004e70:	f7ff f8e9 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8004e74:	4603      	mov	r3, r0
 8004e76:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	330b      	adds	r3, #11
 8004e80:	4619      	mov	r1, r3
 8004e82:	2002      	movs	r0, #2
 8004e84:	f7ff f92a 	bl	80040dc <VL53L1_i2c_decode_int16_t>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	330d      	adds	r3, #13
 8004e94:	4619      	mov	r1, r3
 8004e96:	2002      	movs	r0, #2
 8004e98:	f7ff f920 	bl	80040dc <VL53L1_i2c_decode_int16_t>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	330f      	adds	r3, #15
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	2002      	movs	r0, #2
 8004eac:	f7ff f8cb 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	3311      	adds	r3, #17
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	2002      	movs	r0, #2
 8004ec0:	f7ff f90c 	bl	80040dc <VL53L1_i2c_decode_int16_t>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004eca:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	3313      	adds	r3, #19
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	2002      	movs	r0, #2
 8004ed8:	f7ff f900 	bl	80040dc <VL53L1_i2c_decode_int16_t>
 8004edc:	4603      	mov	r3, r0
 8004ede:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	3315      	adds	r3, #21
 8004ee8:	4619      	mov	r1, r3
 8004eea:	2002      	movs	r0, #2
 8004eec:	f7ff f8f6 	bl	80040dc <VL53L1_i2c_decode_int16_t>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 8004ef8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b088      	sub	sp, #32
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8004f12:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d108      	bne.n	8004f2c <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 8004f1a:	f107 0208 	add.w	r2, r7, #8
 8004f1e:	2317      	movs	r3, #23
 8004f20:	210d      	movs	r1, #13
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f000 ffe0 	bl	8005ee8 <VL53L1_ReadMulti>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8004f2c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d108      	bne.n	8004f46 <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 8004f34:	f107 0308 	add.w	r3, r7, #8
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	2017      	movs	r0, #23
 8004f3e:	f7ff ff54 	bl	8004dea <VL53L1_i2c_decode_customer_nvm_managed>
 8004f42:	4603      	mov	r3, r0
 8004f44:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8004f46:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3720      	adds	r7, #32
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b086      	sub	sp, #24
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	60f8      	str	r0, [r7, #12]
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	607a      	str	r2, [r7, #4]
 8004f5e:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004f60:	2300      	movs	r3, #0
 8004f62:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004f64:	897b      	ldrh	r3, [r7, #10]
 8004f66:	2b1f      	cmp	r3, #31
 8004f68:	d802      	bhi.n	8004f70 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004f6a:	f06f 0309 	mvn.w	r3, #9
 8004f6e:	e0cf      	b.n	8005110 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	881b      	ldrh	r3, [r3, #0]
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	2102      	movs	r1, #2
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff f83a 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	7892      	ldrb	r2, [r2, #2]
 8004f86:	f002 0201 	and.w	r2, r2, #1
 8004f8a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8004f8c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	78d2      	ldrb	r2, [r2, #3]
 8004f96:	f002 020f 	and.w	r2, r2, #15
 8004f9a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8004f9c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	7912      	ldrb	r2, [r2, #4]
 8004fa6:	f002 020f 	and.w	r2, r2, #15
 8004faa:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8004fac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	7952      	ldrb	r2, [r2, #5]
 8004fb6:	f002 021f 	and.w	r2, r2, #31
 8004fba:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8004fbc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	7992      	ldrb	r2, [r2, #6]
 8004fc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004fca:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8004fcc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	79d2      	ldrb	r2, [r2, #7]
 8004fd6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004fda:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8004fdc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	7a12      	ldrb	r2, [r2, #8]
 8004fe6:	f002 0201 	and.w	r2, r2, #1
 8004fea:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 8004fec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 8004ff6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	7a92      	ldrb	r2, [r2, #10]
 8005000:	f002 0201 	and.w	r2, r2, #1
 8005004:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8005006:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	7ad2      	ldrb	r2, [r2, #11]
 8005010:	f002 0203 	and.w	r2, r2, #3
 8005014:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8005016:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	7b12      	ldrb	r2, [r2, #12]
 8005020:	f002 021f 	and.w	r2, r2, #31
 8005024:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8005026:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	7b52      	ldrb	r2, [r2, #13]
 8005030:	f002 0203 	and.w	r2, r2, #3
 8005034:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8005036:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	7b92      	ldrb	r2, [r2, #14]
 8005040:	f002 0203 	and.w	r2, r2, #3
 8005044:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 8005046:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	7bd2      	ldrb	r2, [r2, #15]
 8005050:	f002 0207 	and.w	r2, r2, #7
 8005054:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 8005056:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	7c12      	ldrb	r2, [r2, #16]
 8005060:	f002 021f 	and.w	r2, r2, #31
 8005064:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 8005066:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	7c52      	ldrb	r2, [r2, #17]
 8005070:	f002 0201 	and.w	r2, r2, #1
 8005074:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8005076:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8005080:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800508a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8005094:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800509e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 80050a8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 80050b2:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8b18      	ldrh	r0, [r3, #24]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	3318      	adds	r3, #24
 80050bc:	461a      	mov	r2, r3
 80050be:	2102      	movs	r1, #2
 80050c0:	f7fe ff97 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 80050cc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 80050d6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	7f12      	ldrb	r2, [r2, #28]
 80050e0:	f002 020f 	and.w	r2, r2, #15
 80050e4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 80050e6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 80050f0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	7f92      	ldrb	r2, [r2, #30]
 80050fa:	f002 020f 	and.w	r2, r2, #15
 80050fe:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 8005100:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800510a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800510c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	460b      	mov	r3, r1
 8005122:	607a      	str	r2, [r7, #4]
 8005124:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005126:	2300      	movs	r3, #0
 8005128:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 800512a:	897b      	ldrh	r3, [r7, #10]
 800512c:	2b15      	cmp	r3, #21
 800512e:	d802      	bhi.n	8005136 <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005130:	f06f 0309 	mvn.w	r3, #9
 8005134:	e070      	b.n	8005218 <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8005146:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8005150:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	78d2      	ldrb	r2, [r2, #3]
 800515a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800515e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8005160:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 8005166:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800516a:	b298      	uxth	r0, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3304      	adds	r3, #4
 8005170:	461a      	mov	r2, r3
 8005172:	2102      	movs	r1, #2
 8005174:	f7fe ff3d 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	7992      	ldrb	r2, [r2, #6]
 8005180:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005184:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8005186:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 8005190:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800519a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	7a52      	ldrb	r2, [r2, #9]
 80051a4:	f002 0201 	and.w	r2, r2, #1
 80051a8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 80051aa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	7a92      	ldrb	r2, [r2, #10]
 80051b4:	f002 0207 	and.w	r2, r2, #7
 80051b8:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 80051ba:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8998      	ldrh	r0, [r3, #12]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	330c      	adds	r3, #12
 80051c4:	461a      	mov	r2, r3
 80051c6:	2102      	movs	r1, #2
 80051c8:	f7fe ff13 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	89d8      	ldrh	r0, [r3, #14]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	330e      	adds	r3, #14
 80051d4:	461a      	mov	r2, r3
 80051d6:	2102      	movs	r1, #2
 80051d8:	f7fe ff0b 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8a18      	ldrh	r0, [r3, #16]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	3310      	adds	r3, #16
 80051e4:	461a      	mov	r2, r3
 80051e6:	2102      	movs	r1, #2
 80051e8:	f7fe ff03 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 80051f4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 80051fe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8005208:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8005212:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8005214:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005218:	4618      	mov	r0, r3
 800521a:	3718      	adds	r7, #24
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	460b      	mov	r3, r1
 800522a:	607a      	str	r2, [r7, #4]
 800522c:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800522e:	2300      	movs	r3, #0
 8005230:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 8005232:	897b      	ldrh	r3, [r7, #10]
 8005234:	2b16      	cmp	r3, #22
 8005236:	d802      	bhi.n	800523e <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005238:	f06f 0309 	mvn.w	r3, #9
 800523c:	e06e      	b.n	800531c <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8005254:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	7892      	ldrb	r2, [r2, #2]
 800525e:	f002 020f 	and.w	r2, r2, #15
 8005262:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8005264:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800526e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8005274:	68fa      	ldr	r2, [r7, #12]
 8005276:	7912      	ldrb	r2, [r2, #4]
 8005278:	f002 020f 	and.w	r2, r2, #15
 800527c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800527e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 8005288:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	7992      	ldrb	r2, [r2, #6]
 8005292:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005296:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8005298:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	79d2      	ldrb	r2, [r2, #7]
 80052a2:	f002 020f 	and.w	r2, r2, #15
 80052a6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 80052a8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 80052b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	7a52      	ldrb	r2, [r2, #9]
 80052bc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80052c0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 80052c2:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8958      	ldrh	r0, [r3, #10]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	330a      	adds	r3, #10
 80052cc:	461a      	mov	r2, r3
 80052ce:	2102      	movs	r1, #2
 80052d0:	f7fe fe8f 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8998      	ldrh	r0, [r3, #12]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	330c      	adds	r3, #12
 80052dc:	461a      	mov	r2, r3
 80052de:	2102      	movs	r1, #2
 80052e0:	f7fe fe87 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 80052ec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 80052f6:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6918      	ldr	r0, [r3, #16]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3312      	adds	r3, #18
 8005300:	461a      	mov	r2, r3
 8005302:	2104      	movs	r1, #4
 8005304:	f7fe ff13 	bl	800412e <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	7d12      	ldrb	r2, [r2, #20]
 8005310:	f002 0201 	and.w	r2, r2, #1
 8005314:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 8005316:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8005318:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800531c:	4618      	mov	r0, r3
 800531e:	3718      	adds	r7, #24
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	460b      	mov	r3, r1
 800532e:	607a      	str	r2, [r7, #4]
 8005330:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005332:	2300      	movs	r3, #0
 8005334:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8005336:	897b      	ldrh	r3, [r7, #10]
 8005338:	2b11      	cmp	r3, #17
 800533a:	d802      	bhi.n	8005342 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800533c:	f06f 0309 	mvn.w	r3, #9
 8005340:	e071      	b.n	8005426 <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8858      	ldrh	r0, [r3, #2]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3301      	adds	r3, #1
 8005358:	461a      	mov	r2, r3
 800535a:	2102      	movs	r1, #2
 800535c:	f7fe fe49 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8898      	ldrh	r0, [r3, #4]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3303      	adds	r3, #3
 8005368:	461a      	mov	r2, r3
 800536a:	2102      	movs	r1, #2
 800536c:	f7fe fe41 	bl	8003ff2 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	7992      	ldrb	r2, [r2, #6]
 8005378:	f002 0201 	and.w	r2, r2, #1
 800537c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800537e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	79d2      	ldrb	r2, [r2, #7]
 8005388:	f002 0207 	and.w	r2, r2, #7
 800538c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800538e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8005398:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 80053a2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	7a92      	ldrb	r2, [r2, #10]
 80053ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80053b0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 80053b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	7ad2      	ldrb	r2, [r2, #11]
 80053bc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80053c0:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 80053c2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	7b12      	ldrb	r2, [r2, #12]
 80053cc:	f002 0203 	and.w	r2, r2, #3
 80053d0:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 80053d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	7b52      	ldrb	r2, [r2, #13]
 80053dc:	f002 0203 	and.w	r2, r2, #3
 80053e0:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 80053e2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	7b92      	ldrb	r2, [r2, #14]
 80053ec:	f002 020f 	and.w	r2, r2, #15
 80053f0:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 80053f2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 80053fc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 8005406:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 8005410:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	7c92      	ldrb	r2, [r2, #18]
 800541a:	f002 0203 	and.w	r2, r2, #3
 800541e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8005420:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8005422:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800542e:	b480      	push	{r7}
 8005430:	b087      	sub	sp, #28
 8005432:	af00      	add	r7, sp, #0
 8005434:	60f8      	str	r0, [r7, #12]
 8005436:	460b      	mov	r3, r1
 8005438:	607a      	str	r2, [r7, #4]
 800543a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800543c:	2300      	movs	r3, #0
 800543e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 8005440:	897b      	ldrh	r3, [r7, #10]
 8005442:	2b04      	cmp	r3, #4
 8005444:	d802      	bhi.n	800544c <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005446:	f06f 0309 	mvn.w	r3, #9
 800544a:	e025      	b.n	8005498 <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	7852      	ldrb	r2, [r2, #1]
 8005462:	f002 0201 	and.w	r2, r2, #1
 8005466:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8005468:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	7892      	ldrb	r2, [r2, #2]
 8005472:	f002 0201 	and.w	r2, r2, #1
 8005476:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8005478:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	78d2      	ldrb	r2, [r2, #3]
 8005482:	f002 0203 	and.w	r2, r2, #3
 8005486:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8005488:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8005492:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8005494:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005498:	4618      	mov	r0, r3
 800549a:	371c      	adds	r7, #28
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <VL53L1_set_system_control>:


VL53L1_Error VL53L1_set_system_control(
	VL53L1_DEV                 Dev,
	VL53L1_system_control_t   *pdata)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
	/**
	 * Serialises and sends the contents of VL53L1_system_control_t
	 * data structure to the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80054ae:	2300      	movs	r3, #0
 80054b0:	73fb      	strb	r3, [r7, #15]
	uint8_t comms_buffer[VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80054b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d108      	bne.n	80054cc <VL53L1_set_system_control+0x28>
		status = VL53L1_i2c_encode_system_control(
 80054ba:	f107 0308 	add.w	r3, r7, #8
 80054be:	461a      	mov	r2, r3
 80054c0:	2105      	movs	r1, #5
 80054c2:	6838      	ldr	r0, [r7, #0]
 80054c4:	f7ff ffb3 	bl	800542e <VL53L1_i2c_encode_system_control>
 80054c8:	4603      	mov	r3, r0
 80054ca:	73fb      	strb	r3, [r7, #15]
			pdata,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
			comms_buffer);

	if (status == VL53L1_ERROR_NONE)
 80054cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d108      	bne.n	80054e6 <VL53L1_set_system_control+0x42>
		status = VL53L1_WriteMulti(
 80054d4:	f107 0208 	add.w	r2, r7, #8
 80054d8:	2305      	movs	r3, #5
 80054da:	2183      	movs	r1, #131	; 0x83
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 fccd 	bl	8005e7c <VL53L1_WriteMulti>
 80054e2:	4603      	mov	r3, r0
 80054e4:	73fb      	strb	r3, [r7, #15]
			comms_buffer,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES);

	LOG_FUNCTION_END(status);

	return status;
 80054e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b086      	sub	sp, #24
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	4603      	mov	r3, r0
 80054fa:	60b9      	str	r1, [r7, #8]
 80054fc:	607a      	str	r2, [r7, #4]
 80054fe:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005500:	2300      	movs	r3, #0
 8005502:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 8005504:	89fb      	ldrh	r3, [r7, #14]
 8005506:	2b2b      	cmp	r3, #43	; 0x2b
 8005508:	d802      	bhi.n	8005510 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800550a:	f06f 0309 	mvn.w	r3, #9
 800550e:	e0e2      	b.n	80056d6 <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005518:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	785a      	ldrb	r2, [r3, #1]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	3302      	adds	r3, #2
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	f003 030f 	and.w	r3, r3, #15
 8005530:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	78da      	ldrb	r2, [r3, #3]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	3304      	adds	r3, #4
 8005542:	4619      	mov	r1, r3
 8005544:	2002      	movs	r0, #2
 8005546:	f7fe fd7e 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800554a:	4603      	mov	r3, r0
 800554c:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	3306      	adds	r3, #6
 8005556:	4619      	mov	r1, r3
 8005558:	2002      	movs	r0, #2
 800555a:	f7fe fd74 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800555e:	4603      	mov	r3, r0
 8005560:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	3308      	adds	r3, #8
 800556a:	4619      	mov	r1, r3
 800556c:	2002      	movs	r0, #2
 800556e:	f7fe fd6a 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8005572:	4603      	mov	r3, r0
 8005574:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	330a      	adds	r3, #10
 800557e:	4619      	mov	r1, r3
 8005580:	2002      	movs	r0, #2
 8005582:	f7fe fd60 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8005586:	4603      	mov	r3, r0
 8005588:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	330c      	adds	r3, #12
 8005592:	4619      	mov	r1, r3
 8005594:	2002      	movs	r0, #2
 8005596:	f7fe fd56 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800559a:	4603      	mov	r3, r0
 800559c:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	330e      	adds	r3, #14
 80055a6:	4619      	mov	r1, r3
 80055a8:	2002      	movs	r0, #2
 80055aa:	f7fe fd4c 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80055ae:	4603      	mov	r3, r0
 80055b0:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	3310      	adds	r3, #16
 80055ba:	4619      	mov	r1, r3
 80055bc:	2002      	movs	r0, #2
 80055be:	f7fe fd42 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80055c2:	4603      	mov	r3, r0
 80055c4:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	3312      	adds	r3, #18
 80055ce:	4619      	mov	r1, r3
 80055d0:	2002      	movs	r0, #2
 80055d2:	f7fe fd38 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80055d6:	4603      	mov	r3, r0
 80055d8:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	3314      	adds	r3, #20
 80055e2:	4619      	mov	r1, r3
 80055e4:	2002      	movs	r0, #2
 80055e6:	f7fe fd2e 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80055ea:	4603      	mov	r3, r0
 80055ec:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	3316      	adds	r3, #22
 80055f6:	4619      	mov	r1, r3
 80055f8:	2002      	movs	r0, #2
 80055fa:	f7fe fd24 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80055fe:	4603      	mov	r3, r0
 8005600:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	3318      	adds	r3, #24
 800560a:	4619      	mov	r1, r3
 800560c:	2002      	movs	r0, #2
 800560e:	f7fe fd1a 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8005612:	4603      	mov	r3, r0
 8005614:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	331a      	adds	r3, #26
 800561e:	4619      	mov	r1, r3
 8005620:	2002      	movs	r0, #2
 8005622:	f7fe fd10 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8005626:	4603      	mov	r3, r0
 8005628:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	331c      	adds	r3, #28
 8005632:	4619      	mov	r1, r3
 8005634:	2002      	movs	r0, #2
 8005636:	f7fe fd06 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800563a:	4603      	mov	r3, r0
 800563c:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	331e      	adds	r3, #30
 8005646:	4619      	mov	r1, r3
 8005648:	2002      	movs	r0, #2
 800564a:	f7fe fcfc 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800564e:	4603      	mov	r3, r0
 8005650:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	3320      	adds	r3, #32
 800565a:	4619      	mov	r1, r3
 800565c:	2002      	movs	r0, #2
 800565e:	f7fe fcf2 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8005662:	4603      	mov	r3, r0
 8005664:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	3322      	adds	r3, #34	; 0x22
 800566e:	4619      	mov	r1, r3
 8005670:	2002      	movs	r0, #2
 8005672:	f7fe fce8 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8005676:	4603      	mov	r3, r0
 8005678:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	3324      	adds	r3, #36	; 0x24
 8005682:	4619      	mov	r1, r3
 8005684:	2002      	movs	r0, #2
 8005686:	f7fe fcde 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800568a:	4603      	mov	r3, r0
 800568c:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	3326      	adds	r3, #38	; 0x26
 8005696:	4619      	mov	r1, r3
 8005698:	2002      	movs	r0, #2
 800569a:	f7fe fcd4 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800569e:	4603      	mov	r3, r0
 80056a0:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	3328      	adds	r3, #40	; 0x28
 80056aa:	4619      	mov	r1, r3
 80056ac:	2002      	movs	r0, #2
 80056ae:	f7fe fcca 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80056b2:	4603      	mov	r3, r0
 80056b4:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 80056d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3718      	adds	r7, #24
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b086      	sub	sp, #24
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	4603      	mov	r3, r0
 80056e6:	60b9      	str	r1, [r7, #8]
 80056e8:	607a      	str	r2, [r7, #4]
 80056ea:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80056ec:	2300      	movs	r3, #0
 80056ee:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 80056f0:	89fb      	ldrh	r3, [r7, #14]
 80056f2:	2b20      	cmp	r3, #32
 80056f4:	d802      	bhi.n	80056fc <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80056f6:	f06f 0309 	mvn.w	r3, #9
 80056fa:	e04d      	b.n	8005798 <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 80056fc:	68b9      	ldr	r1, [r7, #8]
 80056fe:	2004      	movs	r0, #4
 8005700:	f7fe fd3e 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 8005704:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	3304      	adds	r3, #4
 800570e:	4619      	mov	r1, r3
 8005710:	2004      	movs	r0, #4
 8005712:	f7fe fd35 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 8005716:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	3308      	adds	r3, #8
 8005720:	4619      	mov	r1, r3
 8005722:	2004      	movs	r0, #4
 8005724:	f7fe fd49 	bl	80041ba <VL53L1_i2c_decode_int32_t>
 8005728:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	330c      	adds	r3, #12
 8005732:	4619      	mov	r1, r3
 8005734:	2004      	movs	r0, #4
 8005736:	f7fe fd23 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 800573a:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	3310      	adds	r3, #16
 8005744:	4619      	mov	r1, r3
 8005746:	2004      	movs	r0, #4
 8005748:	f7fe fd1a 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 800574c:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	3314      	adds	r3, #20
 8005756:	4619      	mov	r1, r3
 8005758:	2004      	movs	r0, #4
 800575a:	f7fe fd11 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 800575e:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	3318      	adds	r3, #24
 8005768:	4619      	mov	r1, r3
 800576a:	2004      	movs	r0, #4
 800576c:	f7fe fd25 	bl	80041ba <VL53L1_i2c_decode_int32_t>
 8005770:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	331c      	adds	r3, #28
 800577a:	4619      	mov	r1, r3
 800577c:	2004      	movs	r0, #4
 800577e:	f7fe fcff 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 8005782:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 8005794:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005798:	4618      	mov	r0, r3
 800579a:	3718      	adds	r7, #24
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b086      	sub	sp, #24
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	4603      	mov	r3, r0
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
 80057ac:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80057ae:	2300      	movs	r3, #0
 80057b0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 80057b2:	89fb      	ldrh	r3, [r7, #14]
 80057b4:	2b37      	cmp	r3, #55	; 0x37
 80057b6:	d802      	bhi.n	80057be <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80057b8:	f06f 0309 	mvn.w	r3, #9
 80057bc:	e15e      	b.n	8005a7c <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 80057be:	68b9      	ldr	r1, [r7, #8]
 80057c0:	2002      	movs	r0, #2
 80057c2:	f7fe fc40 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80057c6:	4603      	mov	r3, r0
 80057c8:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	3302      	adds	r3, #2
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057d8:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	3303      	adds	r3, #3
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057e8:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	3304      	adds	r3, #4
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	f003 0303 	and.w	r3, r3, #3
 80057f8:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	3305      	adds	r3, #5
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	3306      	adds	r3, #6
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005818:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	3307      	adds	r3, #7
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005828:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	3308      	adds	r3, #8
 8005832:	4619      	mov	r1, r3
 8005834:	2002      	movs	r0, #2
 8005836:	f7fe fc06 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 800583a:	4603      	mov	r3, r0
 800583c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005840:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	330a      	adds	r3, #10
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	f003 0303 	and.w	r3, r3, #3
 8005850:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	330b      	adds	r3, #11
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	f003 0303 	and.w	r3, r3, #3
 8005860:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	330c      	adds	r3, #12
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	f003 030f 	and.w	r3, r3, #15
 8005870:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	330d      	adds	r3, #13
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	f003 0307 	and.w	r3, r3, #7
 8005880:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	330e      	adds	r3, #14
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	330f      	adds	r3, #15
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	f003 0303 	and.w	r3, r3, #3
 80058a0:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	7c1a      	ldrb	r2, [r3, #16]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	7c5a      	ldrb	r2, [r3, #17]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	3312      	adds	r3, #18
 80058ba:	4619      	mov	r1, r3
 80058bc:	2002      	movs	r0, #2
 80058be:	f7fe fbc2 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80058c2:	4603      	mov	r3, r0
 80058c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058c8:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	3316      	adds	r3, #22
 80058d2:	4619      	mov	r1, r3
 80058d4:	2002      	movs	r0, #2
 80058d6:	f7fe fbb6 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80058da:	4603      	mov	r3, r0
 80058dc:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	3318      	adds	r3, #24
 80058e6:	4619      	mov	r1, r3
 80058e8:	2002      	movs	r0, #2
 80058ea:	f7fe fbac 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 80058ee:	4603      	mov	r3, r0
 80058f0:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	331a      	adds	r3, #26
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	331b      	adds	r3, #27
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	f003 0307 	and.w	r3, r3, #7
 8005910:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	7f1a      	ldrb	r2, [r3, #28]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	7f5a      	ldrb	r2, [r3, #29]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	331e      	adds	r3, #30
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005930:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	331f      	adds	r3, #31
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005940:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	3320      	adds	r3, #32
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	f003 0303 	and.w	r3, r3, #3
 8005950:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	3321      	adds	r3, #33	; 0x21
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	f003 030f 	and.w	r3, r3, #15
 8005960:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	3325      	adds	r3, #37	; 0x25
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	3326      	adds	r3, #38	; 0x26
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	f003 0303 	and.w	r3, r3, #3
 80059a6:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	3327      	adds	r3, #39	; 0x27
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	f003 031f 	and.w	r3, r3, #31
 80059b8:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	3328      	adds	r3, #40	; 0x28
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	f003 031f 	and.w	r3, r3, #31
 80059ca:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	3329      	adds	r3, #41	; 0x29
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	f003 031f 	and.w	r3, r3, #31
 80059dc:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	332a      	adds	r3, #42	; 0x2a
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	332b      	adds	r3, #43	; 0x2b
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	332c      	adds	r3, #44	; 0x2c
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	f003 0303 	and.w	r3, r3, #3
 8005a12:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	332d      	adds	r3, #45	; 0x2d
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a24:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	332e      	adds	r3, #46	; 0x2e
 8005a30:	4619      	mov	r1, r3
 8005a32:	2004      	movs	r0, #4
 8005a34:	f7fe fba4 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	3332      	adds	r3, #50	; 0x32
 8005a46:	4619      	mov	r1, r3
 8005a48:	2004      	movs	r0, #4
 8005a4a:	f7fe fb99 	bl	8004180 <VL53L1_i2c_decode_uint32_t>
 8005a4e:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	3336      	adds	r3, #54	; 0x36
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	3337      	adds	r3, #55	; 0x37
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	f003 0301 	and.w	r3, r3, #1
 8005a70:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 8005a78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
 8005a90:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005a92:	2300      	movs	r3, #0
 8005a94:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 8005a96:	89fb      	ldrh	r3, [r7, #14]
 8005a98:	2b30      	cmp	r3, #48	; 0x30
 8005a9a:	d802      	bhi.n	8005aa2 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005a9c:	f06f 0309 	mvn.w	r3, #9
 8005aa0:	e112      	b.n	8005cc8 <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	785a      	ldrb	r2, [r3, #1]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	789a      	ldrb	r2, [r3, #2]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	3303      	adds	r3, #3
 8005abe:	4619      	mov	r1, r3
 8005ac0:	2002      	movs	r0, #2
 8005ac2:	f7fe fac0 	bl	8004046 <VL53L1_i2c_decode_uint16_t>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	461a      	mov	r2, r3
	pdata->identification__module_id =
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	3305      	adds	r3, #5
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ad8:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	3306      	adds	r3, #6
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	f003 0307 	and.w	r3, r3, #7
 8005ae8:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	3307      	adds	r3, #7
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	f003 0307 	and.w	r3, r3, #7
 8005af8:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	3308      	adds	r3, #8
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b08:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	3309      	adds	r3, #9
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b18:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	330a      	adds	r3, #10
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	f003 0301 	and.w	r3, r3, #1
 8005b28:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	330b      	adds	r3, #11
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b38:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	330c      	adds	r3, #12
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	f003 0301 	and.w	r3, r3, #1
 8005b48:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	330d      	adds	r3, #13
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b58:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	330e      	adds	r3, #14
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b68:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	7bda      	ldrb	r2, [r3, #15]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	7c1a      	ldrb	r2, [r3, #16]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	7c5a      	ldrb	r2, [r3, #17]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	7c9a      	ldrb	r2, [r3, #18]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	7cda      	ldrb	r2, [r3, #19]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	7d1a      	ldrb	r2, [r3, #20]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	7d5a      	ldrb	r2, [r3, #21]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	7d9a      	ldrb	r2, [r3, #22]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	7dda      	ldrb	r2, [r3, #23]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	7e1a      	ldrb	r2, [r3, #24]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	7e5a      	ldrb	r2, [r3, #25]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	7e9a      	ldrb	r2, [r3, #26]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	7eda      	ldrb	r2, [r3, #27]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	7f1a      	ldrb	r2, [r3, #28]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	7f5a      	ldrb	r2, [r3, #29]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	7f9a      	ldrb	r2, [r3, #30]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	7fda      	ldrb	r2, [r3, #31]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f893 2020 	ldrb.w	r2, [r3, #32]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 8005cc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3718      	adds	r7, #24
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b090      	sub	sp, #64	; 0x40
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8005ce0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d10a      	bne.n	8005cfe <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 8005ce8:	f107 020c 	add.w	r2, r7, #12
 8005cec:	2331      	movs	r3, #49	; 0x31
 8005cee:	f240 110f 	movw	r1, #271	; 0x10f
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f8f8 	bl	8005ee8 <VL53L1_ReadMulti>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8005cfe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d109      	bne.n	8005d1a <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 8005d06:	f107 030c 	add.w	r3, r7, #12
 8005d0a:	683a      	ldr	r2, [r7, #0]
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	2031      	movs	r0, #49	; 0x31
 8005d10:	f7ff feb8 	bl	8005a84 <VL53L1_i2c_decode_nvm_copy_data>
 8005d14:	4603      	mov	r3, r0
 8005d16:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8005d1a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3740      	adds	r7, #64	; 0x40
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <VL53L1_is_new_data_ready>:


VL53L1_Error VL53L1_is_new_data_ready(
	VL53L1_DEV     Dev,
	uint8_t       *pready)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b086      	sub	sp, #24
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
 8005d2e:	6039      	str	r1, [r7, #0]
	 * Determines if new range data is ready by reading bit 0 of
	 * VL53L1_GPIO__TIO_HV_STATUS to determine the current state
	 * of output interrupt pin
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005d30:	2300      	movs	r3, #0
 8005d32:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	73fb      	strb	r3, [r7, #15]
	uint8_t  gpio__tio_hv_status      = 0;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	73bb      	strb	r3, [r7, #14]
	uint8_t  interrupt_ready          = 0;
 8005d40:	2300      	movs	r3, #0
 8005d42:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 8005d4a:	f003 0310 	and.w	r3, r3, #16
 8005d4e:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d102      	bne.n	8005d5c <VL53L1_is_new_data_ready+0x36>
		interrupt_ready = 0x01;
 8005d56:	2301      	movs	r3, #1
 8005d58:	75fb      	strb	r3, [r7, #23]
 8005d5a:	e001      	b.n	8005d60 <VL53L1_is_new_data_ready+0x3a>
	else
		interrupt_ready = 0x00;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	75fb      	strb	r3, [r7, #23]

	/* read current range interrupt state */

	status = VL53L1_RdByte(
 8005d60:	f107 030e 	add.w	r3, r7, #14
 8005d64:	461a      	mov	r2, r3
 8005d66:	2131      	movs	r1, #49	; 0x31
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 f91b 	bl	8005fa4 <VL53L1_RdByte>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	75bb      	strb	r3, [r7, #22]
					VL53L1_GPIO__TIO_HV_STATUS,
					&gpio__tio_hv_status);

	/* set *pready = 1 if new range data ready complete zero otherwise */

	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 8005d72:	7bbb      	ldrb	r3, [r7, #14]
 8005d74:	f003 0201 	and.w	r2, r3, #1
 8005d78:	7dfb      	ldrb	r3, [r7, #23]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d103      	bne.n	8005d86 <VL53L1_is_new_data_ready+0x60>
		*pready = 0x01;
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2201      	movs	r2, #1
 8005d82:	701a      	strb	r2, [r3, #0]
 8005d84:	e002      	b.n	8005d8c <VL53L1_is_new_data_ready+0x66>
	else
		*pready = 0x00;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8005d8c:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3718      	adds	r7, #24
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af02      	add	r7, sp, #8
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8005da2:	2300      	movs	r3, #0
 8005da4:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 8005da6:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f98c 	bl	80060c8 <VL53L1_WaitUs>
 8005db0:	4603      	mov	r3, r0
 8005db2:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 8005db4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d10b      	bne.n	8005dd4 <VL53L1_poll_for_boot_completion+0x3c>
		status =
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	22e5      	movs	r2, #229	; 0xe5
 8005dc8:	6839      	ldr	r1, [r7, #0]
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f992 	bl	80060f4 <VL53L1_WaitValueMaskEx>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 8005dd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d103      	bne.n	8005de4 <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 8005ddc:	2103      	movs	r1, #3
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f7fd feea 	bl	8003bb8 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 8005de4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <_I2CWrite>:
 #   define VL53L1_PutI2cBus(...) (void)0
 #endif

 uint8_t _I2CBuffer[256];

 int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b088      	sub	sp, #32
 8005df4:	af02      	add	r7, sp, #8
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
     int status = 0;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	617b      	str	r3, [r7, #20]
     int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	330a      	adds	r3, #10
 8005e04:	613b      	str	r3, [r7, #16]

     status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8005e12:	b299      	uxth	r1, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	f000 fe40 	bl	8006aa4 <HAL_I2C_Master_Transmit>
 8005e24:	4603      	mov	r3, r0
 8005e26:	617b      	str	r3, [r7, #20]

     return status;
 8005e28:	697b      	ldr	r3, [r7, #20]
 }
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3718      	adds	r7, #24
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <_I2CRead>:

 int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b088      	sub	sp, #32
 8005e36:	af02      	add	r7, sp, #8
 8005e38:	60f8      	str	r0, [r7, #12]
 8005e3a:	60b9      	str	r1, [r7, #8]
 8005e3c:	607a      	str	r2, [r7, #4]
    int status = 0;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	617b      	str	r3, [r7, #20]
    int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	330a      	adds	r3, #10
 8005e46:	613b      	str	r3, [r7, #16]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8005e54:	f043 0301 	orr.w	r3, r3, #1
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	b299      	uxth	r1, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	4613      	mov	r3, r2
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	f000 ff2a 	bl	8006cc0 <HAL_I2C_Master_Receive>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	617b      	str	r3, [r7, #20]

    return status;
 8005e70:	697b      	ldr	r3, [r7, #20]
 }
 8005e72:	4618      	mov	r0, r3
 8005e74:	3718      	adds	r7, #24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	607a      	str	r2, [r7, #4]
 8005e86:	603b      	str	r3, [r7, #0]
 8005e88:	460b      	mov	r3, r1
 8005e8a:	817b      	strh	r3, [r7, #10]
    int status_int;
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	75fb      	strb	r3, [r7, #23]
	//check if the command fits in the buffer
	if(count > sizeof(_I2CBuffer)-1) {
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	2bff      	cmp	r3, #255	; 0xff
 8005e94:	d902      	bls.n	8005e9c <VL53L1_WriteMulti+0x20>
		return VL53L1_ERROR_INVALID_PARAMS;
 8005e96:	f06f 0303 	mvn.w	r3, #3
 8005e9a:	e01d      	b.n	8005ed8 <VL53L1_WriteMulti+0x5c>
	}

	_I2CBuffer[0] = index>>8;
 8005e9c:	897b      	ldrh	r3, [r7, #10]
 8005e9e:	0a1b      	lsrs	r3, r3, #8
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	b2da      	uxtb	r2, r3
 8005ea4:	4b0e      	ldr	r3, [pc, #56]	; (8005ee0 <VL53L1_WriteMulti+0x64>)
 8005ea6:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8005ea8:	897b      	ldrh	r3, [r7, #10]
 8005eaa:	b2da      	uxtb	r2, r3
 8005eac:	4b0c      	ldr	r3, [pc, #48]	; (8005ee0 <VL53L1_WriteMulti+0x64>)
 8005eae:	705a      	strb	r2, [r3, #1]

	memcpy(&_I2CBuffer[2], pdata, count);
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	6879      	ldr	r1, [r7, #4]
 8005eb4:	480b      	ldr	r0, [pc, #44]	; (8005ee4 <VL53L1_WriteMulti+0x68>)
 8005eb6:	f006 fc4d 	bl	800c754 <memcpy>
	VL53L1_GetI2cBus();
	status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	3302      	adds	r3, #2
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	4907      	ldr	r1, [pc, #28]	; (8005ee0 <VL53L1_WriteMulti+0x64>)
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f7ff ff94 	bl	8005df0 <_I2CWrite>
 8005ec8:	6138      	str	r0, [r7, #16]
	if (status_int != 0) {
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <VL53L1_WriteMulti+0x58>
	        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005ed0:	23f3      	movs	r3, #243	; 0xf3
 8005ed2:	75fb      	strb	r3, [r7, #23]
	    }
	VL53L1_PutI2cBus();

    return Status;
 8005ed4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3718      	adds	r7, #24
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	20003f18 	.word	0x20003f18
 8005ee4:	20003f1a 	.word	0x20003f1a

08005ee8 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b086      	sub	sp, #24
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	607a      	str	r2, [r7, #4]
 8005ef2:	603b      	str	r3, [r7, #0]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8005efc:	897b      	ldrh	r3, [r7, #10]
 8005efe:	0a1b      	lsrs	r3, r3, #8
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	4b11      	ldr	r3, [pc, #68]	; (8005f4c <VL53L1_ReadMulti+0x64>)
 8005f06:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8005f08:	897b      	ldrh	r3, [r7, #10]
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	4b0f      	ldr	r3, [pc, #60]	; (8005f4c <VL53L1_ReadMulti+0x64>)
 8005f0e:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8005f10:	2202      	movs	r2, #2
 8005f12:	490e      	ldr	r1, [pc, #56]	; (8005f4c <VL53L1_ReadMulti+0x64>)
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f7ff ff6b 	bl	8005df0 <_I2CWrite>
 8005f1a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d002      	beq.n	8005f28 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005f22:	23f3      	movs	r3, #243	; 0xf3
 8005f24:	75fb      	strb	r3, [r7, #23]
        goto done;
 8005f26:	e00a      	b.n	8005f3e <VL53L1_ReadMulti+0x56>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8005f28:	683a      	ldr	r2, [r7, #0]
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f7ff ff80 	bl	8005e32 <_I2CRead>
 8005f32:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <VL53L1_ReadMulti+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005f3a:	23f3      	movs	r3, #243	; 0xf3
 8005f3c:	75fb      	strb	r3, [r7, #23]
    }
done:
    VL53L1_PutI2cBus();
    return Status;
 8005f3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3718      	adds	r7, #24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20003f18 	.word	0x20003f18

08005f50 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	460b      	mov	r3, r1
 8005f5a:	807b      	strh	r3, [r7, #2]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005f60:	2300      	movs	r3, #0
 8005f62:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8005f64:	887b      	ldrh	r3, [r7, #2]
 8005f66:	0a1b      	lsrs	r3, r3, #8
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	b2da      	uxtb	r2, r3
 8005f6c:	4b0c      	ldr	r3, [pc, #48]	; (8005fa0 <VL53L1_WrByte+0x50>)
 8005f6e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8005f70:	887b      	ldrh	r3, [r7, #2]
 8005f72:	b2da      	uxtb	r2, r3
 8005f74:	4b0a      	ldr	r3, [pc, #40]	; (8005fa0 <VL53L1_WrByte+0x50>)
 8005f76:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8005f78:	4a09      	ldr	r2, [pc, #36]	; (8005fa0 <VL53L1_WrByte+0x50>)
 8005f7a:	787b      	ldrb	r3, [r7, #1]
 8005f7c:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8005f7e:	2203      	movs	r2, #3
 8005f80:	4907      	ldr	r1, [pc, #28]	; (8005fa0 <VL53L1_WrByte+0x50>)
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7ff ff34 	bl	8005df0 <_I2CWrite>
 8005f88:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005f90:	23f3      	movs	r3, #243	; 0xf3
 8005f92:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8005f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	20003f18 	.word	0x20003f18

08005fa4 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b086      	sub	sp, #24
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	460b      	mov	r3, r1
 8005fae:	607a      	str	r2, [r7, #4]
 8005fb0:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8005fb6:	897b      	ldrh	r3, [r7, #10]
 8005fb8:	0a1b      	lsrs	r3, r3, #8
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	4b11      	ldr	r3, [pc, #68]	; (8006004 <VL53L1_RdByte+0x60>)
 8005fc0:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8005fc2:	897b      	ldrh	r3, [r7, #10]
 8005fc4:	b2da      	uxtb	r2, r3
 8005fc6:	4b0f      	ldr	r3, [pc, #60]	; (8006004 <VL53L1_RdByte+0x60>)
 8005fc8:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8005fca:	2202      	movs	r2, #2
 8005fcc:	490d      	ldr	r1, [pc, #52]	; (8006004 <VL53L1_RdByte+0x60>)
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f7ff ff0e 	bl	8005df0 <_I2CWrite>
 8005fd4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005fdc:	23f3      	movs	r3, #243	; 0xf3
 8005fde:	75fb      	strb	r3, [r7, #23]
        goto done;
 8005fe0:	e00a      	b.n	8005ff8 <VL53L1_RdByte+0x54>
    }
    status_int = _I2CRead(Dev, data, 1);
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	6879      	ldr	r1, [r7, #4]
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f7ff ff23 	bl	8005e32 <_I2CRead>
 8005fec:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d001      	beq.n	8005ff8 <VL53L1_RdByte+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005ff4:	23f3      	movs	r3, #243	; 0xf3
 8005ff6:	75fb      	strb	r3, [r7, #23]
    }
done:
    VL53L1_PutI2cBus();
    return Status;
 8005ff8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	20003f18 	.word	0x20003f18

08006008 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	460b      	mov	r3, r1
 8006012:	607a      	str	r2, [r7, #4]
 8006014:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8006016:	2300      	movs	r3, #0
 8006018:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800601a:	897b      	ldrh	r3, [r7, #10]
 800601c:	0a1b      	lsrs	r3, r3, #8
 800601e:	b29b      	uxth	r3, r3
 8006020:	b2da      	uxtb	r2, r3
 8006022:	4b18      	ldr	r3, [pc, #96]	; (8006084 <VL53L1_RdWord+0x7c>)
 8006024:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8006026:	897b      	ldrh	r3, [r7, #10]
 8006028:	b2da      	uxtb	r2, r3
 800602a:	4b16      	ldr	r3, [pc, #88]	; (8006084 <VL53L1_RdWord+0x7c>)
 800602c:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800602e:	2202      	movs	r2, #2
 8006030:	4914      	ldr	r1, [pc, #80]	; (8006084 <VL53L1_RdWord+0x7c>)
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f7ff fedc 	bl	8005df0 <_I2CWrite>
 8006038:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d002      	beq.n	8006046 <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8006040:	23f3      	movs	r3, #243	; 0xf3
 8006042:	75fb      	strb	r3, [r7, #23]
        goto done;
 8006044:	e017      	b.n	8006076 <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8006046:	2202      	movs	r2, #2
 8006048:	490e      	ldr	r1, [pc, #56]	; (8006084 <VL53L1_RdWord+0x7c>)
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f7ff fef1 	bl	8005e32 <_I2CRead>
 8006050:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8006058:	23f3      	movs	r3, #243	; 0xf3
 800605a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800605c:	e00b      	b.n	8006076 <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800605e:	4b09      	ldr	r3, [pc, #36]	; (8006084 <VL53L1_RdWord+0x7c>)
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	b29b      	uxth	r3, r3
 8006064:	021b      	lsls	r3, r3, #8
 8006066:	b29a      	uxth	r2, r3
 8006068:	4b06      	ldr	r3, [pc, #24]	; (8006084 <VL53L1_RdWord+0x7c>)
 800606a:	785b      	ldrb	r3, [r3, #1]
 800606c:	b29b      	uxth	r3, r3
 800606e:	4413      	add	r3, r2
 8006070:	b29a      	uxth	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 8006076:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800607a:	4618      	mov	r0, r3
 800607c:	3718      	adds	r7, #24
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	20003f18 	.word	0x20003f18

08006088 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 8006090:	2300      	movs	r3, #0
 8006092:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 800609a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <VL53L1_WaitMs>:

	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}

VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 80060aa:	b580      	push	{r7, lr}
 80060ac:	b082      	sub	sp, #8
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f000 f8f2 	bl	80062a0 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3708      	adds	r7, #8
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
	...

080060c8 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b082      	sub	sp, #8
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	4a06      	ldr	r2, [pc, #24]	; (80060f0 <VL53L1_WaitUs+0x28>)
 80060d6:	fb82 1203 	smull	r1, r2, r2, r3
 80060da:	1192      	asrs	r2, r2, #6
 80060dc:	17db      	asrs	r3, r3, #31
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	4618      	mov	r0, r3
 80060e2:	f000 f8dd 	bl	80062a0 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3708      	adds	r7, #8
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	10624dd3 	.word	0x10624dd3

080060f4 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 80060f4:	b590      	push	{r4, r7, lr}
 80060f6:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	f107 040c 	add.w	r4, r7, #12
 8006100:	6020      	str	r0, [r4, #0]
 8006102:	f107 0008 	add.w	r0, r7, #8
 8006106:	6001      	str	r1, [r0, #0]
 8006108:	4619      	mov	r1, r3
 800610a:	1dbb      	adds	r3, r7, #6
 800610c:	801a      	strh	r2, [r3, #0]
 800610e:	1d7b      	adds	r3, r7, #5
 8006110:	460a      	mov	r2, r1
 8006112:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 8006114:	2300      	movs	r3, #0
 8006116:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 800611a:	2300      	movs	r3, #0
 800611c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 8006120:	2300      	movs	r3, #0
 8006122:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 8006126:	2300      	movs	r3, #0
 8006128:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 800612c:	2300      	movs	r3, #0
 800612e:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 8006132:	2300      	movs	r3, #0
 8006134:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 8006138:	f107 0310 	add.w	r3, r7, #16
 800613c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006140:	4935      	ldr	r1, [pc, #212]	; (8006218 <VL53L1_WaitValueMaskEx+0x124>)
 8006142:	4618      	mov	r0, r3
 8006144:	f006 fb3e 	bl	800c7c4 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 8006148:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800614c:	4618      	mov	r0, r3
 800614e:	f7ff ff9b 	bl	8006088 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 8006152:	e03f      	b.n	80061d4 <VL53L1_WaitValueMaskEx+0xe0>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 8006154:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10b      	bne.n	8006174 <VL53L1_WaitValueMaskEx+0x80>
			status = VL53L1_RdByte(
 800615c:	f207 2213 	addw	r2, r7, #531	; 0x213
 8006160:	1dbb      	adds	r3, r7, #6
 8006162:	8819      	ldrh	r1, [r3, #0]
 8006164:	f107 030c 	add.w	r3, r7, #12
 8006168:	6818      	ldr	r0, [r3, #0]
 800616a:	f7ff ff1b 	bl	8005fa4 <VL53L1_RdByte>
 800616e:	4603      	mov	r3, r0
 8006170:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8006174:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 8006178:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 800617c:	4013      	ands	r3, r2
 800617e:	b2db      	uxtb	r3, r3
 8006180:	1d7a      	adds	r2, r7, #5
 8006182:	7812      	ldrb	r2, [r2, #0]
 8006184:	429a      	cmp	r2, r3
 8006186:	d102      	bne.n	800618e <VL53L1_WaitValueMaskEx+0x9a>
			found = 1;
 8006188:	2301      	movs	r3, #1
 800618a:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 800618e:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8006192:	2b00      	cmp	r3, #0
 8006194:	d112      	bne.n	80061bc <VL53L1_WaitValueMaskEx+0xc8>
 8006196:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10e      	bne.n	80061bc <VL53L1_WaitValueMaskEx+0xc8>
			found == 0 &&
 800619e:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00a      	beq.n	80061bc <VL53L1_WaitValueMaskEx+0xc8>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 80061a6:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 80061aa:	f107 030c 	add.w	r3, r7, #12
 80061ae:	4611      	mov	r1, r2
 80061b0:	6818      	ldr	r0, [r3, #0]
 80061b2:	f7ff ff7a 	bl	80060aa <VL53L1_WaitMs>
 80061b6:	4603      	mov	r3, r0
 80061b8:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 80061bc:	f507 7305 	add.w	r3, r7, #532	; 0x214
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7ff ff61 	bl	8006088 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 80061c6:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 80061ca:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 80061d4:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d10a      	bne.n	80061f2 <VL53L1_WaitValueMaskEx+0xfe>
 80061dc:	f107 0308 	add.w	r3, r7, #8
 80061e0:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d203      	bcs.n	80061f2 <VL53L1_WaitValueMaskEx+0xfe>
		   (polling_time_ms < timeout_ms) &&
 80061ea:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d0b0      	beq.n	8006154 <VL53L1_WaitValueMaskEx+0x60>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 80061f2:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d106      	bne.n	8006208 <VL53L1_WaitValueMaskEx+0x114>
 80061fa:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d102      	bne.n	8006208 <VL53L1_WaitValueMaskEx+0x114>
		status = VL53L1_ERROR_TIME_OUT;
 8006202:	23f9      	movs	r3, #249	; 0xf9
 8006204:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 8006208:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 800620c:	4618      	mov	r0, r3
 800620e:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 8006212:	46bd      	mov	sp, r7
 8006214:	bd90      	pop	{r4, r7, pc}
 8006216:	bf00      	nop
 8006218:	0800d038 	.word	0x0800d038

0800621c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006220:	4a0e      	ldr	r2, [pc, #56]	; (800625c <HAL_Init+0x40>)
 8006222:	4b0e      	ldr	r3, [pc, #56]	; (800625c <HAL_Init+0x40>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800622a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800622c:	4a0b      	ldr	r2, [pc, #44]	; (800625c <HAL_Init+0x40>)
 800622e:	4b0b      	ldr	r3, [pc, #44]	; (800625c <HAL_Init+0x40>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006238:	4a08      	ldr	r2, [pc, #32]	; (800625c <HAL_Init+0x40>)
 800623a:	4b08      	ldr	r3, [pc, #32]	; (800625c <HAL_Init+0x40>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006244:	2003      	movs	r0, #3
 8006246:	f000 f917 	bl	8006478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800624a:	2000      	movs	r0, #0
 800624c:	f005 ffee 	bl	800c22c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006250:	f005 fef2 	bl	800c038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	40023c00 	.word	0x40023c00

08006260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006260:	b480      	push	{r7}
 8006262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006264:	4b06      	ldr	r3, [pc, #24]	; (8006280 <HAL_IncTick+0x20>)
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	461a      	mov	r2, r3
 800626a:	4b06      	ldr	r3, [pc, #24]	; (8006284 <HAL_IncTick+0x24>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4413      	add	r3, r2
 8006270:	4a04      	ldr	r2, [pc, #16]	; (8006284 <HAL_IncTick+0x24>)
 8006272:	6013      	str	r3, [r2, #0]
}
 8006274:	bf00      	nop
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	20000020 	.word	0x20000020
 8006284:	20004018 	.word	0x20004018

08006288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006288:	b480      	push	{r7}
 800628a:	af00      	add	r7, sp, #0
  return uwTick;
 800628c:	4b03      	ldr	r3, [pc, #12]	; (800629c <HAL_GetTick+0x14>)
 800628e:	681b      	ldr	r3, [r3, #0]
}
 8006290:	4618      	mov	r0, r3
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr
 800629a:	bf00      	nop
 800629c:	20004018 	.word	0x20004018

080062a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062a8:	f7ff ffee 	bl	8006288 <HAL_GetTick>
 80062ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b8:	d005      	beq.n	80062c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80062ba:	4b09      	ldr	r3, [pc, #36]	; (80062e0 <HAL_Delay+0x40>)
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4413      	add	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80062c6:	bf00      	nop
 80062c8:	f7ff ffde 	bl	8006288 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	1ad2      	subs	r2, r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d3f7      	bcc.n	80062c8 <HAL_Delay+0x28>
  {
  }
}
 80062d8:	bf00      	nop
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	20000020 	.word	0x20000020

080062e4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f003 0307 	and.w	r3, r3, #7
 80062f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062f4:	4b0c      	ldr	r3, [pc, #48]	; (8006328 <NVIC_SetPriorityGrouping+0x44>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006300:	4013      	ands	r3, r2
 8006302:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800630c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006310:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006314:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006316:	4a04      	ldr	r2, [pc, #16]	; (8006328 <NVIC_SetPriorityGrouping+0x44>)
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	60d3      	str	r3, [r2, #12]
}
 800631c:	bf00      	nop
 800631e:	3714      	adds	r7, #20
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	e000ed00 	.word	0xe000ed00

0800632c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800632c:	b480      	push	{r7}
 800632e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006330:	4b04      	ldr	r3, [pc, #16]	; (8006344 <NVIC_GetPriorityGrouping+0x18>)
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	0a1b      	lsrs	r3, r3, #8
 8006336:	f003 0307 	and.w	r3, r3, #7
}
 800633a:	4618      	mov	r0, r3
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	e000ed00 	.word	0xe000ed00

08006348 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	4603      	mov	r3, r0
 8006350:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006352:	4909      	ldr	r1, [pc, #36]	; (8006378 <NVIC_EnableIRQ+0x30>)
 8006354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006358:	095b      	lsrs	r3, r3, #5
 800635a:	79fa      	ldrb	r2, [r7, #7]
 800635c:	f002 021f 	and.w	r2, r2, #31
 8006360:	2001      	movs	r0, #1
 8006362:	fa00 f202 	lsl.w	r2, r0, r2
 8006366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800636a:	bf00      	nop
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	e000e100 	.word	0xe000e100

0800637c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	4603      	mov	r3, r0
 8006384:	6039      	str	r1, [r7, #0]
 8006386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8006388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800638c:	2b00      	cmp	r3, #0
 800638e:	da0b      	bge.n	80063a8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006390:	490d      	ldr	r1, [pc, #52]	; (80063c8 <NVIC_SetPriority+0x4c>)
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	f003 030f 	and.w	r3, r3, #15
 8006398:	3b04      	subs	r3, #4
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	b2d2      	uxtb	r2, r2
 800639e:	0112      	lsls	r2, r2, #4
 80063a0:	b2d2      	uxtb	r2, r2
 80063a2:	440b      	add	r3, r1
 80063a4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80063a6:	e009      	b.n	80063bc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063a8:	4908      	ldr	r1, [pc, #32]	; (80063cc <NVIC_SetPriority+0x50>)
 80063aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ae:	683a      	ldr	r2, [r7, #0]
 80063b0:	b2d2      	uxtb	r2, r2
 80063b2:	0112      	lsls	r2, r2, #4
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	440b      	add	r3, r1
 80063b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	e000ed00 	.word	0xe000ed00
 80063cc:	e000e100 	.word	0xe000e100

080063d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b089      	sub	sp, #36	; 0x24
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f003 0307 	and.w	r3, r3, #7
 80063e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	f1c3 0307 	rsb	r3, r3, #7
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	bf28      	it	cs
 80063ee:	2304      	movcs	r3, #4
 80063f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	3304      	adds	r3, #4
 80063f6:	2b06      	cmp	r3, #6
 80063f8:	d902      	bls.n	8006400 <NVIC_EncodePriority+0x30>
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	3b03      	subs	r3, #3
 80063fe:	e000      	b.n	8006402 <NVIC_EncodePriority+0x32>
 8006400:	2300      	movs	r3, #0
 8006402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006404:	2201      	movs	r2, #1
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	fa02 f303 	lsl.w	r3, r2, r3
 800640c:	1e5a      	subs	r2, r3, #1
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	401a      	ands	r2, r3
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006416:	2101      	movs	r1, #1
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	fa01 f303 	lsl.w	r3, r1, r3
 800641e:	1e59      	subs	r1, r3, #1
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006424:	4313      	orrs	r3, r2
         );
}
 8006426:	4618      	mov	r0, r3
 8006428:	3724      	adds	r7, #36	; 0x24
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
	...

08006434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	3b01      	subs	r3, #1
 8006440:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006444:	d301      	bcc.n	800644a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006446:	2301      	movs	r3, #1
 8006448:	e00f      	b.n	800646a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800644a:	4a0a      	ldr	r2, [pc, #40]	; (8006474 <SysTick_Config+0x40>)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	3b01      	subs	r3, #1
 8006450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006452:	210f      	movs	r1, #15
 8006454:	f04f 30ff 	mov.w	r0, #4294967295
 8006458:	f7ff ff90 	bl	800637c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800645c:	4b05      	ldr	r3, [pc, #20]	; (8006474 <SysTick_Config+0x40>)
 800645e:	2200      	movs	r2, #0
 8006460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006462:	4b04      	ldr	r3, [pc, #16]	; (8006474 <SysTick_Config+0x40>)
 8006464:	2207      	movs	r2, #7
 8006466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3708      	adds	r7, #8
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	e000e010 	.word	0xe000e010

08006478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f7ff ff2f 	bl	80062e4 <NVIC_SetPriorityGrouping>
}
 8006486:	bf00      	nop
 8006488:	3708      	adds	r7, #8
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800648e:	b580      	push	{r7, lr}
 8006490:	b086      	sub	sp, #24
 8006492:	af00      	add	r7, sp, #0
 8006494:	4603      	mov	r3, r0
 8006496:	60b9      	str	r1, [r7, #8]
 8006498:	607a      	str	r2, [r7, #4]
 800649a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800649c:	2300      	movs	r3, #0
 800649e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80064a0:	f7ff ff44 	bl	800632c <NVIC_GetPriorityGrouping>
 80064a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	68b9      	ldr	r1, [r7, #8]
 80064aa:	6978      	ldr	r0, [r7, #20]
 80064ac:	f7ff ff90 	bl	80063d0 <NVIC_EncodePriority>
 80064b0:	4602      	mov	r2, r0
 80064b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064b6:	4611      	mov	r1, r2
 80064b8:	4618      	mov	r0, r3
 80064ba:	f7ff ff5f 	bl	800637c <NVIC_SetPriority>
}
 80064be:	bf00      	nop
 80064c0:	3718      	adds	r7, #24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b082      	sub	sp, #8
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	4603      	mov	r3, r0
 80064ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7ff ff37 	bl	8006348 <NVIC_EnableIRQ>
}
 80064da:	bf00      	nop
 80064dc:	3708      	adds	r7, #8
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b082      	sub	sp, #8
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f7ff ffa2 	bl	8006434 <SysTick_Config>
 80064f0:	4603      	mov	r3, r0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
	...

080064fc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b04      	cmp	r3, #4
 8006508:	d106      	bne.n	8006518 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800650a:	4a09      	ldr	r2, [pc, #36]	; (8006530 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800650c:	4b08      	ldr	r3, [pc, #32]	; (8006530 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f043 0304 	orr.w	r3, r3, #4
 8006514:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8006516:	e005      	b.n	8006524 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8006518:	4a05      	ldr	r2, [pc, #20]	; (8006530 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800651a:	4b05      	ldr	r3, [pc, #20]	; (8006530 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f023 0304 	bic.w	r3, r3, #4
 8006522:	6013      	str	r3, [r2, #0]
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	e000e010 	.word	0xe000e010

08006534 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006534:	b480      	push	{r7}
 8006536:	b089      	sub	sp, #36	; 0x24
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800653e:	2300      	movs	r3, #0
 8006540:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006542:	2300      	movs	r3, #0
 8006544:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006546:	2300      	movs	r3, #0
 8006548:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800654a:	2300      	movs	r3, #0
 800654c:	61fb      	str	r3, [r7, #28]
 800654e:	e159      	b.n	8006804 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006550:	2201      	movs	r2, #1
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	fa02 f303 	lsl.w	r3, r2, r3
 8006558:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	4013      	ands	r3, r2
 8006562:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	429a      	cmp	r2, r3
 800656a:	f040 8148 	bne.w	80067fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	2b02      	cmp	r3, #2
 8006574:	d003      	beq.n	800657e <HAL_GPIO_Init+0x4a>
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2b12      	cmp	r3, #18
 800657c:	d123      	bne.n	80065c6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	08da      	lsrs	r2, r3, #3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	3208      	adds	r2, #8
 8006586:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800658a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	f003 0307 	and.w	r3, r3, #7
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	220f      	movs	r2, #15
 8006596:	fa02 f303 	lsl.w	r3, r2, r3
 800659a:	43db      	mvns	r3, r3
 800659c:	69ba      	ldr	r2, [r7, #24]
 800659e:	4013      	ands	r3, r2
 80065a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	691a      	ldr	r2, [r3, #16]
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	f003 0307 	and.w	r3, r3, #7
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	fa02 f303 	lsl.w	r3, r2, r3
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	08da      	lsrs	r2, r3, #3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3208      	adds	r2, #8
 80065c0:	69b9      	ldr	r1, [r7, #24]
 80065c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	005b      	lsls	r3, r3, #1
 80065d0:	2203      	movs	r2, #3
 80065d2:	fa02 f303 	lsl.w	r3, r2, r3
 80065d6:	43db      	mvns	r3, r3
 80065d8:	69ba      	ldr	r2, [r7, #24]
 80065da:	4013      	ands	r3, r2
 80065dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f003 0203 	and.w	r2, r3, #3
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	fa02 f303 	lsl.w	r3, r2, r3
 80065ee:	69ba      	ldr	r2, [r7, #24]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d00b      	beq.n	800661a <HAL_GPIO_Init+0xe6>
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	2b02      	cmp	r3, #2
 8006608:	d007      	beq.n	800661a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800660e:	2b11      	cmp	r3, #17
 8006610:	d003      	beq.n	800661a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	2b12      	cmp	r3, #18
 8006618:	d130      	bne.n	800667c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	005b      	lsls	r3, r3, #1
 8006624:	2203      	movs	r2, #3
 8006626:	fa02 f303 	lsl.w	r3, r2, r3
 800662a:	43db      	mvns	r3, r3
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	4013      	ands	r3, r2
 8006630:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	68da      	ldr	r2, [r3, #12]
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	005b      	lsls	r3, r3, #1
 800663a:	fa02 f303 	lsl.w	r3, r2, r3
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	4313      	orrs	r3, r2
 8006642:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	69ba      	ldr	r2, [r7, #24]
 8006648:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006650:	2201      	movs	r2, #1
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	fa02 f303 	lsl.w	r3, r2, r3
 8006658:	43db      	mvns	r3, r3
 800665a:	69ba      	ldr	r2, [r7, #24]
 800665c:	4013      	ands	r3, r2
 800665e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	091b      	lsrs	r3, r3, #4
 8006666:	f003 0201 	and.w	r2, r3, #1
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	fa02 f303 	lsl.w	r3, r2, r3
 8006670:	69ba      	ldr	r2, [r7, #24]
 8006672:	4313      	orrs	r3, r2
 8006674:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	69ba      	ldr	r2, [r7, #24]
 800667a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	2203      	movs	r2, #3
 8006688:	fa02 f303 	lsl.w	r3, r2, r3
 800668c:	43db      	mvns	r3, r3
 800668e:	69ba      	ldr	r2, [r7, #24]
 8006690:	4013      	ands	r3, r2
 8006692:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	69fb      	ldr	r3, [r7, #28]
 800669a:	005b      	lsls	r3, r3, #1
 800669c:	fa02 f303 	lsl.w	r3, r2, r3
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	69ba      	ldr	r2, [r7, #24]
 80066aa:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f000 80a2 	beq.w	80067fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80066ba:	2300      	movs	r3, #0
 80066bc:	60fb      	str	r3, [r7, #12]
 80066be:	4a56      	ldr	r2, [pc, #344]	; (8006818 <HAL_GPIO_Init+0x2e4>)
 80066c0:	4b55      	ldr	r3, [pc, #340]	; (8006818 <HAL_GPIO_Init+0x2e4>)
 80066c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80066c8:	6453      	str	r3, [r2, #68]	; 0x44
 80066ca:	4b53      	ldr	r3, [pc, #332]	; (8006818 <HAL_GPIO_Init+0x2e4>)
 80066cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066d2:	60fb      	str	r3, [r7, #12]
 80066d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80066d6:	4a51      	ldr	r2, [pc, #324]	; (800681c <HAL_GPIO_Init+0x2e8>)
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	089b      	lsrs	r3, r3, #2
 80066dc:	3302      	adds	r3, #2
 80066de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	f003 0303 	and.w	r3, r3, #3
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	220f      	movs	r2, #15
 80066ee:	fa02 f303 	lsl.w	r3, r2, r3
 80066f2:	43db      	mvns	r3, r3
 80066f4:	69ba      	ldr	r2, [r7, #24]
 80066f6:	4013      	ands	r3, r2
 80066f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a48      	ldr	r2, [pc, #288]	; (8006820 <HAL_GPIO_Init+0x2ec>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d019      	beq.n	8006736 <HAL_GPIO_Init+0x202>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a47      	ldr	r2, [pc, #284]	; (8006824 <HAL_GPIO_Init+0x2f0>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d013      	beq.n	8006732 <HAL_GPIO_Init+0x1fe>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a46      	ldr	r2, [pc, #280]	; (8006828 <HAL_GPIO_Init+0x2f4>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d00d      	beq.n	800672e <HAL_GPIO_Init+0x1fa>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a45      	ldr	r2, [pc, #276]	; (800682c <HAL_GPIO_Init+0x2f8>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d007      	beq.n	800672a <HAL_GPIO_Init+0x1f6>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a44      	ldr	r2, [pc, #272]	; (8006830 <HAL_GPIO_Init+0x2fc>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d101      	bne.n	8006726 <HAL_GPIO_Init+0x1f2>
 8006722:	2304      	movs	r3, #4
 8006724:	e008      	b.n	8006738 <HAL_GPIO_Init+0x204>
 8006726:	2307      	movs	r3, #7
 8006728:	e006      	b.n	8006738 <HAL_GPIO_Init+0x204>
 800672a:	2303      	movs	r3, #3
 800672c:	e004      	b.n	8006738 <HAL_GPIO_Init+0x204>
 800672e:	2302      	movs	r3, #2
 8006730:	e002      	b.n	8006738 <HAL_GPIO_Init+0x204>
 8006732:	2301      	movs	r3, #1
 8006734:	e000      	b.n	8006738 <HAL_GPIO_Init+0x204>
 8006736:	2300      	movs	r3, #0
 8006738:	69fa      	ldr	r2, [r7, #28]
 800673a:	f002 0203 	and.w	r2, r2, #3
 800673e:	0092      	lsls	r2, r2, #2
 8006740:	4093      	lsls	r3, r2
 8006742:	69ba      	ldr	r2, [r7, #24]
 8006744:	4313      	orrs	r3, r2
 8006746:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006748:	4934      	ldr	r1, [pc, #208]	; (800681c <HAL_GPIO_Init+0x2e8>)
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	089b      	lsrs	r3, r3, #2
 800674e:	3302      	adds	r3, #2
 8006750:	69ba      	ldr	r2, [r7, #24]
 8006752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006756:	4b37      	ldr	r3, [pc, #220]	; (8006834 <HAL_GPIO_Init+0x300>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	43db      	mvns	r3, r3
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	4013      	ands	r3, r2
 8006764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006772:	69ba      	ldr	r2, [r7, #24]
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	4313      	orrs	r3, r2
 8006778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800677a:	4a2e      	ldr	r2, [pc, #184]	; (8006834 <HAL_GPIO_Init+0x300>)
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006780:	4b2c      	ldr	r3, [pc, #176]	; (8006834 <HAL_GPIO_Init+0x300>)
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	43db      	mvns	r3, r3
 800678a:	69ba      	ldr	r2, [r7, #24]
 800678c:	4013      	ands	r3, r2
 800678e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d003      	beq.n	80067a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800679c:	69ba      	ldr	r2, [r7, #24]
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80067a4:	4a23      	ldr	r2, [pc, #140]	; (8006834 <HAL_GPIO_Init+0x300>)
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80067aa:	4b22      	ldr	r3, [pc, #136]	; (8006834 <HAL_GPIO_Init+0x300>)
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	43db      	mvns	r3, r3
 80067b4:	69ba      	ldr	r2, [r7, #24]
 80067b6:	4013      	ands	r3, r2
 80067b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80067c6:	69ba      	ldr	r2, [r7, #24]
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80067ce:	4a19      	ldr	r2, [pc, #100]	; (8006834 <HAL_GPIO_Init+0x300>)
 80067d0:	69bb      	ldr	r3, [r7, #24]
 80067d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80067d4:	4b17      	ldr	r3, [pc, #92]	; (8006834 <HAL_GPIO_Init+0x300>)
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	43db      	mvns	r3, r3
 80067de:	69ba      	ldr	r2, [r7, #24]
 80067e0:	4013      	ands	r3, r2
 80067e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d003      	beq.n	80067f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80067f8:	4a0e      	ldr	r2, [pc, #56]	; (8006834 <HAL_GPIO_Init+0x300>)
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	3301      	adds	r3, #1
 8006802:	61fb      	str	r3, [r7, #28]
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	2b0f      	cmp	r3, #15
 8006808:	f67f aea2 	bls.w	8006550 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800680c:	bf00      	nop
 800680e:	3724      	adds	r7, #36	; 0x24
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr
 8006818:	40023800 	.word	0x40023800
 800681c:	40013800 	.word	0x40013800
 8006820:	40020000 	.word	0x40020000
 8006824:	40020400 	.word	0x40020400
 8006828:	40020800 	.word	0x40020800
 800682c:	40020c00 	.word	0x40020c00
 8006830:	40021000 	.word	0x40021000
 8006834:	40013c00 	.word	0x40013c00

08006838 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	460b      	mov	r3, r1
 8006842:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	691a      	ldr	r2, [r3, #16]
 8006848:	887b      	ldrh	r3, [r7, #2]
 800684a:	4013      	ands	r3, r2
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006850:	2301      	movs	r3, #1
 8006852:	73fb      	strb	r3, [r7, #15]
 8006854:	e001      	b.n	800685a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006856:	2300      	movs	r3, #0
 8006858:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800685a:	7bfb      	ldrb	r3, [r7, #15]
}
 800685c:	4618      	mov	r0, r3
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	460b      	mov	r3, r1
 8006872:	807b      	strh	r3, [r7, #2]
 8006874:	4613      	mov	r3, r2
 8006876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006878:	787b      	ldrb	r3, [r7, #1]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d003      	beq.n	8006886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800687e:	887a      	ldrh	r2, [r7, #2]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006884:	e003      	b.n	800688e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006886:	887b      	ldrh	r3, [r7, #2]
 8006888:	041a      	lsls	r2, r3, #16
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	619a      	str	r2, [r3, #24]
}
 800688e:	bf00      	nop
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
	...

0800689c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	4603      	mov	r3, r0
 80068a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80068a6:	4b08      	ldr	r3, [pc, #32]	; (80068c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068a8:	695a      	ldr	r2, [r3, #20]
 80068aa:	88fb      	ldrh	r3, [r7, #6]
 80068ac:	4013      	ands	r3, r2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d006      	beq.n	80068c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80068b2:	4a05      	ldr	r2, [pc, #20]	; (80068c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068b4:	88fb      	ldrh	r3, [r7, #6]
 80068b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80068b8:	88fb      	ldrh	r3, [r7, #6]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f000 f806 	bl	80068cc <HAL_GPIO_EXTI_Callback>
  }
}
 80068c0:	bf00      	nop
 80068c2:	3708      	adds	r7, #8
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	40013c00 	.word	0x40013c00

080068cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b083      	sub	sp, #12
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	4603      	mov	r3, r0
 80068d4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80068d6:	bf00      	nop
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
	...

080068e4 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 80068ec:	2300      	movs	r3, #0
 80068ee:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 80068f0:	2300      	movs	r3, #0
 80068f2:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e0c8      	b.n	8006a90 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006904:	b2db      	uxtb	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	d106      	bne.n	8006918 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f005 fbe2 	bl	800c0dc <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2224      	movs	r2, #36	; 0x24
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	6812      	ldr	r2, [r2, #0]
 8006928:	6812      	ldr	r2, [r2, #0]
 800692a:	f022 0201 	bic.w	r2, r2, #1
 800692e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006930:	f001 faf6 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8006934:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	4a57      	ldr	r2, [pc, #348]	; (8006a98 <HAL_I2C_Init+0x1b4>)
 800693a:	fba2 2303 	umull	r2, r3, r2, r3
 800693e:	0c9b      	lsrs	r3, r3, #18
 8006940:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	4952      	ldr	r1, [pc, #328]	; (8006a9c <HAL_I2C_Init+0x1b8>)
 8006954:	428b      	cmp	r3, r1
 8006956:	d802      	bhi.n	800695e <HAL_I2C_Init+0x7a>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	3301      	adds	r3, #1
 800695c:	e009      	b.n	8006972 <HAL_I2C_Init+0x8e>
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006964:	fb01 f303 	mul.w	r3, r1, r3
 8006968:	494d      	ldr	r1, [pc, #308]	; (8006aa0 <HAL_I2C_Init+0x1bc>)
 800696a:	fba1 1303 	umull	r1, r3, r1, r3
 800696e:	099b      	lsrs	r3, r3, #6
 8006970:	3301      	adds	r3, #1
 8006972:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6819      	ldr	r1, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	4a47      	ldr	r2, [pc, #284]	; (8006a9c <HAL_I2C_Init+0x1b8>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d812      	bhi.n	80069a8 <HAL_I2C_Init+0xc4>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	005b      	lsls	r3, r3, #1
 8006988:	68ba      	ldr	r2, [r7, #8]
 800698a:	fbb2 f3f3 	udiv	r3, r2, r3
 800698e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006992:	2b03      	cmp	r3, #3
 8006994:	d906      	bls.n	80069a4 <HAL_I2C_Init+0xc0>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	68ba      	ldr	r2, [r7, #8]
 800699e:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a2:	e045      	b.n	8006a30 <HAL_I2C_Init+0x14c>
 80069a4:	2304      	movs	r3, #4
 80069a6:	e043      	b.n	8006a30 <HAL_I2C_Init+0x14c>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10f      	bne.n	80069d0 <HAL_I2C_Init+0xec>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685a      	ldr	r2, [r3, #4]
 80069b4:	4613      	mov	r3, r2
 80069b6:	005b      	lsls	r3, r3, #1
 80069b8:	4413      	add	r3, r2
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80069c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	bf0c      	ite	eq
 80069c8:	2301      	moveq	r3, #1
 80069ca:	2300      	movne	r3, #0
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	e010      	b.n	80069f2 <HAL_I2C_Init+0x10e>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	4613      	mov	r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4413      	add	r3, r2
 80069da:	009a      	lsls	r2, r3, #2
 80069dc:	4413      	add	r3, r2
 80069de:	68ba      	ldr	r2, [r7, #8]
 80069e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	bf0c      	ite	eq
 80069ec:	2301      	moveq	r3, #1
 80069ee:	2300      	movne	r3, #0
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <HAL_I2C_Init+0x116>
 80069f6:	2301      	movs	r3, #1
 80069f8:	e01a      	b.n	8006a30 <HAL_I2C_Init+0x14c>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10a      	bne.n	8006a18 <HAL_I2C_Init+0x134>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685a      	ldr	r2, [r3, #4]
 8006a06:	4613      	mov	r3, r2
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	4413      	add	r3, r2
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a16:	e00b      	b.n	8006a30 <HAL_I2C_Init+0x14c>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4413      	add	r3, r2
 8006a22:	009a      	lsls	r2, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a30:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	69d1      	ldr	r1, [r2, #28]
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	6a12      	ldr	r2, [r2, #32]
 8006a3e:	430a      	orrs	r2, r1
 8006a40:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	6911      	ldr	r1, [r2, #16]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	68d2      	ldr	r2, [r2, #12]
 8006a4e:	430a      	orrs	r2, r1
 8006a50:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	6951      	ldr	r1, [r2, #20]
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6992      	ldr	r2, [r2, #24]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6812      	ldr	r2, [r2, #0]
 8006a6a:	6812      	ldr	r2, [r2, #0]
 8006a6c:	f042 0201 	orr.w	r2, r2, #1
 8006a70:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3710      	adds	r7, #16
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	431bde83 	.word	0x431bde83
 8006a9c:	000186a0 	.word	0x000186a0
 8006aa0:	10624dd3 	.word	0x10624dd3

08006aa4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b088      	sub	sp, #32
 8006aa8:	af02      	add	r7, sp, #8
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	607a      	str	r2, [r7, #4]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	817b      	strh	r3, [r7, #10]
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006abc:	f7ff fbe4 	bl	8006288 <HAL_GetTick>
 8006ac0:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b20      	cmp	r3, #32
 8006acc:	f040 80ee 	bne.w	8006cac <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	9300      	str	r3, [sp, #0]
 8006ad4:	2319      	movs	r3, #25
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	4977      	ldr	r1, [pc, #476]	; (8006cb8 <HAL_I2C_Master_Transmit+0x214>)
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f000 fc6c 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d001      	beq.n	8006aea <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	e0e1      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d101      	bne.n	8006af8 <HAL_I2C_Master_Transmit+0x54>
 8006af4:	2302      	movs	r3, #2
 8006af6:	e0da      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d007      	beq.n	8006b1e <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	6812      	ldr	r2, [r2, #0]
 8006b16:	6812      	ldr	r2, [r2, #0]
 8006b18:	f042 0201 	orr.w	r2, r2, #1
 8006b1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	6812      	ldr	r2, [r2, #0]
 8006b26:	6812      	ldr	r2, [r2, #0]
 8006b28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b2c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2221      	movs	r2, #33	; 0x21
 8006b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2210      	movs	r2, #16
 8006b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	893a      	ldrh	r2, [r7, #8]
 8006b4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	4a5a      	ldr	r2, [pc, #360]	; (8006cbc <HAL_I2C_Master_Transmit+0x218>)
 8006b54:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006b60:	8979      	ldrh	r1, [r7, #10]
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	6a3a      	ldr	r2, [r7, #32]
 8006b66:	68f8      	ldr	r0, [r7, #12]
 8006b68:	f000 fadc 	bl	8007124 <I2C_MasterRequestWrite>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00f      	beq.n	8006b92 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b76:	2b04      	cmp	r3, #4
 8006b78:	d105      	bne.n	8006b86 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e093      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e08d      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b92:	2300      	movs	r3, #0
 8006b94:	613b      	str	r3, [r7, #16]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	695b      	ldr	r3, [r3, #20]
 8006b9c:	613b      	str	r3, [r7, #16]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	613b      	str	r3, [r7, #16]
 8006ba6:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8006ba8:	e066      	b.n	8006c78 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	6a39      	ldr	r1, [r7, #32]
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f000 fcc1 	bl	8007536 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d00f      	beq.n	8006bda <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bbe:	2b04      	cmp	r3, #4
 8006bc0:	d109      	bne.n	8006bd6 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	6812      	ldr	r2, [r2, #0]
 8006bca:	6812      	ldr	r2, [r2, #0]
 8006bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bd0:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e06b      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e069      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be2:	1c58      	adds	r0, r3, #1
 8006be4:	68f9      	ldr	r1, [r7, #12]
 8006be6:	6248      	str	r0, [r1, #36]	; 0x24
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	b29a      	uxth	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	f003 0304 	and.w	r3, r3, #4
 8006c10:	2b04      	cmp	r3, #4
 8006c12:	d119      	bne.n	8006c48 <HAL_I2C_Master_Transmit+0x1a4>
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d015      	beq.n	8006c48 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c24:	1c58      	adds	r0, r3, #1
 8006c26:	68f9      	ldr	r1, [r7, #12]
 8006c28:	6248      	str	r0, [r1, #36]	; 0x24
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	3b01      	subs	r3, #1
 8006c36:	b29a      	uxth	r2, r3
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c40:	3b01      	subs	r3, #1
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	6a39      	ldr	r1, [r7, #32]
 8006c4c:	68f8      	ldr	r0, [r7, #12]
 8006c4e:	f000 fcaf 	bl	80075b0 <I2C_WaitOnBTFFlagUntilTimeout>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00f      	beq.n	8006c78 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d109      	bne.n	8006c74 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	6812      	ldr	r2, [r2, #0]
 8006c68:	6812      	ldr	r2, [r2, #0]
 8006c6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c6e:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e01c      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e01a      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d194      	bne.n	8006baa <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	6812      	ldr	r2, [r2, #0]
 8006c88:	6812      	ldr	r2, [r2, #0]
 8006c8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	e000      	b.n	8006cae <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8006cac:	2302      	movs	r3, #2
  }
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	00100002 	.word	0x00100002
 8006cbc:	ffff0000 	.word	0xffff0000

08006cc0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b08c      	sub	sp, #48	; 0x30
 8006cc4:	af02      	add	r7, sp, #8
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	607a      	str	r2, [r7, #4]
 8006cca:	461a      	mov	r2, r3
 8006ccc:	460b      	mov	r3, r1
 8006cce:	817b      	strh	r3, [r7, #10]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cd8:	f7ff fad6 	bl	8006288 <HAL_GetTick>
 8006cdc:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	2b20      	cmp	r3, #32
 8006ce8:	f040 8215 	bne.w	8007116 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cee:	9300      	str	r3, [sp, #0]
 8006cf0:	2319      	movs	r3, #25
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	4985      	ldr	r1, [pc, #532]	; (8006f0c <HAL_I2C_Master_Receive+0x24c>)
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 fb5e 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8006d02:	2302      	movs	r3, #2
 8006d04:	e208      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d101      	bne.n	8006d14 <HAL_I2C_Master_Receive+0x54>
 8006d10:	2302      	movs	r3, #2
 8006d12:	e201      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0301 	and.w	r3, r3, #1
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d007      	beq.n	8006d3a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	6812      	ldr	r2, [r2, #0]
 8006d32:	6812      	ldr	r2, [r2, #0]
 8006d34:	f042 0201 	orr.w	r2, r2, #1
 8006d38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	6812      	ldr	r2, [r2, #0]
 8006d42:	6812      	ldr	r2, [r2, #0]
 8006d44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2222      	movs	r2, #34	; 0x22
 8006d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2210      	movs	r2, #16
 8006d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	893a      	ldrh	r2, [r7, #8]
 8006d6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	4a68      	ldr	r2, [pc, #416]	; (8006f10 <HAL_I2C_Master_Receive+0x250>)
 8006d70:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006d7c:	8979      	ldrh	r1, [r7, #10]
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d82:	68f8      	ldr	r0, [r7, #12]
 8006d84:	f000 fa50 	bl	8007228 <I2C_MasterRequestRead>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00f      	beq.n	8006dae <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	d105      	bne.n	8006da2 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e1ba      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	e1b4      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d113      	bne.n	8006dde <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006db6:	2300      	movs	r3, #0
 8006db8:	623b      	str	r3, [r7, #32]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	623b      	str	r3, [r7, #32]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	699b      	ldr	r3, [r3, #24]
 8006dc8:	623b      	str	r3, [r7, #32]
 8006dca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	6812      	ldr	r2, [r2, #0]
 8006dd4:	6812      	ldr	r2, [r2, #0]
 8006dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dda:	601a      	str	r2, [r3, #0]
 8006ddc:	e188      	b.n	80070f0 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d11b      	bne.n	8006e1e <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	6812      	ldr	r2, [r2, #0]
 8006dee:	6812      	ldr	r2, [r2, #0]
 8006df0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006df4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006df6:	2300      	movs	r3, #0
 8006df8:	61fb      	str	r3, [r7, #28]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	695b      	ldr	r3, [r3, #20]
 8006e00:	61fb      	str	r3, [r7, #28]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	61fb      	str	r3, [r7, #28]
 8006e0a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	6812      	ldr	r2, [r2, #0]
 8006e14:	6812      	ldr	r2, [r2, #0]
 8006e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	e168      	b.n	80070f0 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d11b      	bne.n	8006e5e <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	6812      	ldr	r2, [r2, #0]
 8006e2e:	6812      	ldr	r2, [r2, #0]
 8006e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e34:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	6812      	ldr	r2, [r2, #0]
 8006e3e:	6812      	ldr	r2, [r2, #0]
 8006e40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e46:	2300      	movs	r3, #0
 8006e48:	61bb      	str	r3, [r7, #24]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	695b      	ldr	r3, [r3, #20]
 8006e50:	61bb      	str	r3, [r7, #24]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	699b      	ldr	r3, [r3, #24]
 8006e58:	61bb      	str	r3, [r7, #24]
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	e148      	b.n	80070f0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	6812      	ldr	r2, [r2, #0]
 8006e66:	6812      	ldr	r2, [r2, #0]
 8006e68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e6e:	2300      	movs	r3, #0
 8006e70:	617b      	str	r3, [r7, #20]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	617b      	str	r3, [r7, #20]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	617b      	str	r3, [r7, #20]
 8006e82:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8006e84:	e134      	b.n	80070f0 <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e8a:	2b03      	cmp	r3, #3
 8006e8c:	f200 80eb 	bhi.w	8007066 <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d127      	bne.n	8006ee8 <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8006e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e9c:	68f8      	ldr	r0, [r7, #12]
 8006e9e:	f000 fbc4 	bl	800762a <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d007      	beq.n	8006eb8 <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eac:	2b20      	cmp	r3, #32
 8006eae:	d101      	bne.n	8006eb4 <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	e131      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e12f      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ebc:	1c59      	adds	r1, r3, #1
 8006ebe:	68fa      	ldr	r2, [r7, #12]
 8006ec0:	6251      	str	r1, [r2, #36]	; 0x24
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	6812      	ldr	r2, [r2, #0]
 8006ec6:	6912      	ldr	r2, [r2, #16]
 8006ec8:	b2d2      	uxtb	r2, r2
 8006eca:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ee6:	e103      	b.n	80070f0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d14a      	bne.n	8006f86 <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef2:	9300      	str	r3, [sp, #0]
 8006ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	4906      	ldr	r1, [pc, #24]	; (8006f14 <HAL_I2C_Master_Receive+0x254>)
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f000 fa5c 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d008      	beq.n	8006f18 <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e106      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
 8006f0a:	bf00      	nop
 8006f0c:	00100002 	.word	0x00100002
 8006f10:	ffff0000 	.word	0xffff0000
 8006f14:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	6812      	ldr	r2, [r2, #0]
 8006f20:	6812      	ldr	r2, [r2, #0]
 8006f22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2c:	1c59      	adds	r1, r3, #1
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	6251      	str	r1, [r2, #36]	; 0x24
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	6812      	ldr	r2, [r2, #0]
 8006f36:	6912      	ldr	r2, [r2, #16]
 8006f38:	b2d2      	uxtb	r2, r2
 8006f3a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f40:	3b01      	subs	r3, #1
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	b29a      	uxth	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5a:	1c59      	adds	r1, r3, #1
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	6251      	str	r1, [r2, #36]	; 0x24
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	6812      	ldr	r2, [r2, #0]
 8006f64:	6912      	ldr	r2, [r2, #16]
 8006f66:	b2d2      	uxtb	r2, r2
 8006f68:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006f84:	e0b4      	b.n	80070f0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f88:	9300      	str	r3, [sp, #0]
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	4964      	ldr	r1, [pc, #400]	; (8007120 <HAL_I2C_Master_Receive+0x460>)
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 fa11 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d001      	beq.n	8006fa0 <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e0bb      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68fa      	ldr	r2, [r7, #12]
 8006fa6:	6812      	ldr	r2, [r2, #0]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb4:	1c59      	adds	r1, r3, #1
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	6251      	str	r1, [r2, #36]	; 0x24
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	6812      	ldr	r2, [r2, #0]
 8006fbe:	6912      	ldr	r2, [r2, #16]
 8006fc0:	b2d2      	uxtb	r2, r2
 8006fc2:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe0:	9300      	str	r3, [sp, #0]
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	494e      	ldr	r1, [pc, #312]	; (8007120 <HAL_I2C_Master_Receive+0x460>)
 8006fe8:	68f8      	ldr	r0, [r7, #12]
 8006fea:	f000 f9e5 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d001      	beq.n	8006ff8 <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	e08f      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	6812      	ldr	r2, [r2, #0]
 8007000:	6812      	ldr	r2, [r2, #0]
 8007002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007006:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700c:	1c59      	adds	r1, r3, #1
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	6251      	str	r1, [r2, #36]	; 0x24
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	6812      	ldr	r2, [r2, #0]
 8007016:	6912      	ldr	r2, [r2, #16]
 8007018:	b2d2      	uxtb	r2, r2
 800701a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007020:	3b01      	subs	r3, #1
 8007022:	b29a      	uxth	r2, r3
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800702c:	b29b      	uxth	r3, r3
 800702e:	3b01      	subs	r3, #1
 8007030:	b29a      	uxth	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800703a:	1c59      	adds	r1, r3, #1
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	6251      	str	r1, [r2, #36]	; 0x24
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	6812      	ldr	r2, [r2, #0]
 8007044:	6912      	ldr	r2, [r2, #16]
 8007046:	b2d2      	uxtb	r2, r2
 8007048:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800704e:	3b01      	subs	r3, #1
 8007050:	b29a      	uxth	r2, r3
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800705a:	b29b      	uxth	r3, r3
 800705c:	3b01      	subs	r3, #1
 800705e:	b29a      	uxth	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007064:	e044      	b.n	80070f0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8007066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007068:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 fadd 	bl	800762a <I2C_WaitOnRXNEFlagUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d007      	beq.n	8007086 <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707a:	2b20      	cmp	r3, #32
 800707c:	d101      	bne.n	8007082 <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e04a      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e048      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708a:	1c59      	adds	r1, r3, #1
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	6251      	str	r1, [r2, #36]	; 0x24
 8007090:	68fa      	ldr	r2, [r7, #12]
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	6912      	ldr	r2, [r2, #16]
 8007096:	b2d2      	uxtb	r2, r2
 8007098:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800709e:	3b01      	subs	r3, #1
 80070a0:	b29a      	uxth	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	3b01      	subs	r3, #1
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	f003 0304 	and.w	r3, r3, #4
 80070be:	2b04      	cmp	r3, #4
 80070c0:	d116      	bne.n	80070f0 <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c6:	1c59      	adds	r1, r3, #1
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	6251      	str	r1, [r2, #36]	; 0x24
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	6812      	ldr	r2, [r2, #0]
 80070d0:	6912      	ldr	r2, [r2, #16]
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070da:	3b01      	subs	r3, #1
 80070dc:	b29a      	uxth	r2, r3
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	3b01      	subs	r3, #1
 80070ea:	b29a      	uxth	r2, r3
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f47f aec6 	bne.w	8006e86 <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007112:	2300      	movs	r3, #0
 8007114:	e000      	b.n	8007118 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007116:	2302      	movs	r3, #2
  }
}
 8007118:	4618      	mov	r0, r3
 800711a:	3728      	adds	r7, #40	; 0x28
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	00010004 	.word	0x00010004

08007124 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b088      	sub	sp, #32
 8007128:	af02      	add	r7, sp, #8
 800712a:	60f8      	str	r0, [r7, #12]
 800712c:	607a      	str	r2, [r7, #4]
 800712e:	603b      	str	r3, [r7, #0]
 8007130:	460b      	mov	r3, r1
 8007132:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007138:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	2b04      	cmp	r3, #4
 800713e:	d006      	beq.n	800714e <I2C_MasterRequestWrite+0x2a>
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d003      	beq.n	800714e <I2C_MasterRequestWrite+0x2a>
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800714c:	d108      	bne.n	8007160 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	6812      	ldr	r2, [r2, #0]
 8007156:	6812      	ldr	r2, [r2, #0]
 8007158:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800715c:	601a      	str	r2, [r3, #0]
 800715e:	e00b      	b.n	8007178 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007164:	2b12      	cmp	r3, #18
 8007166:	d107      	bne.n	8007178 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	6812      	ldr	r2, [r2, #0]
 8007170:	6812      	ldr	r2, [r2, #0]
 8007172:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007176:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f000 f917 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	d001      	beq.n	8007194 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e040      	b.n	8007216 <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800719c:	d107      	bne.n	80071ae <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	897a      	ldrh	r2, [r7, #10]
 80071a4:	b2d2      	uxtb	r2, r2
 80071a6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80071aa:	611a      	str	r2, [r3, #16]
 80071ac:	e021      	b.n	80071f2 <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	897a      	ldrh	r2, [r7, #10]
 80071b4:	11d2      	asrs	r2, r2, #7
 80071b6:	b2d2      	uxtb	r2, r2
 80071b8:	f002 0206 	and.w	r2, r2, #6
 80071bc:	b2d2      	uxtb	r2, r2
 80071be:	f062 020f 	orn	r2, r2, #15
 80071c2:	b2d2      	uxtb	r2, r2
 80071c4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	4915      	ldr	r1, [pc, #84]	; (8007220 <I2C_MasterRequestWrite+0xfc>)
 80071cc:	68f8      	ldr	r0, [r7, #12]
 80071ce:	f000 f944 	bl	800745a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d007      	beq.n	80071e8 <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071dc:	2b04      	cmp	r3, #4
 80071de:	d101      	bne.n	80071e4 <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e018      	b.n	8007216 <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 80071e4:	2303      	movs	r3, #3
 80071e6:	e016      	b.n	8007216 <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	897a      	ldrh	r2, [r7, #10]
 80071ee:	b2d2      	uxtb	r2, r2
 80071f0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	490b      	ldr	r1, [pc, #44]	; (8007224 <I2C_MasterRequestWrite+0x100>)
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 f92e 	bl	800745a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d007      	beq.n	8007214 <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007208:	2b04      	cmp	r3, #4
 800720a:	d101      	bne.n	8007210 <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e002      	b.n	8007216 <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 8007210:	2303      	movs	r3, #3
 8007212:	e000      	b.n	8007216 <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3718      	adds	r7, #24
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	00010008 	.word	0x00010008
 8007224:	00010002 	.word	0x00010002

08007228 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b088      	sub	sp, #32
 800722c:	af02      	add	r7, sp, #8
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	607a      	str	r2, [r7, #4]
 8007232:	603b      	str	r3, [r7, #0]
 8007234:	460b      	mov	r3, r1
 8007236:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800723c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	6812      	ldr	r2, [r2, #0]
 8007246:	6812      	ldr	r2, [r2, #0]
 8007248:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800724c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	2b04      	cmp	r3, #4
 8007252:	d006      	beq.n	8007262 <I2C_MasterRequestRead+0x3a>
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d003      	beq.n	8007262 <I2C_MasterRequestRead+0x3a>
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007260:	d108      	bne.n	8007274 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	6812      	ldr	r2, [r2, #0]
 800726a:	6812      	ldr	r2, [r2, #0]
 800726c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007270:	601a      	str	r2, [r3, #0]
 8007272:	e00b      	b.n	800728c <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007278:	2b11      	cmp	r3, #17
 800727a:	d107      	bne.n	800728c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	6812      	ldr	r2, [r2, #0]
 8007284:	6812      	ldr	r2, [r2, #0]
 8007286:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800728a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	9300      	str	r3, [sp, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f000 f88d 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d001      	beq.n	80072a8 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	e07f      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	691b      	ldr	r3, [r3, #16]
 80072ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072b0:	d108      	bne.n	80072c4 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	897a      	ldrh	r2, [r7, #10]
 80072b8:	b2d2      	uxtb	r2, r2
 80072ba:	f042 0201 	orr.w	r2, r2, #1
 80072be:	b2d2      	uxtb	r2, r2
 80072c0:	611a      	str	r2, [r3, #16]
 80072c2:	e05f      	b.n	8007384 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	897a      	ldrh	r2, [r7, #10]
 80072ca:	11d2      	asrs	r2, r2, #7
 80072cc:	b2d2      	uxtb	r2, r2
 80072ce:	f002 0206 	and.w	r2, r2, #6
 80072d2:	b2d2      	uxtb	r2, r2
 80072d4:	f062 020f 	orn	r2, r2, #15
 80072d8:	b2d2      	uxtb	r2, r2
 80072da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	4933      	ldr	r1, [pc, #204]	; (80073b0 <I2C_MasterRequestRead+0x188>)
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	f000 f8b9 	bl	800745a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d007      	beq.n	80072fe <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f2:	2b04      	cmp	r3, #4
 80072f4:	d101      	bne.n	80072fa <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e056      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e054      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	897a      	ldrh	r2, [r7, #10]
 8007304:	b2d2      	uxtb	r2, r2
 8007306:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	4929      	ldr	r1, [pc, #164]	; (80073b4 <I2C_MasterRequestRead+0x18c>)
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f000 f8a3 	bl	800745a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d007      	beq.n	800732a <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800731e:	2b04      	cmp	r3, #4
 8007320:	d101      	bne.n	8007326 <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e040      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e03e      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800732a:	2300      	movs	r3, #0
 800732c:	613b      	str	r3, [r7, #16]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	695b      	ldr	r3, [r3, #20]
 8007334:	613b      	str	r3, [r7, #16]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	699b      	ldr	r3, [r3, #24]
 800733c:	613b      	str	r3, [r7, #16]
 800733e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	6812      	ldr	r2, [r2, #0]
 8007348:	6812      	ldr	r2, [r2, #0]
 800734a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800734e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 f82b 	bl	80073b8 <I2C_WaitOnFlagUntilTimeout>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e01d      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	897a      	ldrh	r2, [r7, #10]
 8007372:	11d2      	asrs	r2, r2, #7
 8007374:	b2d2      	uxtb	r2, r2
 8007376:	f002 0206 	and.w	r2, r2, #6
 800737a:	b2d2      	uxtb	r2, r2
 800737c:	f062 020e 	orn	r2, r2, #14
 8007380:	b2d2      	uxtb	r2, r2
 8007382:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	490a      	ldr	r1, [pc, #40]	; (80073b4 <I2C_MasterRequestRead+0x18c>)
 800738a:	68f8      	ldr	r0, [r7, #12]
 800738c:	f000 f865 	bl	800745a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007390:	4603      	mov	r3, r0
 8007392:	2b00      	cmp	r3, #0
 8007394:	d007      	beq.n	80073a6 <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739a:	2b04      	cmp	r3, #4
 800739c:	d101      	bne.n	80073a2 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e002      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	e000      	b.n	80073a8 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3718      	adds	r7, #24
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	00010008 	.word	0x00010008
 80073b4:	00010002 	.word	0x00010002

080073b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	603b      	str	r3, [r7, #0]
 80073c4:	4613      	mov	r3, r2
 80073c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80073c8:	e01f      	b.n	800740a <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073d0:	d01b      	beq.n	800740a <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d007      	beq.n	80073e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80073d8:	f7fe ff56 	bl	8006288 <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	1ad2      	subs	r2, r2, r3
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d910      	bls.n	800740a <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2200      	movs	r2, #0
 80073ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2220      	movs	r2, #32
 80073f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e023      	b.n	8007452 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	0c1b      	lsrs	r3, r3, #16
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b01      	cmp	r3, #1
 8007412:	d10d      	bne.n	8007430 <I2C_WaitOnFlagUntilTimeout+0x78>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	695b      	ldr	r3, [r3, #20]
 800741a:	43da      	mvns	r2, r3
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	4013      	ands	r3, r2
 8007420:	b29b      	uxth	r3, r3
 8007422:	2b00      	cmp	r3, #0
 8007424:	bf0c      	ite	eq
 8007426:	2301      	moveq	r3, #1
 8007428:	2300      	movne	r3, #0
 800742a:	b2db      	uxtb	r3, r3
 800742c:	461a      	mov	r2, r3
 800742e:	e00c      	b.n	800744a <I2C_WaitOnFlagUntilTimeout+0x92>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	699b      	ldr	r3, [r3, #24]
 8007436:	43da      	mvns	r2, r3
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	4013      	ands	r3, r2
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	bf0c      	ite	eq
 8007442:	2301      	moveq	r3, #1
 8007444:	2300      	movne	r3, #0
 8007446:	b2db      	uxtb	r3, r3
 8007448:	461a      	mov	r2, r3
 800744a:	79fb      	ldrb	r3, [r7, #7]
 800744c:	429a      	cmp	r2, r3
 800744e:	d0bc      	beq.n	80073ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3710      	adds	r7, #16
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	60f8      	str	r0, [r7, #12]
 8007462:	60b9      	str	r1, [r7, #8]
 8007464:	607a      	str	r2, [r7, #4]
 8007466:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007468:	e040      	b.n	80074ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	695b      	ldr	r3, [r3, #20]
 8007470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007478:	d11c      	bne.n	80074b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	6812      	ldr	r2, [r2, #0]
 8007482:	6812      	ldr	r2, [r2, #0]
 8007484:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007488:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007492:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2204      	movs	r2, #4
 8007498:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2200      	movs	r2, #0
 800749e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	e03c      	b.n	800752e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ba:	d017      	beq.n	80074ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d007      	beq.n	80074d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 80074c2:	f7fe fee1 	bl	8006288 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	1ad2      	subs	r2, r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d90c      	bls.n	80074ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2200      	movs	r2, #0
 80074d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2220      	movs	r2, #32
 80074dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e020      	b.n	800752e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	0c1b      	lsrs	r3, r3, #16
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d10c      	bne.n	8007510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	695b      	ldr	r3, [r3, #20]
 80074fc:	43da      	mvns	r2, r3
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	4013      	ands	r3, r2
 8007502:	b29b      	uxth	r3, r3
 8007504:	2b00      	cmp	r3, #0
 8007506:	bf14      	ite	ne
 8007508:	2301      	movne	r3, #1
 800750a:	2300      	moveq	r3, #0
 800750c:	b2db      	uxtb	r3, r3
 800750e:	e00b      	b.n	8007528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	699b      	ldr	r3, [r3, #24]
 8007516:	43da      	mvns	r2, r3
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	4013      	ands	r3, r2
 800751c:	b29b      	uxth	r3, r3
 800751e:	2b00      	cmp	r3, #0
 8007520:	bf14      	ite	ne
 8007522:	2301      	movne	r3, #1
 8007524:	2300      	moveq	r3, #0
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b00      	cmp	r3, #0
 800752a:	d19e      	bne.n	800746a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	60f8      	str	r0, [r7, #12]
 800753e:	60b9      	str	r1, [r7, #8]
 8007540:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007542:	e029      	b.n	8007598 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f000 f8ba 	bl	80076be <I2C_IsAcknowledgeFailed>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d001      	beq.n	8007554 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e029      	b.n	80075a8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755a:	d01d      	beq.n	8007598 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d007      	beq.n	8007572 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007562:	f7fe fe91 	bl	8006288 <HAL_GetTick>
 8007566:	4602      	mov	r2, r0
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	1ad2      	subs	r2, r2, r3
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	429a      	cmp	r2, r3
 8007570:	d912      	bls.n	8007598 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007576:	f043 0220 	orr.w	r2, r3, #32
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2200      	movs	r2, #0
 8007582:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2220      	movs	r2, #32
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e007      	b.n	80075a8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a2:	2b80      	cmp	r3, #128	; 0x80
 80075a4:	d1ce      	bne.n	8007544 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80075a6:	2300      	movs	r3, #0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3710      	adds	r7, #16
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80075bc:	e029      	b.n	8007612 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80075be:	68f8      	ldr	r0, [r7, #12]
 80075c0:	f000 f87d 	bl	80076be <I2C_IsAcknowledgeFailed>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d001      	beq.n	80075ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e029      	b.n	8007622 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d4:	d01d      	beq.n	8007612 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d007      	beq.n	80075ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80075dc:	f7fe fe54 	bl	8006288 <HAL_GetTick>
 80075e0:	4602      	mov	r2, r0
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	1ad2      	subs	r2, r2, r3
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d912      	bls.n	8007612 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f0:	f043 0220 	orr.w	r2, r3, #32
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2220      	movs	r2, #32
 8007602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e007      	b.n	8007622 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	695b      	ldr	r3, [r3, #20]
 8007618:	f003 0304 	and.w	r3, r3, #4
 800761c:	2b04      	cmp	r3, #4
 800761e:	d1ce      	bne.n	80075be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3710      	adds	r7, #16
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800762a:	b580      	push	{r7, lr}
 800762c:	b084      	sub	sp, #16
 800762e:	af00      	add	r7, sp, #0
 8007630:	60f8      	str	r0, [r7, #12]
 8007632:	60b9      	str	r1, [r7, #8]
 8007634:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007636:	e036      	b.n	80076a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	f003 0310 	and.w	r3, r3, #16
 8007642:	2b10      	cmp	r3, #16
 8007644:	d114      	bne.n	8007670 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f06f 0210 	mvn.w	r2, #16
 800764e:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2220      	movs	r2, #32
 8007660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2200      	movs	r2, #0
 8007668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e022      	b.n	80076b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8007676:	f7fe fe07 	bl	8006288 <HAL_GetTick>
 800767a:	4602      	mov	r2, r0
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	1ad2      	subs	r2, r2, r3
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	429a      	cmp	r2, r3
 8007684:	d90f      	bls.n	80076a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768a:	f043 0220 	orr.w	r2, r3, #32
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2220      	movs	r2, #32
 8007696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2200      	movs	r2, #0
 800769e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80076a2:	2303      	movs	r3, #3
 80076a4:	e007      	b.n	80076b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	695b      	ldr	r3, [r3, #20]
 80076ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076b0:	2b40      	cmp	r3, #64	; 0x40
 80076b2:	d1c1      	bne.n	8007638 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80076be:	b480      	push	{r7}
 80076c0:	b083      	sub	sp, #12
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	695b      	ldr	r3, [r3, #20]
 80076cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076d4:	d114      	bne.n	8007700 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80076de:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2204      	movs	r2, #4
 80076e4:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2220      	movs	r2, #32
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	e000      	b.n	8007702 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
	...

08007710 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b086      	sub	sp, #24
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d101      	bne.n	8007722 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e22d      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 0301 	and.w	r3, r3, #1
 800772a:	2b00      	cmp	r3, #0
 800772c:	d075      	beq.n	800781a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800772e:	4ba3      	ldr	r3, [pc, #652]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f003 030c 	and.w	r3, r3, #12
 8007736:	2b04      	cmp	r3, #4
 8007738:	d00c      	beq.n	8007754 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800773a:	4ba0      	ldr	r3, [pc, #640]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007742:	2b08      	cmp	r3, #8
 8007744:	d112      	bne.n	800776c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007746:	4b9d      	ldr	r3, [pc, #628]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800774e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007752:	d10b      	bne.n	800776c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007754:	4b99      	ldr	r3, [pc, #612]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800775c:	2b00      	cmp	r3, #0
 800775e:	d05b      	beq.n	8007818 <HAL_RCC_OscConfig+0x108>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d157      	bne.n	8007818 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	e208      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007774:	d106      	bne.n	8007784 <HAL_RCC_OscConfig+0x74>
 8007776:	4a91      	ldr	r2, [pc, #580]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007778:	4b90      	ldr	r3, [pc, #576]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007780:	6013      	str	r3, [r2, #0]
 8007782:	e01d      	b.n	80077c0 <HAL_RCC_OscConfig+0xb0>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800778c:	d10c      	bne.n	80077a8 <HAL_RCC_OscConfig+0x98>
 800778e:	4a8b      	ldr	r2, [pc, #556]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007790:	4b8a      	ldr	r3, [pc, #552]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007798:	6013      	str	r3, [r2, #0]
 800779a:	4a88      	ldr	r2, [pc, #544]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 800779c:	4b87      	ldr	r3, [pc, #540]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a4:	6013      	str	r3, [r2, #0]
 80077a6:	e00b      	b.n	80077c0 <HAL_RCC_OscConfig+0xb0>
 80077a8:	4a84      	ldr	r2, [pc, #528]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80077aa:	4b84      	ldr	r3, [pc, #528]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077b2:	6013      	str	r3, [r2, #0]
 80077b4:	4a81      	ldr	r2, [pc, #516]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80077b6:	4b81      	ldr	r3, [pc, #516]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d013      	beq.n	80077f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077c8:	f7fe fd5e 	bl	8006288 <HAL_GetTick>
 80077cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077ce:	e008      	b.n	80077e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077d0:	f7fe fd5a 	bl	8006288 <HAL_GetTick>
 80077d4:	4602      	mov	r2, r0
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	2b64      	cmp	r3, #100	; 0x64
 80077dc:	d901      	bls.n	80077e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	e1cd      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077e2:	4b76      	ldr	r3, [pc, #472]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d0f0      	beq.n	80077d0 <HAL_RCC_OscConfig+0xc0>
 80077ee:	e014      	b.n	800781a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077f0:	f7fe fd4a 	bl	8006288 <HAL_GetTick>
 80077f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077f6:	e008      	b.n	800780a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077f8:	f7fe fd46 	bl	8006288 <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	2b64      	cmp	r3, #100	; 0x64
 8007804:	d901      	bls.n	800780a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007806:	2303      	movs	r3, #3
 8007808:	e1b9      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800780a:	4b6c      	ldr	r3, [pc, #432]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1f0      	bne.n	80077f8 <HAL_RCC_OscConfig+0xe8>
 8007816:	e000      	b.n	800781a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0302 	and.w	r3, r3, #2
 8007822:	2b00      	cmp	r3, #0
 8007824:	d063      	beq.n	80078ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007826:	4b65      	ldr	r3, [pc, #404]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f003 030c 	and.w	r3, r3, #12
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00b      	beq.n	800784a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007832:	4b62      	ldr	r3, [pc, #392]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800783a:	2b08      	cmp	r3, #8
 800783c:	d11c      	bne.n	8007878 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800783e:	4b5f      	ldr	r3, [pc, #380]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007846:	2b00      	cmp	r3, #0
 8007848:	d116      	bne.n	8007878 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800784a:	4b5c      	ldr	r3, [pc, #368]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	2b00      	cmp	r3, #0
 8007854:	d005      	beq.n	8007862 <HAL_RCC_OscConfig+0x152>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d001      	beq.n	8007862 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800785e:	2301      	movs	r3, #1
 8007860:	e18d      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007862:	4956      	ldr	r1, [pc, #344]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007864:	4b55      	ldr	r3, [pc, #340]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	00db      	lsls	r3, r3, #3
 8007872:	4313      	orrs	r3, r2
 8007874:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007876:	e03a      	b.n	80078ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d020      	beq.n	80078c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007880:	4b4f      	ldr	r3, [pc, #316]	; (80079c0 <HAL_RCC_OscConfig+0x2b0>)
 8007882:	2201      	movs	r2, #1
 8007884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007886:	f7fe fcff 	bl	8006288 <HAL_GetTick>
 800788a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800788c:	e008      	b.n	80078a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800788e:	f7fe fcfb 	bl	8006288 <HAL_GetTick>
 8007892:	4602      	mov	r2, r0
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	2b02      	cmp	r3, #2
 800789a:	d901      	bls.n	80078a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	e16e      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078a0:	4b46      	ldr	r3, [pc, #280]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0302 	and.w	r3, r3, #2
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d0f0      	beq.n	800788e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078ac:	4943      	ldr	r1, [pc, #268]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80078ae:	4b43      	ldr	r3, [pc, #268]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	00db      	lsls	r3, r3, #3
 80078bc:	4313      	orrs	r3, r2
 80078be:	600b      	str	r3, [r1, #0]
 80078c0:	e015      	b.n	80078ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078c2:	4b3f      	ldr	r3, [pc, #252]	; (80079c0 <HAL_RCC_OscConfig+0x2b0>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c8:	f7fe fcde 	bl	8006288 <HAL_GetTick>
 80078cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078ce:	e008      	b.n	80078e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078d0:	f7fe fcda 	bl	8006288 <HAL_GetTick>
 80078d4:	4602      	mov	r2, r0
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d901      	bls.n	80078e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e14d      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078e2:	4b36      	ldr	r3, [pc, #216]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1f0      	bne.n	80078d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0308 	and.w	r3, r3, #8
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d030      	beq.n	800795c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	695b      	ldr	r3, [r3, #20]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d016      	beq.n	8007930 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007902:	4b30      	ldr	r3, [pc, #192]	; (80079c4 <HAL_RCC_OscConfig+0x2b4>)
 8007904:	2201      	movs	r2, #1
 8007906:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007908:	f7fe fcbe 	bl	8006288 <HAL_GetTick>
 800790c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800790e:	e008      	b.n	8007922 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007910:	f7fe fcba 	bl	8006288 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	2b02      	cmp	r3, #2
 800791c:	d901      	bls.n	8007922 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800791e:	2303      	movs	r3, #3
 8007920:	e12d      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007922:	4b26      	ldr	r3, [pc, #152]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007924:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007926:	f003 0302 	and.w	r3, r3, #2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d0f0      	beq.n	8007910 <HAL_RCC_OscConfig+0x200>
 800792e:	e015      	b.n	800795c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007930:	4b24      	ldr	r3, [pc, #144]	; (80079c4 <HAL_RCC_OscConfig+0x2b4>)
 8007932:	2200      	movs	r2, #0
 8007934:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007936:	f7fe fca7 	bl	8006288 <HAL_GetTick>
 800793a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800793c:	e008      	b.n	8007950 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800793e:	f7fe fca3 	bl	8006288 <HAL_GetTick>
 8007942:	4602      	mov	r2, r0
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	2b02      	cmp	r3, #2
 800794a:	d901      	bls.n	8007950 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800794c:	2303      	movs	r3, #3
 800794e:	e116      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007950:	4b1a      	ldr	r3, [pc, #104]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007954:	f003 0302 	and.w	r3, r3, #2
 8007958:	2b00      	cmp	r3, #0
 800795a:	d1f0      	bne.n	800793e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f003 0304 	and.w	r3, r3, #4
 8007964:	2b00      	cmp	r3, #0
 8007966:	f000 80a0 	beq.w	8007aaa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800796a:	2300      	movs	r3, #0
 800796c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800796e:	4b13      	ldr	r3, [pc, #76]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10f      	bne.n	800799a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800797a:	2300      	movs	r3, #0
 800797c:	60fb      	str	r3, [r7, #12]
 800797e:	4a0f      	ldr	r2, [pc, #60]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007980:	4b0e      	ldr	r3, [pc, #56]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 8007982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007988:	6413      	str	r3, [r2, #64]	; 0x40
 800798a:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <HAL_RCC_OscConfig+0x2ac>)
 800798c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800798e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007992:	60fb      	str	r3, [r7, #12]
 8007994:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007996:	2301      	movs	r3, #1
 8007998:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800799a:	4b0b      	ldr	r3, [pc, #44]	; (80079c8 <HAL_RCC_OscConfig+0x2b8>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d121      	bne.n	80079ea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079a6:	4a08      	ldr	r2, [pc, #32]	; (80079c8 <HAL_RCC_OscConfig+0x2b8>)
 80079a8:	4b07      	ldr	r3, [pc, #28]	; (80079c8 <HAL_RCC_OscConfig+0x2b8>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079b2:	f7fe fc69 	bl	8006288 <HAL_GetTick>
 80079b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079b8:	e011      	b.n	80079de <HAL_RCC_OscConfig+0x2ce>
 80079ba:	bf00      	nop
 80079bc:	40023800 	.word	0x40023800
 80079c0:	42470000 	.word	0x42470000
 80079c4:	42470e80 	.word	0x42470e80
 80079c8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079cc:	f7fe fc5c 	bl	8006288 <HAL_GetTick>
 80079d0:	4602      	mov	r2, r0
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d901      	bls.n	80079de <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e0cf      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079de:	4b6a      	ldr	r3, [pc, #424]	; (8007b88 <HAL_RCC_OscConfig+0x478>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d0f0      	beq.n	80079cc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d106      	bne.n	8007a00 <HAL_RCC_OscConfig+0x2f0>
 80079f2:	4a66      	ldr	r2, [pc, #408]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 80079f4:	4b65      	ldr	r3, [pc, #404]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 80079f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079f8:	f043 0301 	orr.w	r3, r3, #1
 80079fc:	6713      	str	r3, [r2, #112]	; 0x70
 80079fe:	e01c      	b.n	8007a3a <HAL_RCC_OscConfig+0x32a>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	2b05      	cmp	r3, #5
 8007a06:	d10c      	bne.n	8007a22 <HAL_RCC_OscConfig+0x312>
 8007a08:	4a60      	ldr	r2, [pc, #384]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a0a:	4b60      	ldr	r3, [pc, #384]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a0e:	f043 0304 	orr.w	r3, r3, #4
 8007a12:	6713      	str	r3, [r2, #112]	; 0x70
 8007a14:	4a5d      	ldr	r2, [pc, #372]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a16:	4b5d      	ldr	r3, [pc, #372]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a1a:	f043 0301 	orr.w	r3, r3, #1
 8007a1e:	6713      	str	r3, [r2, #112]	; 0x70
 8007a20:	e00b      	b.n	8007a3a <HAL_RCC_OscConfig+0x32a>
 8007a22:	4a5a      	ldr	r2, [pc, #360]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a24:	4b59      	ldr	r3, [pc, #356]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a28:	f023 0301 	bic.w	r3, r3, #1
 8007a2c:	6713      	str	r3, [r2, #112]	; 0x70
 8007a2e:	4a57      	ldr	r2, [pc, #348]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a30:	4b56      	ldr	r3, [pc, #344]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a34:	f023 0304 	bic.w	r3, r3, #4
 8007a38:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d015      	beq.n	8007a6e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a42:	f7fe fc21 	bl	8006288 <HAL_GetTick>
 8007a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a48:	e00a      	b.n	8007a60 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a4a:	f7fe fc1d 	bl	8006288 <HAL_GetTick>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d901      	bls.n	8007a60 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e08e      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a60:	4b4a      	ldr	r3, [pc, #296]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d0ee      	beq.n	8007a4a <HAL_RCC_OscConfig+0x33a>
 8007a6c:	e014      	b.n	8007a98 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a6e:	f7fe fc0b 	bl	8006288 <HAL_GetTick>
 8007a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a74:	e00a      	b.n	8007a8c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a76:	f7fe fc07 	bl	8006288 <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d901      	bls.n	8007a8c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007a88:	2303      	movs	r3, #3
 8007a8a:	e078      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a8c:	4b3f      	ldr	r3, [pc, #252]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a90:	f003 0302 	and.w	r3, r3, #2
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d1ee      	bne.n	8007a76 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007a98:	7dfb      	ldrb	r3, [r7, #23]
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d105      	bne.n	8007aaa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a9e:	4a3b      	ldr	r2, [pc, #236]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007aa0:	4b3a      	ldr	r3, [pc, #232]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007aa8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d064      	beq.n	8007b7c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007ab2:	4b36      	ldr	r3, [pc, #216]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f003 030c 	and.w	r3, r3, #12
 8007aba:	2b08      	cmp	r3, #8
 8007abc:	d05c      	beq.n	8007b78 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	2b02      	cmp	r3, #2
 8007ac4:	d141      	bne.n	8007b4a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ac6:	4b32      	ldr	r3, [pc, #200]	; (8007b90 <HAL_RCC_OscConfig+0x480>)
 8007ac8:	2200      	movs	r2, #0
 8007aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007acc:	f7fe fbdc 	bl	8006288 <HAL_GetTick>
 8007ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ad2:	e008      	b.n	8007ae6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ad4:	f7fe fbd8 	bl	8006288 <HAL_GetTick>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d901      	bls.n	8007ae6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8007ae2:	2303      	movs	r3, #3
 8007ae4:	e04b      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ae6:	4b29      	ldr	r3, [pc, #164]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1f0      	bne.n	8007ad4 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007af2:	4926      	ldr	r1, [pc, #152]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	69da      	ldr	r2, [r3, #28]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6a1b      	ldr	r3, [r3, #32]
 8007afc:	431a      	orrs	r2, r3
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b02:	019b      	lsls	r3, r3, #6
 8007b04:	431a      	orrs	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b0a:	085b      	lsrs	r3, r3, #1
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	041b      	lsls	r3, r3, #16
 8007b10:	431a      	orrs	r2, r3
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b16:	061b      	lsls	r3, r3, #24
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b1c:	4b1c      	ldr	r3, [pc, #112]	; (8007b90 <HAL_RCC_OscConfig+0x480>)
 8007b1e:	2201      	movs	r2, #1
 8007b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b22:	f7fe fbb1 	bl	8006288 <HAL_GetTick>
 8007b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b28:	e008      	b.n	8007b3c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b2a:	f7fe fbad 	bl	8006288 <HAL_GetTick>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	1ad3      	subs	r3, r2, r3
 8007b34:	2b02      	cmp	r3, #2
 8007b36:	d901      	bls.n	8007b3c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007b38:	2303      	movs	r3, #3
 8007b3a:	e020      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b3c:	4b13      	ldr	r3, [pc, #76]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d0f0      	beq.n	8007b2a <HAL_RCC_OscConfig+0x41a>
 8007b48:	e018      	b.n	8007b7c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b4a:	4b11      	ldr	r3, [pc, #68]	; (8007b90 <HAL_RCC_OscConfig+0x480>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b50:	f7fe fb9a 	bl	8006288 <HAL_GetTick>
 8007b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b56:	e008      	b.n	8007b6a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b58:	f7fe fb96 	bl	8006288 <HAL_GetTick>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d901      	bls.n	8007b6a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8007b66:	2303      	movs	r3, #3
 8007b68:	e009      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b6a:	4b08      	ldr	r3, [pc, #32]	; (8007b8c <HAL_RCC_OscConfig+0x47c>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1f0      	bne.n	8007b58 <HAL_RCC_OscConfig+0x448>
 8007b76:	e001      	b.n	8007b7c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e000      	b.n	8007b7e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	40007000 	.word	0x40007000
 8007b8c:	40023800 	.word	0x40023800
 8007b90:	42470060 	.word	0x42470060

08007b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e0ca      	b.n	8007d3e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ba8:	4b67      	ldr	r3, [pc, #412]	; (8007d48 <HAL_RCC_ClockConfig+0x1b4>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 020f 	and.w	r2, r3, #15
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d20c      	bcs.n	8007bd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bb6:	4b64      	ldr	r3, [pc, #400]	; (8007d48 <HAL_RCC_ClockConfig+0x1b4>)
 8007bb8:	683a      	ldr	r2, [r7, #0]
 8007bba:	b2d2      	uxtb	r2, r2
 8007bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bbe:	4b62      	ldr	r3, [pc, #392]	; (8007d48 <HAL_RCC_ClockConfig+0x1b4>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 020f 	and.w	r2, r3, #15
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d001      	beq.n	8007bd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e0b6      	b.n	8007d3e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 0302 	and.w	r3, r3, #2
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d020      	beq.n	8007c1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 0304 	and.w	r3, r3, #4
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d005      	beq.n	8007bf4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007be8:	4a58      	ldr	r2, [pc, #352]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007bea:	4b58      	ldr	r3, [pc, #352]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007bf2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 0308 	and.w	r3, r3, #8
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d005      	beq.n	8007c0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007c00:	4a52      	ldr	r2, [pc, #328]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c02:	4b52      	ldr	r3, [pc, #328]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007c0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c0c:	494f      	ldr	r1, [pc, #316]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c0e:	4b4f      	ldr	r3, [pc, #316]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 0301 	and.w	r3, r3, #1
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d044      	beq.n	8007cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d107      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c32:	4b46      	ldr	r3, [pc, #280]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d119      	bne.n	8007c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e07d      	b.n	8007d3e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	2b02      	cmp	r3, #2
 8007c48:	d003      	beq.n	8007c52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007c4e:	2b03      	cmp	r3, #3
 8007c50:	d107      	bne.n	8007c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c52:	4b3e      	ldr	r3, [pc, #248]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d109      	bne.n	8007c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e06d      	b.n	8007d3e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c62:	4b3a      	ldr	r3, [pc, #232]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0302 	and.w	r3, r3, #2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e065      	b.n	8007d3e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c72:	4936      	ldr	r1, [pc, #216]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c74:	4b35      	ldr	r3, [pc, #212]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	f023 0203 	bic.w	r2, r3, #3
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c84:	f7fe fb00 	bl	8006288 <HAL_GetTick>
 8007c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c8a:	e00a      	b.n	8007ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c8c:	f7fe fafc 	bl	8006288 <HAL_GetTick>
 8007c90:	4602      	mov	r2, r0
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d901      	bls.n	8007ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c9e:	2303      	movs	r3, #3
 8007ca0:	e04d      	b.n	8007d3e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ca2:	4b2a      	ldr	r3, [pc, #168]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f003 020c 	and.w	r2, r3, #12
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d1eb      	bne.n	8007c8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007cb4:	4b24      	ldr	r3, [pc, #144]	; (8007d48 <HAL_RCC_ClockConfig+0x1b4>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 020f 	and.w	r2, r3, #15
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d90c      	bls.n	8007cdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cc2:	4b21      	ldr	r3, [pc, #132]	; (8007d48 <HAL_RCC_ClockConfig+0x1b4>)
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	b2d2      	uxtb	r2, r2
 8007cc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cca:	4b1f      	ldr	r3, [pc, #124]	; (8007d48 <HAL_RCC_ClockConfig+0x1b4>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 020f 	and.w	r2, r3, #15
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d001      	beq.n	8007cdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e030      	b.n	8007d3e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 0304 	and.w	r3, r3, #4
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d008      	beq.n	8007cfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ce8:	4918      	ldr	r1, [pc, #96]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007cea:	4b18      	ldr	r3, [pc, #96]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0308 	and.w	r3, r3, #8
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d009      	beq.n	8007d1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d06:	4911      	ldr	r1, [pc, #68]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007d08:	4b10      	ldr	r3, [pc, #64]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	00db      	lsls	r3, r3, #3
 8007d16:	4313      	orrs	r3, r2
 8007d18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007d1a:	f000 f81d 	bl	8007d58 <HAL_RCC_GetSysClockFreq>
 8007d1e:	4601      	mov	r1, r0
 8007d20:	4b0a      	ldr	r3, [pc, #40]	; (8007d4c <HAL_RCC_ClockConfig+0x1b8>)
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	091b      	lsrs	r3, r3, #4
 8007d26:	f003 030f 	and.w	r3, r3, #15
 8007d2a:	4a09      	ldr	r2, [pc, #36]	; (8007d50 <HAL_RCC_ClockConfig+0x1bc>)
 8007d2c:	5cd3      	ldrb	r3, [r2, r3]
 8007d2e:	fa21 f303 	lsr.w	r3, r1, r3
 8007d32:	4a08      	ldr	r2, [pc, #32]	; (8007d54 <HAL_RCC_ClockConfig+0x1c0>)
 8007d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8007d36:	2000      	movs	r0, #0
 8007d38:	f004 fa78 	bl	800c22c <HAL_InitTick>

  return HAL_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3710      	adds	r7, #16
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	40023c00 	.word	0x40023c00
 8007d4c:	40023800 	.word	0x40023800
 8007d50:	0800d230 	.word	0x0800d230
 8007d54:	20000038 	.word	0x20000038

08007d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	b08f      	sub	sp, #60	; 0x3c
 8007d5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d64:	2300      	movs	r3, #0
 8007d66:	637b      	str	r3, [r7, #52]	; 0x34
 8007d68:	2300      	movs	r3, #0
 8007d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d70:	4b62      	ldr	r3, [pc, #392]	; (8007efc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f003 030c 	and.w	r3, r3, #12
 8007d78:	2b04      	cmp	r3, #4
 8007d7a:	d007      	beq.n	8007d8c <HAL_RCC_GetSysClockFreq+0x34>
 8007d7c:	2b08      	cmp	r3, #8
 8007d7e:	d008      	beq.n	8007d92 <HAL_RCC_GetSysClockFreq+0x3a>
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f040 80b2 	bne.w	8007eea <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d86:	4b5e      	ldr	r3, [pc, #376]	; (8007f00 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007d88:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8007d8a:	e0b1      	b.n	8007ef0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d8c:	4b5d      	ldr	r3, [pc, #372]	; (8007f04 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007d8e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8007d90:	e0ae      	b.n	8007ef0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d92:	4b5a      	ldr	r3, [pc, #360]	; (8007efc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d9c:	4b57      	ldr	r3, [pc, #348]	; (8007efc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d04e      	beq.n	8007e46 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007da8:	4b54      	ldr	r3, [pc, #336]	; (8007efc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	099b      	lsrs	r3, r3, #6
 8007dae:	f04f 0400 	mov.w	r4, #0
 8007db2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007db6:	f04f 0200 	mov.w	r2, #0
 8007dba:	ea01 0103 	and.w	r1, r1, r3
 8007dbe:	ea02 0204 	and.w	r2, r2, r4
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	4614      	mov	r4, r2
 8007dc6:	0160      	lsls	r0, r4, #5
 8007dc8:	6278      	str	r0, [r7, #36]	; 0x24
 8007dca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007dcc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8007dd0:	6278      	str	r0, [r7, #36]	; 0x24
 8007dd2:	015b      	lsls	r3, r3, #5
 8007dd4:	623b      	str	r3, [r7, #32]
 8007dd6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8007dda:	1a5b      	subs	r3, r3, r1
 8007ddc:	eb64 0402 	sbc.w	r4, r4, r2
 8007de0:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8007de4:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8007de8:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8007dec:	ebb8 0803 	subs.w	r8, r8, r3
 8007df0:	eb69 0904 	sbc.w	r9, r9, r4
 8007df4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007df8:	61fb      	str	r3, [r7, #28]
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e00:	61fb      	str	r3, [r7, #28]
 8007e02:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8007e06:	61bb      	str	r3, [r7, #24]
 8007e08:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8007e0c:	eb18 0801 	adds.w	r8, r8, r1
 8007e10:	eb49 0902 	adc.w	r9, r9, r2
 8007e14:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8007e18:	617b      	str	r3, [r7, #20]
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8007e20:	617b      	str	r3, [r7, #20]
 8007e22:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8007e26:	613b      	str	r3, [r7, #16]
 8007e28:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8007e2c:	4640      	mov	r0, r8
 8007e2e:	4649      	mov	r1, r9
 8007e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e32:	f04f 0400 	mov.w	r4, #0
 8007e36:	461a      	mov	r2, r3
 8007e38:	4623      	mov	r3, r4
 8007e3a:	f7f8 fa29 	bl	8000290 <__aeabi_uldivmod>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	460c      	mov	r4, r1
 8007e42:	637b      	str	r3, [r7, #52]	; 0x34
 8007e44:	e043      	b.n	8007ece <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e46:	4b2d      	ldr	r3, [pc, #180]	; (8007efc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	099b      	lsrs	r3, r3, #6
 8007e4c:	f04f 0400 	mov.w	r4, #0
 8007e50:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007e54:	f04f 0200 	mov.w	r2, #0
 8007e58:	ea01 0103 	and.w	r1, r1, r3
 8007e5c:	ea02 0204 	and.w	r2, r2, r4
 8007e60:	460b      	mov	r3, r1
 8007e62:	4614      	mov	r4, r2
 8007e64:	0160      	lsls	r0, r4, #5
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	68f8      	ldr	r0, [r7, #12]
 8007e6a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	015b      	lsls	r3, r3, #5
 8007e72:	60bb      	str	r3, [r7, #8]
 8007e74:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8007e78:	1a5b      	subs	r3, r3, r1
 8007e7a:	eb64 0402 	sbc.w	r4, r4, r2
 8007e7e:	01a6      	lsls	r6, r4, #6
 8007e80:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8007e84:	019d      	lsls	r5, r3, #6
 8007e86:	1aed      	subs	r5, r5, r3
 8007e88:	eb66 0604 	sbc.w	r6, r6, r4
 8007e8c:	00f3      	lsls	r3, r6, #3
 8007e8e:	607b      	str	r3, [r7, #4]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8007e96:	607b      	str	r3, [r7, #4]
 8007e98:	00eb      	lsls	r3, r5, #3
 8007e9a:	603b      	str	r3, [r7, #0]
 8007e9c:	e897 0060 	ldmia.w	r7, {r5, r6}
 8007ea0:	186d      	adds	r5, r5, r1
 8007ea2:	eb46 0602 	adc.w	r6, r6, r2
 8007ea6:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8007eaa:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8007eae:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8007eb2:	4655      	mov	r5, sl
 8007eb4:	465e      	mov	r6, fp
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	4631      	mov	r1, r6
 8007eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ebc:	f04f 0400 	mov.w	r4, #0
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	4623      	mov	r3, r4
 8007ec4:	f7f8 f9e4 	bl	8000290 <__aeabi_uldivmod>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	460c      	mov	r4, r1
 8007ecc:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007ece:	4b0b      	ldr	r3, [pc, #44]	; (8007efc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	0c1b      	lsrs	r3, r3, #16
 8007ed4:	f003 0303 	and.w	r3, r3, #3
 8007ed8:	3301      	adds	r3, #1
 8007eda:	005b      	lsls	r3, r3, #1
 8007edc:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8007ede:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ee6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8007ee8:	e002      	b.n	8007ef0 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007eea:	4b05      	ldr	r3, [pc, #20]	; (8007f00 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007eec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8007eee:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	373c      	adds	r7, #60	; 0x3c
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007efc:	40023800 	.word	0x40023800
 8007f00:	00f42400 	.word	0x00f42400
 8007f04:	007a1200 	.word	0x007a1200

08007f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f0c:	4b03      	ldr	r3, [pc, #12]	; (8007f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr
 8007f1a:	bf00      	nop
 8007f1c:	20000038 	.word	0x20000038

08007f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007f24:	f7ff fff0 	bl	8007f08 <HAL_RCC_GetHCLKFreq>
 8007f28:	4601      	mov	r1, r0
 8007f2a:	4b05      	ldr	r3, [pc, #20]	; (8007f40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	0a9b      	lsrs	r3, r3, #10
 8007f30:	f003 0307 	and.w	r3, r3, #7
 8007f34:	4a03      	ldr	r2, [pc, #12]	; (8007f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f36:	5cd3      	ldrb	r3, [r2, r3]
 8007f38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	40023800 	.word	0x40023800
 8007f44:	0800d240 	.word	0x0800d240

08007f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007f4c:	f7ff ffdc 	bl	8007f08 <HAL_RCC_GetHCLKFreq>
 8007f50:	4601      	mov	r1, r0
 8007f52:	4b05      	ldr	r3, [pc, #20]	; (8007f68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	0b5b      	lsrs	r3, r3, #13
 8007f58:	f003 0307 	and.w	r3, r3, #7
 8007f5c:	4a03      	ldr	r2, [pc, #12]	; (8007f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f5e:	5cd3      	ldrb	r3, [r2, r3]
 8007f60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	40023800 	.word	0x40023800
 8007f6c:	0800d240 	.word	0x0800d240

08007f70 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	220f      	movs	r2, #15
 8007f7e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007f80:	4b12      	ldr	r3, [pc, #72]	; (8007fcc <HAL_RCC_GetClockConfig+0x5c>)
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	f003 0203 	and.w	r2, r3, #3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007f8c:	4b0f      	ldr	r3, [pc, #60]	; (8007fcc <HAL_RCC_GetClockConfig+0x5c>)
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007f98:	4b0c      	ldr	r3, [pc, #48]	; (8007fcc <HAL_RCC_GetClockConfig+0x5c>)
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007fa4:	4b09      	ldr	r3, [pc, #36]	; (8007fcc <HAL_RCC_GetClockConfig+0x5c>)
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	08db      	lsrs	r3, r3, #3
 8007faa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007fb2:	4b07      	ldr	r3, [pc, #28]	; (8007fd0 <HAL_RCC_GetClockConfig+0x60>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 020f 	and.w	r2, r3, #15
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	601a      	str	r2, [r3, #0]
}
 8007fbe:	bf00      	nop
 8007fc0:	370c      	adds	r7, #12
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr
 8007fca:	bf00      	nop
 8007fcc:	40023800 	.word	0x40023800
 8007fd0:	40023c00 	.word	0x40023c00

08007fd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e055      	b.n	8008092 <HAL_SPI_Init+0xbe>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d106      	bne.n	8008006 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f004 f89d 	bl	800c140 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2202      	movs	r2, #2
 800800a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	6812      	ldr	r2, [r2, #0]
 8008016:	6812      	ldr	r2, [r2, #0]
 8008018:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800801c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	6851      	ldr	r1, [r2, #4]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	6892      	ldr	r2, [r2, #8]
 800802a:	4311      	orrs	r1, r2
 800802c:	687a      	ldr	r2, [r7, #4]
 800802e:	68d2      	ldr	r2, [r2, #12]
 8008030:	4311      	orrs	r1, r2
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	6912      	ldr	r2, [r2, #16]
 8008036:	4311      	orrs	r1, r2
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	6952      	ldr	r2, [r2, #20]
 800803c:	4311      	orrs	r1, r2
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	6992      	ldr	r2, [r2, #24]
 8008042:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8008046:	4311      	orrs	r1, r2
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	69d2      	ldr	r2, [r2, #28]
 800804c:	4311      	orrs	r1, r2
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	6a12      	ldr	r2, [r2, #32]
 8008052:	4311      	orrs	r1, r2
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008058:	430a      	orrs	r2, r1
 800805a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	6992      	ldr	r2, [r2, #24]
 8008064:	0c12      	lsrs	r2, r2, #16
 8008066:	f002 0104 	and.w	r1, r2, #4
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800806e:	430a      	orrs	r2, r1
 8008070:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	6812      	ldr	r2, [r2, #0]
 800807a:	69d2      	ldr	r2, [r2, #28]
 800807c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008080:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2201      	movs	r2, #1
 800808c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	3708      	adds	r7, #8
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b08a      	sub	sp, #40	; 0x28
 800809e:	af02      	add	r7, sp, #8
 80080a0:	60f8      	str	r0, [r7, #12]
 80080a2:	60b9      	str	r1, [r7, #8]
 80080a4:	603b      	str	r3, [r7, #0]
 80080a6:	4613      	mov	r3, r2
 80080a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80080aa:	2300      	movs	r3, #0
 80080ac:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d101      	bne.n	80080c0 <HAL_SPI_Transmit+0x26>
 80080bc:	2302      	movs	r3, #2
 80080be:	e123      	b.n	8008308 <HAL_SPI_Transmit+0x26e>
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080c8:	f7fe f8de 	bl	8006288 <HAL_GetTick>
 80080cc:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d002      	beq.n	80080e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80080da:	2302      	movs	r3, #2
 80080dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80080de:	e10a      	b.n	80082f6 <HAL_SPI_Transmit+0x25c>
  }

  if((pData == NULL ) || (Size == 0))
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d002      	beq.n	80080ec <HAL_SPI_Transmit+0x52>
 80080e6:	88fb      	ldrh	r3, [r7, #6]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d102      	bne.n	80080f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80080f0:	e101      	b.n	80082f6 <HAL_SPI_Transmit+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2203      	movs	r2, #3
 80080f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2200      	movs	r2, #0
 80080fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	68ba      	ldr	r2, [r7, #8]
 8008104:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	88fa      	ldrh	r2, [r7, #6]
 800810a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	88fa      	ldrh	r2, [r7, #6]
 8008110:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2200      	movs	r2, #0
 800811c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2200      	movs	r2, #0
 8008122:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2200      	movs	r2, #0
 8008128:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2200      	movs	r2, #0
 800812e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008138:	d107      	bne.n	800814a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	68fa      	ldr	r2, [r7, #12]
 8008140:	6812      	ldr	r2, [r2, #0]
 8008142:	6812      	ldr	r2, [r2, #0]
 8008144:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008148:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008154:	2b40      	cmp	r3, #64	; 0x40
 8008156:	d007      	beq.n	8008168 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	6812      	ldr	r2, [r2, #0]
 8008160:	6812      	ldr	r2, [r2, #0]
 8008162:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008166:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008170:	d147      	bne.n	8008202 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d004      	beq.n	8008184 <HAL_SPI_Transmit+0xea>
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800817e:	b29b      	uxth	r3, r3
 8008180:	2b01      	cmp	r3, #1
 8008182:	d138      	bne.n	80081f6 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68ba      	ldr	r2, [r7, #8]
 800818a:	8812      	ldrh	r2, [r2, #0]
 800818c:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	3302      	adds	r3, #2
 8008192:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008198:	b29b      	uxth	r3, r3
 800819a:	3b01      	subs	r3, #1
 800819c:	b29a      	uxth	r2, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80081a2:	e028      	b.n	80081f6 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	f003 0302 	and.w	r3, r3, #2
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d10f      	bne.n	80081d2 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	8812      	ldrh	r2, [r2, #0]
 80081ba:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	3302      	adds	r3, #2
 80081c0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	3b01      	subs	r3, #1
 80081ca:	b29a      	uxth	r2, r3
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	86da      	strh	r2, [r3, #54]	; 0x36
 80081d0:	e011      	b.n	80081f6 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00b      	beq.n	80081f0 <HAL_SPI_Transmit+0x156>
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081de:	d00a      	beq.n	80081f6 <HAL_SPI_Transmit+0x15c>
 80081e0:	f7fe f852 	bl	8006288 <HAL_GetTick>
 80081e4:	4602      	mov	r2, r0
 80081e6:	69bb      	ldr	r3, [r7, #24]
 80081e8:	1ad2      	subs	r2, r2, r3
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d302      	bcc.n	80081f6 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80081f4:	e07f      	b.n	80082f6 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1d1      	bne.n	80081a4 <HAL_SPI_Transmit+0x10a>
 8008200:	e048      	b.n	8008294 <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d004      	beq.n	8008214 <HAL_SPI_Transmit+0x17a>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800820e:	b29b      	uxth	r3, r3
 8008210:	2b01      	cmp	r3, #1
 8008212:	d13a      	bne.n	800828a <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	330c      	adds	r3, #12
 800821a:	68ba      	ldr	r2, [r7, #8]
 800821c:	7812      	ldrb	r2, [r2, #0]
 800821e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	3301      	adds	r3, #1
 8008224:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800822a:	b29b      	uxth	r3, r3
 800822c:	3b01      	subs	r3, #1
 800822e:	b29a      	uxth	r2, r3
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008234:	e029      	b.n	800828a <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f003 0302 	and.w	r3, r3, #2
 8008240:	2b02      	cmp	r3, #2
 8008242:	d110      	bne.n	8008266 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	330c      	adds	r3, #12
 800824a:	68ba      	ldr	r2, [r7, #8]
 800824c:	7812      	ldrb	r2, [r2, #0]
 800824e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	3301      	adds	r3, #1
 8008254:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800825a:	b29b      	uxth	r3, r3
 800825c:	3b01      	subs	r3, #1
 800825e:	b29a      	uxth	r2, r3
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	86da      	strh	r2, [r3, #54]	; 0x36
 8008264:	e011      	b.n	800828a <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00b      	beq.n	8008284 <HAL_SPI_Transmit+0x1ea>
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008272:	d00a      	beq.n	800828a <HAL_SPI_Transmit+0x1f0>
 8008274:	f7fe f808 	bl	8006288 <HAL_GetTick>
 8008278:	4602      	mov	r2, r0
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	1ad2      	subs	r2, r2, r3
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	429a      	cmp	r2, r3
 8008282:	d302      	bcc.n	800828a <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 8008284:	2303      	movs	r3, #3
 8008286:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008288:	e035      	b.n	80082f6 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800828e:	b29b      	uxth	r3, r3
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1d0      	bne.n	8008236 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	2201      	movs	r2, #1
 800829c:	2102      	movs	r1, #2
 800829e:	68f8      	ldr	r0, [r7, #12]
 80082a0:	f000 f836 	bl	8008310 <SPI_WaitFlagStateUntilTimeout>
 80082a4:	4603      	mov	r3, r0
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d002      	beq.n	80082b0 <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80082ae:	e022      	b.n	80082f6 <HAL_SPI_Transmit+0x25c>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80082b0:	69ba      	ldr	r2, [r7, #24]
 80082b2:	6839      	ldr	r1, [r7, #0]
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f000 f894 	bl	80083e2 <SPI_CheckFlag_BSY>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d005      	beq.n	80082cc <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2220      	movs	r2, #32
 80082c8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80082ca:	e014      	b.n	80082f6 <HAL_SPI_Transmit+0x25c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d10a      	bne.n	80082ea <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80082d4:	2300      	movs	r3, #0
 80082d6:	617b      	str	r3, [r7, #20]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	68db      	ldr	r3, [r3, #12]
 80082de:	617b      	str	r3, [r7, #20]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	617b      	str	r3, [r7, #20]
 80082e8:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d001      	beq.n	80082f6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2201      	movs	r2, #1
 80082fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008306:	7ffb      	ldrb	r3, [r7, #31]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3720      	adds	r7, #32
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800831e:	e04d      	b.n	80083bc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008326:	d049      	beq.n	80083bc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d007      	beq.n	800833e <SPI_WaitFlagStateUntilTimeout+0x2e>
 800832e:	f7fd ffab 	bl	8006288 <HAL_GetTick>
 8008332:	4602      	mov	r2, r0
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	1ad2      	subs	r2, r2, r3
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	429a      	cmp	r2, r3
 800833c:	d33e      	bcc.n	80083bc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	6812      	ldr	r2, [r2, #0]
 8008346:	6852      	ldr	r2, [r2, #4]
 8008348:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800834c:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008356:	d111      	bne.n	800837c <SPI_WaitFlagStateUntilTimeout+0x6c>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008360:	d004      	beq.n	800836c <SPI_WaitFlagStateUntilTimeout+0x5c>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800836a:	d107      	bne.n	800837c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	6812      	ldr	r2, [r2, #0]
 8008374:	6812      	ldr	r2, [r2, #0]
 8008376:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800837a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008380:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008384:	d110      	bne.n	80083a8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	6819      	ldr	r1, [r3, #0]
 8008390:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8008394:	400b      	ands	r3, r1
 8008396:	6013      	str	r3, [r2, #0]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	6812      	ldr	r2, [r2, #0]
 80083a0:	6812      	ldr	r2, [r2, #0]
 80083a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80083a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e00e      	b.n	80083da <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	689a      	ldr	r2, [r3, #8]
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	401a      	ands	r2, r3
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d101      	bne.n	80083d0 <SPI_WaitFlagStateUntilTimeout+0xc0>
 80083cc:	2201      	movs	r2, #1
 80083ce:	e000      	b.n	80083d2 <SPI_WaitFlagStateUntilTimeout+0xc2>
 80083d0:	2200      	movs	r2, #0
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d1a3      	bne.n	8008320 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b086      	sub	sp, #24
 80083e6:	af02      	add	r7, sp, #8
 80083e8:	60f8      	str	r0, [r7, #12]
 80083ea:	60b9      	str	r1, [r7, #8]
 80083ec:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	2200      	movs	r2, #0
 80083f6:	2180      	movs	r1, #128	; 0x80
 80083f8:	68f8      	ldr	r0, [r7, #12]
 80083fa:	f7ff ff89 	bl	8008310 <SPI_WaitFlagStateUntilTimeout>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b00      	cmp	r3, #0
 8008402:	d007      	beq.n	8008414 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008408:	f043 0220 	orr.w	r2, r3, #32
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8008410:	2303      	movs	r3, #3
 8008412:	e000      	b.n	8008416 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	4618      	mov	r0, r3
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}

0800841e <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800841e:	b580      	push	{r7, lr}
 8008420:	b082      	sub	sp, #8
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d101      	bne.n	8008430 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e01d      	b.n	800846c <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008436:	b2db      	uxtb	r3, r3
 8008438:	2b00      	cmp	r3, #0
 800843a:	d106      	bne.n	800844a <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 f815 	bl	8008474 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2202      	movs	r2, #2
 800844e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	3304      	adds	r3, #4
 800845a:	4619      	mov	r1, r3
 800845c:	4610      	mov	r0, r2
 800845e:	f000 f95f 	bl	8008720 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	3708      	adds	r7, #8
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <HAL_TIM_Base_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	6812      	ldr	r2, [r2, #0]
 8008498:	68d2      	ldr	r2, [r2, #12]
 800849a:	f042 0201 	orr.w	r2, r2, #1
 800849e:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	687a      	ldr	r2, [r7, #4]
 80084a6:	6812      	ldr	r2, [r2, #0]
 80084a8:	6812      	ldr	r2, [r2, #0]
 80084aa:	f042 0201 	orr.w	r2, r2, #1
 80084ae:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	370c      	adds	r7, #12
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr

080084be <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b082      	sub	sp, #8
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	f003 0302 	and.w	r3, r3, #2
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d122      	bne.n	800851a <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	f003 0302 	and.w	r3, r3, #2
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d11b      	bne.n	800851a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f06f 0202 	mvn.w	r2, #2
 80084ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	699b      	ldr	r3, [r3, #24]
 80084f8:	f003 0303 	and.w	r3, r3, #3
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d003      	beq.n	8008508 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f000 f8ee 	bl	80086e2 <HAL_TIM_IC_CaptureCallback>
 8008506:	e005      	b.n	8008514 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 f8e0 	bl	80086ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f8f1 	bl	80086f6 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	f003 0304 	and.w	r3, r3, #4
 8008524:	2b04      	cmp	r3, #4
 8008526:	d122      	bne.n	800856e <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	f003 0304 	and.w	r3, r3, #4
 8008532:	2b04      	cmp	r3, #4
 8008534:	d11b      	bne.n	800856e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f06f 0204 	mvn.w	r2, #4
 800853e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2202      	movs	r2, #2
 8008544:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	699b      	ldr	r3, [r3, #24]
 800854c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008550:	2b00      	cmp	r3, #0
 8008552:	d003      	beq.n	800855c <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 f8c4 	bl	80086e2 <HAL_TIM_IC_CaptureCallback>
 800855a:	e005      	b.n	8008568 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f000 f8b6 	bl	80086ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f8c7 	bl	80086f6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	691b      	ldr	r3, [r3, #16]
 8008574:	f003 0308 	and.w	r3, r3, #8
 8008578:	2b08      	cmp	r3, #8
 800857a:	d122      	bne.n	80085c2 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	68db      	ldr	r3, [r3, #12]
 8008582:	f003 0308 	and.w	r3, r3, #8
 8008586:	2b08      	cmp	r3, #8
 8008588:	d11b      	bne.n	80085c2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f06f 0208 	mvn.w	r2, #8
 8008592:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2204      	movs	r2, #4
 8008598:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	69db      	ldr	r3, [r3, #28]
 80085a0:	f003 0303 	and.w	r3, r3, #3
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d003      	beq.n	80085b0 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 f89a 	bl	80086e2 <HAL_TIM_IC_CaptureCallback>
 80085ae:	e005      	b.n	80085bc <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 f88c 	bl	80086ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 f89d 	bl	80086f6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	691b      	ldr	r3, [r3, #16]
 80085c8:	f003 0310 	and.w	r3, r3, #16
 80085cc:	2b10      	cmp	r3, #16
 80085ce:	d122      	bne.n	8008616 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	f003 0310 	and.w	r3, r3, #16
 80085da:	2b10      	cmp	r3, #16
 80085dc:	d11b      	bne.n	8008616 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f06f 0210 	mvn.w	r2, #16
 80085e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2208      	movs	r2, #8
 80085ec:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	69db      	ldr	r3, [r3, #28]
 80085f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d003      	beq.n	8008604 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 f870 	bl	80086e2 <HAL_TIM_IC_CaptureCallback>
 8008602:	e005      	b.n	8008610 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 f862 	bl	80086ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 f873 	bl	80086f6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	f003 0301 	and.w	r3, r3, #1
 8008620:	2b01      	cmp	r3, #1
 8008622:	d10e      	bne.n	8008642 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	f003 0301 	and.w	r3, r3, #1
 800862e:	2b01      	cmp	r3, #1
 8008630:	d107      	bne.n	8008642 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f06f 0201 	mvn.w	r2, #1
 800863a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f003 fce3 	bl	800c008 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800864c:	2b80      	cmp	r3, #128	; 0x80
 800864e:	d10e      	bne.n	800866e <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	68db      	ldr	r3, [r3, #12]
 8008656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800865a:	2b80      	cmp	r3, #128	; 0x80
 800865c:	d107      	bne.n	800866e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008666:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 f8e7 	bl	800883c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	691b      	ldr	r3, [r3, #16]
 8008674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008678:	2b40      	cmp	r3, #64	; 0x40
 800867a:	d10e      	bne.n	800869a <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68db      	ldr	r3, [r3, #12]
 8008682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008686:	2b40      	cmp	r3, #64	; 0x40
 8008688:	d107      	bne.n	800869a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008692:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f838 	bl	800870a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	f003 0320 	and.w	r3, r3, #32
 80086a4:	2b20      	cmp	r3, #32
 80086a6:	d10e      	bne.n	80086c6 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	f003 0320 	and.w	r3, r3, #32
 80086b2:	2b20      	cmp	r3, #32
 80086b4:	d107      	bne.n	80086c6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f06f 0220 	mvn.w	r2, #32
 80086be:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 f8b1 	bl	8008828 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80086c6:	bf00      	nop
 80086c8:	3708      	adds	r7, #8
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}

080086ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086ce:	b480      	push	{r7}
 80086d0:	b083      	sub	sp, #12
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086d6:	bf00      	nop
 80086d8:	370c      	adds	r7, #12
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr

080086e2 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80086e2:	b480      	push	{r7}
 80086e4:	b083      	sub	sp, #12
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80086ea:	bf00      	nop
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr

080086f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80086f6:	b480      	push	{r7}
 80086f8:	b083      	sub	sp, #12
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086fe:	bf00      	nop
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800870a:	b480      	push	{r7}
 800870c:	b083      	sub	sp, #12
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008712:	bf00      	nop
 8008714:	370c      	adds	r7, #12
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr
	...

08008720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800872a:	2300      	movs	r3, #0
 800872c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a35      	ldr	r2, [pc, #212]	; (800880c <TIM_Base_SetConfig+0xec>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d00f      	beq.n	800875c <TIM_Base_SetConfig+0x3c>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008742:	d00b      	beq.n	800875c <TIM_Base_SetConfig+0x3c>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4a32      	ldr	r2, [pc, #200]	; (8008810 <TIM_Base_SetConfig+0xf0>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d007      	beq.n	800875c <TIM_Base_SetConfig+0x3c>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	4a31      	ldr	r2, [pc, #196]	; (8008814 <TIM_Base_SetConfig+0xf4>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d003      	beq.n	800875c <TIM_Base_SetConfig+0x3c>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4a30      	ldr	r2, [pc, #192]	; (8008818 <TIM_Base_SetConfig+0xf8>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d101      	bne.n	8008760 <TIM_Base_SetConfig+0x40>
 800875c:	2301      	movs	r3, #1
 800875e:	e000      	b.n	8008762 <TIM_Base_SetConfig+0x42>
 8008760:	2300      	movs	r3, #0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d008      	beq.n	8008778 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800876c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	4313      	orrs	r3, r2
 8008776:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a24      	ldr	r2, [pc, #144]	; (800880c <TIM_Base_SetConfig+0xec>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d01b      	beq.n	80087b8 <TIM_Base_SetConfig+0x98>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008786:	d017      	beq.n	80087b8 <TIM_Base_SetConfig+0x98>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4a21      	ldr	r2, [pc, #132]	; (8008810 <TIM_Base_SetConfig+0xf0>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d013      	beq.n	80087b8 <TIM_Base_SetConfig+0x98>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4a20      	ldr	r2, [pc, #128]	; (8008814 <TIM_Base_SetConfig+0xf4>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d00f      	beq.n	80087b8 <TIM_Base_SetConfig+0x98>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a1f      	ldr	r2, [pc, #124]	; (8008818 <TIM_Base_SetConfig+0xf8>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d00b      	beq.n	80087b8 <TIM_Base_SetConfig+0x98>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a1e      	ldr	r2, [pc, #120]	; (800881c <TIM_Base_SetConfig+0xfc>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d007      	beq.n	80087b8 <TIM_Base_SetConfig+0x98>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a1d      	ldr	r2, [pc, #116]	; (8008820 <TIM_Base_SetConfig+0x100>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d003      	beq.n	80087b8 <TIM_Base_SetConfig+0x98>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a1c      	ldr	r2, [pc, #112]	; (8008824 <TIM_Base_SetConfig+0x104>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d101      	bne.n	80087bc <TIM_Base_SetConfig+0x9c>
 80087b8:	2301      	movs	r3, #1
 80087ba:	e000      	b.n	80087be <TIM_Base_SetConfig+0x9e>
 80087bc:	2300      	movs	r3, #0
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d008      	beq.n	80087d4 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	68db      	ldr	r3, [r3, #12]
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	68fa      	ldr	r2, [r7, #12]
 80087d8:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	689a      	ldr	r2, [r3, #8]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	4a07      	ldr	r2, [pc, #28]	; (800880c <TIM_Base_SetConfig+0xec>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d103      	bne.n	80087fa <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	691a      	ldr	r2, [r3, #16]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2201      	movs	r2, #1
 80087fe:	615a      	str	r2, [r3, #20]
}
 8008800:	bf00      	nop
 8008802:	3714      	adds	r7, #20
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr
 800880c:	40010000 	.word	0x40010000
 8008810:	40000400 	.word	0x40000400
 8008814:	40000800 	.word	0x40000800
 8008818:	40000c00 	.word	0x40000c00
 800881c:	40014000 	.word	0x40014000
 8008820:	40014400 	.word	0x40014400
 8008824:	40014800 	.word	0x40014800

08008828 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d101      	bne.n	8008862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	e03f      	b.n	80088e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008868:	b2db      	uxtb	r3, r3
 800886a:	2b00      	cmp	r3, #0
 800886c:	d106      	bne.n	800887c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f003 fca6 	bl	800c1c8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2224      	movs	r2, #36	; 0x24
 8008880:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	6812      	ldr	r2, [r2, #0]
 800888c:	68d2      	ldr	r2, [r2, #12]
 800888e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008892:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f000 f90b 	bl	8008ab0 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	6812      	ldr	r2, [r2, #0]
 80088a2:	6912      	ldr	r2, [r2, #16]
 80088a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	6812      	ldr	r2, [r2, #0]
 80088b2:	6952      	ldr	r2, [r2, #20]
 80088b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80088b8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	6812      	ldr	r2, [r2, #0]
 80088c2:	68d2      	ldr	r2, [r2, #12]
 80088c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088c8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2220      	movs	r2, #32
 80088d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2220      	movs	r2, #32
 80088dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3708      	adds	r7, #8
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b088      	sub	sp, #32
 80088ee:	af02      	add	r7, sp, #8
 80088f0:	60f8      	str	r0, [r7, #12]
 80088f2:	60b9      	str	r1, [r7, #8]
 80088f4:	603b      	str	r3, [r7, #0]
 80088f6:	4613      	mov	r3, r2
 80088f8:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80088fa:	2300      	movs	r3, #0
 80088fc:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008904:	b2db      	uxtb	r3, r3
 8008906:	2b20      	cmp	r3, #32
 8008908:	f040 8082 	bne.w	8008a10 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d002      	beq.n	8008918 <HAL_UART_Transmit+0x2e>
 8008912:	88fb      	ldrh	r3, [r7, #6]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d101      	bne.n	800891c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	e07a      	b.n	8008a12 <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008922:	2b01      	cmp	r3, #1
 8008924:	d101      	bne.n	800892a <HAL_UART_Transmit+0x40>
 8008926:	2302      	movs	r3, #2
 8008928:	e073      	b.n	8008a12 <HAL_UART_Transmit+0x128>
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2201      	movs	r2, #1
 800892e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2200      	movs	r2, #0
 8008936:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2221      	movs	r2, #33	; 0x21
 800893c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008940:	f7fd fca2 	bl	8006288 <HAL_GetTick>
 8008944:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	88fa      	ldrh	r2, [r7, #6]
 800894a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	88fa      	ldrh	r2, [r7, #6]
 8008950:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8008952:	e041      	b.n	80089d8 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008958:	b29b      	uxth	r3, r3
 800895a:	3b01      	subs	r3, #1
 800895c:	b29a      	uxth	r2, r3
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800896a:	d121      	bne.n	80089b0 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	9300      	str	r3, [sp, #0]
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	2200      	movs	r2, #0
 8008974:	2180      	movs	r1, #128	; 0x80
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f000 f84f 	bl	8008a1a <UART_WaitOnFlagUntilTimeout>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d001      	beq.n	8008986 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8008982:	2303      	movs	r3, #3
 8008984:	e045      	b.n	8008a12 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	693a      	ldr	r2, [r7, #16]
 8008990:	8812      	ldrh	r2, [r2, #0]
 8008992:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008996:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d103      	bne.n	80089a8 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	3302      	adds	r3, #2
 80089a4:	60bb      	str	r3, [r7, #8]
 80089a6:	e017      	b.n	80089d8 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	3301      	adds	r3, #1
 80089ac:	60bb      	str	r3, [r7, #8]
 80089ae:	e013      	b.n	80089d8 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	2200      	movs	r2, #0
 80089b8:	2180      	movs	r1, #128	; 0x80
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	f000 f82d 	bl	8008a1a <UART_WaitOnFlagUntilTimeout>
 80089c0:	4603      	mov	r3, r0
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d001      	beq.n	80089ca <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80089c6:	2303      	movs	r3, #3
 80089c8:	e023      	b.n	8008a12 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	1c59      	adds	r1, r3, #1
 80089d2:	60b9      	str	r1, [r7, #8]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089dc:	b29b      	uxth	r3, r3
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1b8      	bne.n	8008954 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	9300      	str	r3, [sp, #0]
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	2200      	movs	r2, #0
 80089ea:	2140      	movs	r1, #64	; 0x40
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f000 f814 	bl	8008a1a <UART_WaitOnFlagUntilTimeout>
 80089f2:	4603      	mov	r3, r0
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d001      	beq.n	80089fc <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 80089f8:	2303      	movs	r3, #3
 80089fa:	e00a      	b.n	8008a12 <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2220      	movs	r2, #32
 8008a00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2200      	movs	r2, #0
 8008a08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	e000      	b.n	8008a12 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8008a10:	2302      	movs	r3, #2
  }
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3718      	adds	r7, #24
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b084      	sub	sp, #16
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	60f8      	str	r0, [r7, #12]
 8008a22:	60b9      	str	r1, [r7, #8]
 8008a24:	603b      	str	r3, [r7, #0]
 8008a26:	4613      	mov	r3, r2
 8008a28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008a2a:	e02c      	b.n	8008a86 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a32:	d028      	beq.n	8008a86 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d007      	beq.n	8008a4a <UART_WaitOnFlagUntilTimeout+0x30>
 8008a3a:	f7fd fc25 	bl	8006288 <HAL_GetTick>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	1ad2      	subs	r2, r2, r3
 8008a44:	69bb      	ldr	r3, [r7, #24]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d91d      	bls.n	8008a86 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68fa      	ldr	r2, [r7, #12]
 8008a50:	6812      	ldr	r2, [r2, #0]
 8008a52:	68d2      	ldr	r2, [r2, #12]
 8008a54:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008a58:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	6812      	ldr	r2, [r2, #0]
 8008a62:	6952      	ldr	r2, [r2, #20]
 8008a64:	f022 0201 	bic.w	r2, r2, #1
 8008a68:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2220      	movs	r2, #32
 8008a6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2220      	movs	r2, #32
 8008a76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8008a82:	2303      	movs	r3, #3
 8008a84:	e00f      	b.n	8008aa6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	401a      	ands	r2, r3
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	429a      	cmp	r2, r3
 8008a94:	bf0c      	ite	eq
 8008a96:	2301      	moveq	r3, #1
 8008a98:	2300      	movne	r3, #0
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	79fb      	ldrb	r3, [r7, #7]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d0c3      	beq.n	8008a2c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8008aa4:	2300      	movs	r3, #0
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3710      	adds	r7, #16
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
	...

08008ab0 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ab2:	b085      	sub	sp, #20
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008aca:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	68db      	ldr	r3, [r3, #12]
 8008ae4:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008aec:	f023 030c 	bic.w	r3, r3, #12
 8008af0:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	689a      	ldr	r2, [r3, #8]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	691b      	ldr	r3, [r3, #16]
 8008afa:	431a      	orrs	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	695b      	ldr	r3, [r3, #20]
 8008b00:	431a      	orrs	r2, r3
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	69db      	ldr	r3, [r3, #28]
 8008b06:	4313      	orrs	r3, r2
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68fa      	ldr	r2, [r7, #12]
 8008b14:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	695b      	ldr	r3, [r3, #20]
 8008b1c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b24:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	69db      	ldr	r3, [r3, #28]
 8008b3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b40:	f040 80e4 	bne.w	8008d0c <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4aab      	ldr	r2, [pc, #684]	; (8008df8 <UART_SetConfig+0x348>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d004      	beq.n	8008b58 <UART_SetConfig+0xa8>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4aaa      	ldr	r2, [pc, #680]	; (8008dfc <UART_SetConfig+0x34c>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d16c      	bne.n	8008c32 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681c      	ldr	r4, [r3, #0]
 8008b5c:	f7ff f9f4 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008b60:	4602      	mov	r2, r0
 8008b62:	4613      	mov	r3, r2
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	4413      	add	r3, r2
 8008b68:	009a      	lsls	r2, r3, #2
 8008b6a:	441a      	add	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	005b      	lsls	r3, r3, #1
 8008b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b76:	4aa2      	ldr	r2, [pc, #648]	; (8008e00 <UART_SetConfig+0x350>)
 8008b78:	fba2 2303 	umull	r2, r3, r2, r3
 8008b7c:	095b      	lsrs	r3, r3, #5
 8008b7e:	011d      	lsls	r5, r3, #4
 8008b80:	f7ff f9e2 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008b84:	4602      	mov	r2, r0
 8008b86:	4613      	mov	r3, r2
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	4413      	add	r3, r2
 8008b8c:	009a      	lsls	r2, r3, #2
 8008b8e:	441a      	add	r2, r3
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	005b      	lsls	r3, r3, #1
 8008b96:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b9a:	f7ff f9d5 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	4613      	mov	r3, r2
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	4413      	add	r3, r2
 8008ba6:	009a      	lsls	r2, r3, #2
 8008ba8:	441a      	add	r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	005b      	lsls	r3, r3, #1
 8008bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bb4:	4a92      	ldr	r2, [pc, #584]	; (8008e00 <UART_SetConfig+0x350>)
 8008bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8008bba:	095b      	lsrs	r3, r3, #5
 8008bbc:	2264      	movs	r2, #100	; 0x64
 8008bbe:	fb02 f303 	mul.w	r3, r2, r3
 8008bc2:	1af3      	subs	r3, r6, r3
 8008bc4:	00db      	lsls	r3, r3, #3
 8008bc6:	3332      	adds	r3, #50	; 0x32
 8008bc8:	4a8d      	ldr	r2, [pc, #564]	; (8008e00 <UART_SetConfig+0x350>)
 8008bca:	fba2 2303 	umull	r2, r3, r2, r3
 8008bce:	095b      	lsrs	r3, r3, #5
 8008bd0:	005b      	lsls	r3, r3, #1
 8008bd2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008bd6:	441d      	add	r5, r3
 8008bd8:	f7ff f9b6 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	4613      	mov	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	4413      	add	r3, r2
 8008be4:	009a      	lsls	r2, r3, #2
 8008be6:	441a      	add	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	005b      	lsls	r3, r3, #1
 8008bee:	fbb2 f6f3 	udiv	r6, r2, r3
 8008bf2:	f7ff f9a9 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	4613      	mov	r3, r2
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4413      	add	r3, r2
 8008bfe:	009a      	lsls	r2, r3, #2
 8008c00:	441a      	add	r2, r3
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	005b      	lsls	r3, r3, #1
 8008c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c0c:	4a7c      	ldr	r2, [pc, #496]	; (8008e00 <UART_SetConfig+0x350>)
 8008c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c12:	095b      	lsrs	r3, r3, #5
 8008c14:	2264      	movs	r2, #100	; 0x64
 8008c16:	fb02 f303 	mul.w	r3, r2, r3
 8008c1a:	1af3      	subs	r3, r6, r3
 8008c1c:	00db      	lsls	r3, r3, #3
 8008c1e:	3332      	adds	r3, #50	; 0x32
 8008c20:	4a77      	ldr	r2, [pc, #476]	; (8008e00 <UART_SetConfig+0x350>)
 8008c22:	fba2 2303 	umull	r2, r3, r2, r3
 8008c26:	095b      	lsrs	r3, r3, #5
 8008c28:	f003 0307 	and.w	r3, r3, #7
 8008c2c:	442b      	add	r3, r5
 8008c2e:	60a3      	str	r3, [r4, #8]
 8008c30:	e154      	b.n	8008edc <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681c      	ldr	r4, [r3, #0]
 8008c36:	f7ff f973 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	4413      	add	r3, r2
 8008c42:	009a      	lsls	r2, r3, #2
 8008c44:	441a      	add	r2, r3
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	005b      	lsls	r3, r3, #1
 8008c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c50:	4a6b      	ldr	r2, [pc, #428]	; (8008e00 <UART_SetConfig+0x350>)
 8008c52:	fba2 2303 	umull	r2, r3, r2, r3
 8008c56:	095b      	lsrs	r3, r3, #5
 8008c58:	011d      	lsls	r5, r3, #4
 8008c5a:	f7ff f961 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	4613      	mov	r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	4413      	add	r3, r2
 8008c66:	009a      	lsls	r2, r3, #2
 8008c68:	441a      	add	r2, r3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	005b      	lsls	r3, r3, #1
 8008c70:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c74:	f7ff f954 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009a      	lsls	r2, r3, #2
 8008c82:	441a      	add	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c8e:	4a5c      	ldr	r2, [pc, #368]	; (8008e00 <UART_SetConfig+0x350>)
 8008c90:	fba2 2303 	umull	r2, r3, r2, r3
 8008c94:	095b      	lsrs	r3, r3, #5
 8008c96:	2264      	movs	r2, #100	; 0x64
 8008c98:	fb02 f303 	mul.w	r3, r2, r3
 8008c9c:	1af3      	subs	r3, r6, r3
 8008c9e:	00db      	lsls	r3, r3, #3
 8008ca0:	3332      	adds	r3, #50	; 0x32
 8008ca2:	4a57      	ldr	r2, [pc, #348]	; (8008e00 <UART_SetConfig+0x350>)
 8008ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca8:	095b      	lsrs	r3, r3, #5
 8008caa:	005b      	lsls	r3, r3, #1
 8008cac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008cb0:	441d      	add	r5, r3
 8008cb2:	f7ff f935 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	4613      	mov	r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	4413      	add	r3, r2
 8008cbe:	009a      	lsls	r2, r3, #2
 8008cc0:	441a      	add	r2, r3
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	005b      	lsls	r3, r3, #1
 8008cc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ccc:	f7ff f928 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	4413      	add	r3, r2
 8008cd8:	009a      	lsls	r2, r3, #2
 8008cda:	441a      	add	r2, r3
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	005b      	lsls	r3, r3, #1
 8008ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ce6:	4a46      	ldr	r2, [pc, #280]	; (8008e00 <UART_SetConfig+0x350>)
 8008ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cec:	095b      	lsrs	r3, r3, #5
 8008cee:	2264      	movs	r2, #100	; 0x64
 8008cf0:	fb02 f303 	mul.w	r3, r2, r3
 8008cf4:	1af3      	subs	r3, r6, r3
 8008cf6:	00db      	lsls	r3, r3, #3
 8008cf8:	3332      	adds	r3, #50	; 0x32
 8008cfa:	4a41      	ldr	r2, [pc, #260]	; (8008e00 <UART_SetConfig+0x350>)
 8008cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8008d00:	095b      	lsrs	r3, r3, #5
 8008d02:	f003 0307 	and.w	r3, r3, #7
 8008d06:	442b      	add	r3, r5
 8008d08:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8008d0a:	e0e7      	b.n	8008edc <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a39      	ldr	r2, [pc, #228]	; (8008df8 <UART_SetConfig+0x348>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d004      	beq.n	8008d20 <UART_SetConfig+0x270>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a38      	ldr	r2, [pc, #224]	; (8008dfc <UART_SetConfig+0x34c>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d171      	bne.n	8008e04 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681c      	ldr	r4, [r3, #0]
 8008d24:	f7ff f910 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	4413      	add	r3, r2
 8008d30:	009a      	lsls	r2, r3, #2
 8008d32:	441a      	add	r2, r3
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	009b      	lsls	r3, r3, #2
 8008d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d3e:	4a30      	ldr	r2, [pc, #192]	; (8008e00 <UART_SetConfig+0x350>)
 8008d40:	fba2 2303 	umull	r2, r3, r2, r3
 8008d44:	095b      	lsrs	r3, r3, #5
 8008d46:	011d      	lsls	r5, r3, #4
 8008d48:	f7ff f8fe 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	4613      	mov	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	4413      	add	r3, r2
 8008d54:	009a      	lsls	r2, r3, #2
 8008d56:	441a      	add	r2, r3
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d62:	f7ff f8f1 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008d66:	4602      	mov	r2, r0
 8008d68:	4613      	mov	r3, r2
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4413      	add	r3, r2
 8008d6e:	009a      	lsls	r2, r3, #2
 8008d70:	441a      	add	r2, r3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d7c:	4a20      	ldr	r2, [pc, #128]	; (8008e00 <UART_SetConfig+0x350>)
 8008d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d82:	095b      	lsrs	r3, r3, #5
 8008d84:	2264      	movs	r2, #100	; 0x64
 8008d86:	fb02 f303 	mul.w	r3, r2, r3
 8008d8a:	1af3      	subs	r3, r6, r3
 8008d8c:	011b      	lsls	r3, r3, #4
 8008d8e:	3332      	adds	r3, #50	; 0x32
 8008d90:	4a1b      	ldr	r2, [pc, #108]	; (8008e00 <UART_SetConfig+0x350>)
 8008d92:	fba2 2303 	umull	r2, r3, r2, r3
 8008d96:	095b      	lsrs	r3, r3, #5
 8008d98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d9c:	441d      	add	r5, r3
 8008d9e:	f7ff f8d3 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008da2:	4602      	mov	r2, r0
 8008da4:	4613      	mov	r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	009a      	lsls	r2, r3, #2
 8008dac:	441a      	add	r2, r3
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	fbb2 f6f3 	udiv	r6, r2, r3
 8008db8:	f7ff f8c6 	bl	8007f48 <HAL_RCC_GetPCLK2Freq>
 8008dbc:	4602      	mov	r2, r0
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	4413      	add	r3, r2
 8008dc4:	009a      	lsls	r2, r3, #2
 8008dc6:	441a      	add	r2, r3
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dd2:	4a0b      	ldr	r2, [pc, #44]	; (8008e00 <UART_SetConfig+0x350>)
 8008dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd8:	095b      	lsrs	r3, r3, #5
 8008dda:	2264      	movs	r2, #100	; 0x64
 8008ddc:	fb02 f303 	mul.w	r3, r2, r3
 8008de0:	1af3      	subs	r3, r6, r3
 8008de2:	011b      	lsls	r3, r3, #4
 8008de4:	3332      	adds	r3, #50	; 0x32
 8008de6:	4a06      	ldr	r2, [pc, #24]	; (8008e00 <UART_SetConfig+0x350>)
 8008de8:	fba2 2303 	umull	r2, r3, r2, r3
 8008dec:	095b      	lsrs	r3, r3, #5
 8008dee:	f003 030f 	and.w	r3, r3, #15
 8008df2:	442b      	add	r3, r5
 8008df4:	60a3      	str	r3, [r4, #8]
 8008df6:	e071      	b.n	8008edc <UART_SetConfig+0x42c>
 8008df8:	40011000 	.word	0x40011000
 8008dfc:	40011400 	.word	0x40011400
 8008e00:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681c      	ldr	r4, [r3, #0]
 8008e08:	f7ff f88a 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	4613      	mov	r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	4413      	add	r3, r2
 8008e14:	009a      	lsls	r2, r3, #2
 8008e16:	441a      	add	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e22:	4a30      	ldr	r2, [pc, #192]	; (8008ee4 <UART_SetConfig+0x434>)
 8008e24:	fba2 2303 	umull	r2, r3, r2, r3
 8008e28:	095b      	lsrs	r3, r3, #5
 8008e2a:	011d      	lsls	r5, r3, #4
 8008e2c:	f7ff f878 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008e30:	4602      	mov	r2, r0
 8008e32:	4613      	mov	r3, r2
 8008e34:	009b      	lsls	r3, r3, #2
 8008e36:	4413      	add	r3, r2
 8008e38:	009a      	lsls	r2, r3, #2
 8008e3a:	441a      	add	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e46:	f7ff f86b 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	4613      	mov	r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	4413      	add	r3, r2
 8008e52:	009a      	lsls	r2, r3, #2
 8008e54:	441a      	add	r2, r3
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e60:	4a20      	ldr	r2, [pc, #128]	; (8008ee4 <UART_SetConfig+0x434>)
 8008e62:	fba2 2303 	umull	r2, r3, r2, r3
 8008e66:	095b      	lsrs	r3, r3, #5
 8008e68:	2264      	movs	r2, #100	; 0x64
 8008e6a:	fb02 f303 	mul.w	r3, r2, r3
 8008e6e:	1af3      	subs	r3, r6, r3
 8008e70:	011b      	lsls	r3, r3, #4
 8008e72:	3332      	adds	r3, #50	; 0x32
 8008e74:	4a1b      	ldr	r2, [pc, #108]	; (8008ee4 <UART_SetConfig+0x434>)
 8008e76:	fba2 2303 	umull	r2, r3, r2, r3
 8008e7a:	095b      	lsrs	r3, r3, #5
 8008e7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e80:	441d      	add	r5, r3
 8008e82:	f7ff f84d 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008e86:	4602      	mov	r2, r0
 8008e88:	4613      	mov	r3, r2
 8008e8a:	009b      	lsls	r3, r3, #2
 8008e8c:	4413      	add	r3, r2
 8008e8e:	009a      	lsls	r2, r3, #2
 8008e90:	441a      	add	r2, r3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	009b      	lsls	r3, r3, #2
 8008e98:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e9c:	f7ff f840 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	4613      	mov	r3, r2
 8008ea4:	009b      	lsls	r3, r3, #2
 8008ea6:	4413      	add	r3, r2
 8008ea8:	009a      	lsls	r2, r3, #2
 8008eaa:	441a      	add	r2, r3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eb6:	4a0b      	ldr	r2, [pc, #44]	; (8008ee4 <UART_SetConfig+0x434>)
 8008eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ebc:	095b      	lsrs	r3, r3, #5
 8008ebe:	2264      	movs	r2, #100	; 0x64
 8008ec0:	fb02 f303 	mul.w	r3, r2, r3
 8008ec4:	1af3      	subs	r3, r6, r3
 8008ec6:	011b      	lsls	r3, r3, #4
 8008ec8:	3332      	adds	r3, #50	; 0x32
 8008eca:	4a06      	ldr	r2, [pc, #24]	; (8008ee4 <UART_SetConfig+0x434>)
 8008ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ed0:	095b      	lsrs	r3, r3, #5
 8008ed2:	f003 030f 	and.w	r3, r3, #15
 8008ed6:	442b      	add	r3, r5
 8008ed8:	60a3      	str	r3, [r4, #8]
}
 8008eda:	e7ff      	b.n	8008edc <UART_SetConfig+0x42c>
 8008edc:	bf00      	nop
 8008ede:	3714      	adds	r7, #20
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ee4:	51eb851f 	.word	0x51eb851f

08008ee8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b085      	sub	sp, #20
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	4603      	mov	r3, r0
 8008ef0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008ef6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008efa:	2b84      	cmp	r3, #132	; 0x84
 8008efc:	d005      	beq.n	8008f0a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008efe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	4413      	add	r3, r2
 8008f06:	3303      	adds	r3, #3
 8008f08:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3714      	adds	r7, #20
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008f1c:	f001 fb94 	bl	800a648 <vTaskStartScheduler>
  
  return osOK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	bd80      	pop	{r7, pc}

08008f26 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008f26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f28:	b087      	sub	sp, #28
 8008f2a:	af02      	add	r7, sp, #8
 8008f2c:	6078      	str	r0, [r7, #4]
 8008f2e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685c      	ldr	r4, [r3, #4]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008f3c:	b29e      	uxth	r6, r3
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008f44:	4618      	mov	r0, r3
 8008f46:	f7ff ffcf 	bl	8008ee8 <makeFreeRtosPriority>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	f107 030c 	add.w	r3, r7, #12
 8008f50:	9301      	str	r3, [sp, #4]
 8008f52:	9200      	str	r2, [sp, #0]
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	4632      	mov	r2, r6
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f001 f8e4 	bl	800a128 <xTaskCreate>
 8008f60:	4603      	mov	r3, r0
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d001      	beq.n	8008f6a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8008f66:	2300      	movs	r3, #0
 8008f68:	e000      	b.n	8008f6c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3714      	adds	r7, #20
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f74 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d001      	beq.n	8008f8a <osDelay+0x16>
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	e000      	b.n	8008f8c <osDelay+0x18>
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f001 f9f5 	bl	800a37c <vTaskDelay>
  
  return osOK;
 8008f92:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3710      	adds	r7, #16
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b082      	sub	sp, #8
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8008fa4:	2001      	movs	r0, #1
 8008fa6:	f000 fd8b 	bl	8009ac0 <xQueueCreateMutex>
 8008faa:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3708      	adds	r7, #8
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8008fb8:	f001 ff2a 	bl	800ae10 <xTaskGetSchedulerState>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	d001      	beq.n	8008fc6 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8008fc2:	f000 fa49 	bl	8009458 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8008fc6:	bf00      	nop
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008fca:	b480      	push	{r7}
 8008fcc:	b083      	sub	sp, #12
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f103 0208 	add.w	r2, r3, #8
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f04f 32ff 	mov.w	r2, #4294967295
 8008fe2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f103 0208 	add.w	r2, r3, #8
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f103 0208 	add.w	r2, r3, #8
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008ffe:	bf00      	nop
 8009000:	370c      	adds	r7, #12
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr

0800900a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800900a:	b480      	push	{r7}
 800900c:	b083      	sub	sp, #12
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009018:	bf00      	nop
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009024:	b480      	push	{r7}
 8009026:	b085      	sub	sp, #20
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	68fa      	ldr	r2, [r7, #12]
 8009038:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	689a      	ldr	r2, [r3, #8]
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	689b      	ldr	r3, [r3, #8]
 8009046:	683a      	ldr	r2, [r7, #0]
 8009048:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	683a      	ldr	r2, [r7, #0]
 800904e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	1c5a      	adds	r2, r3, #1
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	601a      	str	r2, [r3, #0]
}
 8009060:	bf00      	nop
 8009062:	3714      	adds	r7, #20
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009082:	d103      	bne.n	800908c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	60fb      	str	r3, [r7, #12]
 800908a:	e00c      	b.n	80090a6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	3308      	adds	r3, #8
 8009090:	60fb      	str	r3, [r7, #12]
 8009092:	e002      	b.n	800909a <vListInsert+0x2e>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	60fb      	str	r3, [r7, #12]
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	681a      	ldr	r2, [r3, #0]
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d9f6      	bls.n	8009094 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	683a      	ldr	r2, [r7, #0]
 80090c0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	1c5a      	adds	r2, r3, #1
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	601a      	str	r2, [r3, #0]
}
 80090d2:	bf00      	nop
 80090d4:	3714      	adds	r7, #20
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr

080090de <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80090de:	b480      	push	{r7}
 80090e0:	b085      	sub	sp, #20
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	6892      	ldr	r2, [r2, #8]
 80090f4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	6852      	ldr	r2, [r2, #4]
 80090fe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	685a      	ldr	r2, [r3, #4]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	429a      	cmp	r2, r3
 8009108:	d103      	bne.n	8009112 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	689a      	ldr	r2, [r3, #8]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2200      	movs	r2, #0
 8009116:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	1e5a      	subs	r2, r3, #1
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
}
 8009126:	4618      	mov	r0, r3
 8009128:	3714      	adds	r7, #20
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr
	...

08009134 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	3b04      	subs	r3, #4
 8009144:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800914c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	3b04      	subs	r3, #4
 8009152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	f023 0201 	bic.w	r2, r3, #1
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	3b04      	subs	r3, #4
 8009162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009164:	4a0c      	ldr	r2, [pc, #48]	; (8009198 <pxPortInitialiseStack+0x64>)
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	3b14      	subs	r3, #20
 800916e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	3b04      	subs	r3, #4
 800917a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f06f 0202 	mvn.w	r2, #2
 8009182:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	3b20      	subs	r3, #32
 8009188:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800918a:	68fb      	ldr	r3, [r7, #12]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3714      	adds	r7, #20
 8009190:	46bd      	mov	sp, r7
 8009192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009196:	4770      	bx	lr
 8009198:	0800919d 	.word	0x0800919d

0800919c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091a2:	4b0c      	ldr	r3, [pc, #48]	; (80091d4 <prvTaskExitError+0x38>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091aa:	d009      	beq.n	80091c0 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	607b      	str	r3, [r7, #4]
 80091be:	e7fe      	b.n	80091be <prvTaskExitError+0x22>
 80091c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c4:	f383 8811 	msr	BASEPRI, r3
 80091c8:	f3bf 8f6f 	isb	sy
 80091cc:	f3bf 8f4f 	dsb	sy
 80091d0:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80091d2:	e7fe      	b.n	80091d2 <prvTaskExitError+0x36>
 80091d4:	20000024 	.word	0x20000024
	...

080091e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80091e0:	4b07      	ldr	r3, [pc, #28]	; (8009200 <pxCurrentTCBConst2>)
 80091e2:	6819      	ldr	r1, [r3, #0]
 80091e4:	6808      	ldr	r0, [r1, #0]
 80091e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ea:	f380 8809 	msr	PSP, r0
 80091ee:	f3bf 8f6f 	isb	sy
 80091f2:	f04f 0000 	mov.w	r0, #0
 80091f6:	f380 8811 	msr	BASEPRI, r0
 80091fa:	4770      	bx	lr
 80091fc:	f3af 8000 	nop.w

08009200 <pxCurrentTCBConst2>:
 8009200:	20003cdc 	.word	0x20003cdc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009204:	bf00      	nop
 8009206:	bf00      	nop

08009208 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009208:	4806      	ldr	r0, [pc, #24]	; (8009224 <prvPortStartFirstTask+0x1c>)
 800920a:	6800      	ldr	r0, [r0, #0]
 800920c:	6800      	ldr	r0, [r0, #0]
 800920e:	f380 8808 	msr	MSP, r0
 8009212:	b662      	cpsie	i
 8009214:	b661      	cpsie	f
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	f3bf 8f6f 	isb	sy
 800921e:	df00      	svc	0
 8009220:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009222:	bf00      	nop
 8009224:	e000ed08 	.word	0xe000ed08

08009228 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b086      	sub	sp, #24
 800922c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800922e:	4b3b      	ldr	r3, [pc, #236]	; (800931c <xPortStartScheduler+0xf4>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a3b      	ldr	r2, [pc, #236]	; (8009320 <xPortStartScheduler+0xf8>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d109      	bne.n	800924c <xPortStartScheduler+0x24>
 8009238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800923c:	f383 8811 	msr	BASEPRI, r3
 8009240:	f3bf 8f6f 	isb	sy
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	613b      	str	r3, [r7, #16]
 800924a:	e7fe      	b.n	800924a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800924c:	4b33      	ldr	r3, [pc, #204]	; (800931c <xPortStartScheduler+0xf4>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a34      	ldr	r2, [pc, #208]	; (8009324 <xPortStartScheduler+0xfc>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d109      	bne.n	800926a <xPortStartScheduler+0x42>
 8009256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800925a:	f383 8811 	msr	BASEPRI, r3
 800925e:	f3bf 8f6f 	isb	sy
 8009262:	f3bf 8f4f 	dsb	sy
 8009266:	60fb      	str	r3, [r7, #12]
 8009268:	e7fe      	b.n	8009268 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800926a:	4b2f      	ldr	r3, [pc, #188]	; (8009328 <xPortStartScheduler+0x100>)
 800926c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	b2db      	uxtb	r3, r3
 8009274:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	22ff      	movs	r2, #255	; 0xff
 800927a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	b2db      	uxtb	r3, r3
 8009282:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009284:	79fb      	ldrb	r3, [r7, #7]
 8009286:	b2db      	uxtb	r3, r3
 8009288:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800928c:	b2da      	uxtb	r2, r3
 800928e:	4b27      	ldr	r3, [pc, #156]	; (800932c <xPortStartScheduler+0x104>)
 8009290:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009292:	4b27      	ldr	r3, [pc, #156]	; (8009330 <xPortStartScheduler+0x108>)
 8009294:	2207      	movs	r2, #7
 8009296:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009298:	e009      	b.n	80092ae <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800929a:	4b25      	ldr	r3, [pc, #148]	; (8009330 <xPortStartScheduler+0x108>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	3b01      	subs	r3, #1
 80092a0:	4a23      	ldr	r2, [pc, #140]	; (8009330 <xPortStartScheduler+0x108>)
 80092a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80092a4:	79fb      	ldrb	r3, [r7, #7]
 80092a6:	b2db      	uxtb	r3, r3
 80092a8:	005b      	lsls	r3, r3, #1
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092ae:	79fb      	ldrb	r3, [r7, #7]
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092b6:	2b80      	cmp	r3, #128	; 0x80
 80092b8:	d0ef      	beq.n	800929a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80092ba:	4b1d      	ldr	r3, [pc, #116]	; (8009330 <xPortStartScheduler+0x108>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	021b      	lsls	r3, r3, #8
 80092c0:	4a1b      	ldr	r2, [pc, #108]	; (8009330 <xPortStartScheduler+0x108>)
 80092c2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80092c4:	4b1a      	ldr	r3, [pc, #104]	; (8009330 <xPortStartScheduler+0x108>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80092cc:	4a18      	ldr	r2, [pc, #96]	; (8009330 <xPortStartScheduler+0x108>)
 80092ce:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	b2da      	uxtb	r2, r3
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80092d8:	4a16      	ldr	r2, [pc, #88]	; (8009334 <xPortStartScheduler+0x10c>)
 80092da:	4b16      	ldr	r3, [pc, #88]	; (8009334 <xPortStartScheduler+0x10c>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80092e2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80092e4:	4a13      	ldr	r2, [pc, #76]	; (8009334 <xPortStartScheduler+0x10c>)
 80092e6:	4b13      	ldr	r3, [pc, #76]	; (8009334 <xPortStartScheduler+0x10c>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80092ee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80092f0:	f000 f8d2 	bl	8009498 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80092f4:	4b10      	ldr	r3, [pc, #64]	; (8009338 <xPortStartScheduler+0x110>)
 80092f6:	2200      	movs	r2, #0
 80092f8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80092fa:	f000 f8e9 	bl	80094d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80092fe:	4a0f      	ldr	r2, [pc, #60]	; (800933c <xPortStartScheduler+0x114>)
 8009300:	4b0e      	ldr	r3, [pc, #56]	; (800933c <xPortStartScheduler+0x114>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009308:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800930a:	f7ff ff7d 	bl	8009208 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800930e:	f7ff ff45 	bl	800919c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009312:	2300      	movs	r3, #0
}
 8009314:	4618      	mov	r0, r3
 8009316:	3718      	adds	r7, #24
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	e000ed00 	.word	0xe000ed00
 8009320:	410fc271 	.word	0x410fc271
 8009324:	410fc270 	.word	0x410fc270
 8009328:	e000e400 	.word	0xe000e400
 800932c:	200000bc 	.word	0x200000bc
 8009330:	200000c0 	.word	0x200000c0
 8009334:	e000ed20 	.word	0xe000ed20
 8009338:	20000024 	.word	0x20000024
 800933c:	e000ef34 	.word	0xe000ef34

08009340 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934a:	f383 8811 	msr	BASEPRI, r3
 800934e:	f3bf 8f6f 	isb	sy
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009358:	4b0e      	ldr	r3, [pc, #56]	; (8009394 <vPortEnterCritical+0x54>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	3301      	adds	r3, #1
 800935e:	4a0d      	ldr	r2, [pc, #52]	; (8009394 <vPortEnterCritical+0x54>)
 8009360:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009362:	4b0c      	ldr	r3, [pc, #48]	; (8009394 <vPortEnterCritical+0x54>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2b01      	cmp	r3, #1
 8009368:	d10e      	bne.n	8009388 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800936a:	4b0b      	ldr	r3, [pc, #44]	; (8009398 <vPortEnterCritical+0x58>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	b2db      	uxtb	r3, r3
 8009370:	2b00      	cmp	r3, #0
 8009372:	d009      	beq.n	8009388 <vPortEnterCritical+0x48>
 8009374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	603b      	str	r3, [r7, #0]
 8009386:	e7fe      	b.n	8009386 <vPortEnterCritical+0x46>
	}
}
 8009388:	bf00      	nop
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr
 8009394:	20000024 	.word	0x20000024
 8009398:	e000ed04 	.word	0xe000ed04

0800939c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80093a2:	4b11      	ldr	r3, [pc, #68]	; (80093e8 <vPortExitCritical+0x4c>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d109      	bne.n	80093be <vPortExitCritical+0x22>
 80093aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ae:	f383 8811 	msr	BASEPRI, r3
 80093b2:	f3bf 8f6f 	isb	sy
 80093b6:	f3bf 8f4f 	dsb	sy
 80093ba:	607b      	str	r3, [r7, #4]
 80093bc:	e7fe      	b.n	80093bc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80093be:	4b0a      	ldr	r3, [pc, #40]	; (80093e8 <vPortExitCritical+0x4c>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	3b01      	subs	r3, #1
 80093c4:	4a08      	ldr	r2, [pc, #32]	; (80093e8 <vPortExitCritical+0x4c>)
 80093c6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80093c8:	4b07      	ldr	r3, [pc, #28]	; (80093e8 <vPortExitCritical+0x4c>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d104      	bne.n	80093da <vPortExitCritical+0x3e>
 80093d0:	2300      	movs	r3, #0
 80093d2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80093da:	bf00      	nop
 80093dc:	370c      	adds	r7, #12
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr
 80093e6:	bf00      	nop
 80093e8:	20000024 	.word	0x20000024
 80093ec:	00000000 	.word	0x00000000

080093f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80093f0:	f3ef 8009 	mrs	r0, PSP
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	4b15      	ldr	r3, [pc, #84]	; (8009450 <pxCurrentTCBConst>)
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	f01e 0f10 	tst.w	lr, #16
 8009400:	bf08      	it	eq
 8009402:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009406:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800940a:	6010      	str	r0, [r2, #0]
 800940c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8009410:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009414:	f380 8811 	msr	BASEPRI, r0
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f001 fabe 	bl	800a9a0 <vTaskSwitchContext>
 8009424:	f04f 0000 	mov.w	r0, #0
 8009428:	f380 8811 	msr	BASEPRI, r0
 800942c:	bc08      	pop	{r3}
 800942e:	6819      	ldr	r1, [r3, #0]
 8009430:	6808      	ldr	r0, [r1, #0]
 8009432:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009436:	f01e 0f10 	tst.w	lr, #16
 800943a:	bf08      	it	eq
 800943c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009440:	f380 8809 	msr	PSP, r0
 8009444:	f3bf 8f6f 	isb	sy
 8009448:	4770      	bx	lr
 800944a:	bf00      	nop
 800944c:	f3af 8000 	nop.w

08009450 <pxCurrentTCBConst>:
 8009450:	20003cdc 	.word	0x20003cdc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009454:	bf00      	nop
 8009456:	bf00      	nop

08009458 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
	__asm volatile
 800945e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009462:	f383 8811 	msr	BASEPRI, r3
 8009466:	f3bf 8f6f 	isb	sy
 800946a:	f3bf 8f4f 	dsb	sy
 800946e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009470:	f001 f9da 	bl	800a828 <xTaskIncrementTick>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d003      	beq.n	8009482 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800947a:	4b06      	ldr	r3, [pc, #24]	; (8009494 <xPortSysTickHandler+0x3c>)
 800947c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009480:	601a      	str	r2, [r3, #0]
 8009482:	2300      	movs	r3, #0
 8009484:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800948c:	bf00      	nop
 800948e:	3708      	adds	r7, #8
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	e000ed04 	.word	0xe000ed04

08009498 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009498:	b480      	push	{r7}
 800949a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800949c:	4a08      	ldr	r2, [pc, #32]	; (80094c0 <vPortSetupTimerInterrupt+0x28>)
 800949e:	4b09      	ldr	r3, [pc, #36]	; (80094c4 <vPortSetupTimerInterrupt+0x2c>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4909      	ldr	r1, [pc, #36]	; (80094c8 <vPortSetupTimerInterrupt+0x30>)
 80094a4:	fba1 1303 	umull	r1, r3, r1, r3
 80094a8:	099b      	lsrs	r3, r3, #6
 80094aa:	3b01      	subs	r3, #1
 80094ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80094ae:	4b07      	ldr	r3, [pc, #28]	; (80094cc <vPortSetupTimerInterrupt+0x34>)
 80094b0:	2207      	movs	r2, #7
 80094b2:	601a      	str	r2, [r3, #0]
}
 80094b4:	bf00      	nop
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	e000e014 	.word	0xe000e014
 80094c4:	20000038 	.word	0x20000038
 80094c8:	10624dd3 	.word	0x10624dd3
 80094cc:	e000e010 	.word	0xe000e010

080094d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80094d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80094e0 <vPortEnableVFP+0x10>
 80094d4:	6801      	ldr	r1, [r0, #0]
 80094d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80094da:	6001      	str	r1, [r0, #0]
 80094dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80094de:	bf00      	nop
 80094e0:	e000ed88 	.word	0xe000ed88

080094e4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80094e4:	b480      	push	{r7}
 80094e6:	b085      	sub	sp, #20
 80094e8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80094ea:	f3ef 8305 	mrs	r3, IPSR
 80094ee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2b0f      	cmp	r3, #15
 80094f4:	d913      	bls.n	800951e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80094f6:	4a16      	ldr	r2, [pc, #88]	; (8009550 <vPortValidateInterruptPriority+0x6c>)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	4413      	add	r3, r2
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009500:	4b14      	ldr	r3, [pc, #80]	; (8009554 <vPortValidateInterruptPriority+0x70>)
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	7afa      	ldrb	r2, [r7, #11]
 8009506:	429a      	cmp	r2, r3
 8009508:	d209      	bcs.n	800951e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800950a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800950e:	f383 8811 	msr	BASEPRI, r3
 8009512:	f3bf 8f6f 	isb	sy
 8009516:	f3bf 8f4f 	dsb	sy
 800951a:	607b      	str	r3, [r7, #4]
 800951c:	e7fe      	b.n	800951c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800951e:	4b0e      	ldr	r3, [pc, #56]	; (8009558 <vPortValidateInterruptPriority+0x74>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009526:	4b0d      	ldr	r3, [pc, #52]	; (800955c <vPortValidateInterruptPriority+0x78>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	429a      	cmp	r2, r3
 800952c:	d909      	bls.n	8009542 <vPortValidateInterruptPriority+0x5e>
 800952e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009532:	f383 8811 	msr	BASEPRI, r3
 8009536:	f3bf 8f6f 	isb	sy
 800953a:	f3bf 8f4f 	dsb	sy
 800953e:	603b      	str	r3, [r7, #0]
 8009540:	e7fe      	b.n	8009540 <vPortValidateInterruptPriority+0x5c>
	}
 8009542:	bf00      	nop
 8009544:	3714      	adds	r7, #20
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	e000e3f0 	.word	0xe000e3f0
 8009554:	200000bc 	.word	0x200000bc
 8009558:	e000ed0c 	.word	0xe000ed0c
 800955c:	200000c0 	.word	0x200000c0

08009560 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08a      	sub	sp, #40	; 0x28
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009568:	2300      	movs	r3, #0
 800956a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800956c:	f001 f8b2 	bl	800a6d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009570:	4b57      	ldr	r3, [pc, #348]	; (80096d0 <pvPortMalloc+0x170>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d101      	bne.n	800957c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009578:	f000 f90c 	bl	8009794 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800957c:	4b55      	ldr	r3, [pc, #340]	; (80096d4 <pvPortMalloc+0x174>)
 800957e:	681a      	ldr	r2, [r3, #0]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	4013      	ands	r3, r2
 8009584:	2b00      	cmp	r3, #0
 8009586:	f040 808c 	bne.w	80096a2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d01c      	beq.n	80095ca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009590:	2208      	movs	r2, #8
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	4413      	add	r3, r2
 8009596:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f003 0307 	and.w	r3, r3, #7
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d013      	beq.n	80095ca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f023 0307 	bic.w	r3, r3, #7
 80095a8:	3308      	adds	r3, #8
 80095aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d009      	beq.n	80095ca <pvPortMalloc+0x6a>
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	617b      	str	r3, [r7, #20]
 80095c8:	e7fe      	b.n	80095c8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d068      	beq.n	80096a2 <pvPortMalloc+0x142>
 80095d0:	4b41      	ldr	r3, [pc, #260]	; (80096d8 <pvPortMalloc+0x178>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	687a      	ldr	r2, [r7, #4]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d863      	bhi.n	80096a2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80095da:	4b40      	ldr	r3, [pc, #256]	; (80096dc <pvPortMalloc+0x17c>)
 80095dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80095de:	4b3f      	ldr	r3, [pc, #252]	; (80096dc <pvPortMalloc+0x17c>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095e4:	e004      	b.n	80095f0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80095e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80095ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f2:	685a      	ldr	r2, [r3, #4]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d203      	bcs.n	8009602 <pvPortMalloc+0xa2>
 80095fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d1f1      	bne.n	80095e6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009602:	4b33      	ldr	r3, [pc, #204]	; (80096d0 <pvPortMalloc+0x170>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009608:	429a      	cmp	r2, r3
 800960a:	d04a      	beq.n	80096a2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800960c:	6a3b      	ldr	r3, [r7, #32]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2208      	movs	r2, #8
 8009612:	4413      	add	r3, r2
 8009614:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	6a3b      	ldr	r3, [r7, #32]
 800961c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800961e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009620:	685a      	ldr	r2, [r3, #4]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	1ad2      	subs	r2, r2, r3
 8009626:	2308      	movs	r3, #8
 8009628:	005b      	lsls	r3, r3, #1
 800962a:	429a      	cmp	r2, r3
 800962c:	d91e      	bls.n	800966c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800962e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4413      	add	r3, r2
 8009634:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	f003 0307 	and.w	r3, r3, #7
 800963c:	2b00      	cmp	r3, #0
 800963e:	d009      	beq.n	8009654 <pvPortMalloc+0xf4>
 8009640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009644:	f383 8811 	msr	BASEPRI, r3
 8009648:	f3bf 8f6f 	isb	sy
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	613b      	str	r3, [r7, #16]
 8009652:	e7fe      	b.n	8009652 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009656:	685a      	ldr	r2, [r3, #4]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	1ad2      	subs	r2, r2, r3
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009662:	687a      	ldr	r2, [r7, #4]
 8009664:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009666:	69b8      	ldr	r0, [r7, #24]
 8009668:	f000 f8f6 	bl	8009858 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800966c:	4b1a      	ldr	r3, [pc, #104]	; (80096d8 <pvPortMalloc+0x178>)
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	1ad3      	subs	r3, r2, r3
 8009676:	4a18      	ldr	r2, [pc, #96]	; (80096d8 <pvPortMalloc+0x178>)
 8009678:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800967a:	4b17      	ldr	r3, [pc, #92]	; (80096d8 <pvPortMalloc+0x178>)
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	4b18      	ldr	r3, [pc, #96]	; (80096e0 <pvPortMalloc+0x180>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	429a      	cmp	r2, r3
 8009684:	d203      	bcs.n	800968e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009686:	4b14      	ldr	r3, [pc, #80]	; (80096d8 <pvPortMalloc+0x178>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4a15      	ldr	r2, [pc, #84]	; (80096e0 <pvPortMalloc+0x180>)
 800968c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800968e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009690:	685a      	ldr	r2, [r3, #4]
 8009692:	4b10      	ldr	r3, [pc, #64]	; (80096d4 <pvPortMalloc+0x174>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	431a      	orrs	r2, r3
 8009698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800969c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969e:	2200      	movs	r2, #0
 80096a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80096a2:	f001 f825 	bl	800a6f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80096a6:	69fb      	ldr	r3, [r7, #28]
 80096a8:	f003 0307 	and.w	r3, r3, #7
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d009      	beq.n	80096c4 <pvPortMalloc+0x164>
 80096b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b4:	f383 8811 	msr	BASEPRI, r3
 80096b8:	f3bf 8f6f 	isb	sy
 80096bc:	f3bf 8f4f 	dsb	sy
 80096c0:	60fb      	str	r3, [r7, #12]
 80096c2:	e7fe      	b.n	80096c2 <pvPortMalloc+0x162>
	return pvReturn;
 80096c4:	69fb      	ldr	r3, [r7, #28]
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3728      	adds	r7, #40	; 0x28
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}
 80096ce:	bf00      	nop
 80096d0:	20003ccc 	.word	0x20003ccc
 80096d4:	20003cd8 	.word	0x20003cd8
 80096d8:	20003cd0 	.word	0x20003cd0
 80096dc:	20003cc4 	.word	0x20003cc4
 80096e0:	20003cd4 	.word	0x20003cd4

080096e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b086      	sub	sp, #24
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d046      	beq.n	8009784 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80096f6:	2308      	movs	r3, #8
 80096f8:	425b      	negs	r3, r3
 80096fa:	697a      	ldr	r2, [r7, #20]
 80096fc:	4413      	add	r3, r2
 80096fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	685a      	ldr	r2, [r3, #4]
 8009708:	4b20      	ldr	r3, [pc, #128]	; (800978c <vPortFree+0xa8>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4013      	ands	r3, r2
 800970e:	2b00      	cmp	r3, #0
 8009710:	d109      	bne.n	8009726 <vPortFree+0x42>
 8009712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009716:	f383 8811 	msr	BASEPRI, r3
 800971a:	f3bf 8f6f 	isb	sy
 800971e:	f3bf 8f4f 	dsb	sy
 8009722:	60fb      	str	r3, [r7, #12]
 8009724:	e7fe      	b.n	8009724 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d009      	beq.n	8009742 <vPortFree+0x5e>
 800972e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009732:	f383 8811 	msr	BASEPRI, r3
 8009736:	f3bf 8f6f 	isb	sy
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	60bb      	str	r3, [r7, #8]
 8009740:	e7fe      	b.n	8009740 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	4b11      	ldr	r3, [pc, #68]	; (800978c <vPortFree+0xa8>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4013      	ands	r3, r2
 800974c:	2b00      	cmp	r3, #0
 800974e:	d019      	beq.n	8009784 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d115      	bne.n	8009784 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	685a      	ldr	r2, [r3, #4]
 800975c:	4b0b      	ldr	r3, [pc, #44]	; (800978c <vPortFree+0xa8>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	43db      	mvns	r3, r3
 8009762:	401a      	ands	r2, r3
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009768:	f000 ffb4 	bl	800a6d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	685a      	ldr	r2, [r3, #4]
 8009770:	4b07      	ldr	r3, [pc, #28]	; (8009790 <vPortFree+0xac>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4413      	add	r3, r2
 8009776:	4a06      	ldr	r2, [pc, #24]	; (8009790 <vPortFree+0xac>)
 8009778:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800977a:	6938      	ldr	r0, [r7, #16]
 800977c:	f000 f86c 	bl	8009858 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009780:	f000 ffb6 	bl	800a6f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009784:	bf00      	nop
 8009786:	3718      	adds	r7, #24
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}
 800978c:	20003cd8 	.word	0x20003cd8
 8009790:	20003cd0 	.word	0x20003cd0

08009794 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009794:	b480      	push	{r7}
 8009796:	b085      	sub	sp, #20
 8009798:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800979a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800979e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80097a0:	4b27      	ldr	r3, [pc, #156]	; (8009840 <prvHeapInit+0xac>)
 80097a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f003 0307 	and.w	r3, r3, #7
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00c      	beq.n	80097c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	3307      	adds	r3, #7
 80097b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f023 0307 	bic.w	r3, r3, #7
 80097ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	1ad3      	subs	r3, r2, r3
 80097c2:	4a1f      	ldr	r2, [pc, #124]	; (8009840 <prvHeapInit+0xac>)
 80097c4:	4413      	add	r3, r2
 80097c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80097cc:	4a1d      	ldr	r2, [pc, #116]	; (8009844 <prvHeapInit+0xb0>)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80097d2:	4b1c      	ldr	r3, [pc, #112]	; (8009844 <prvHeapInit+0xb0>)
 80097d4:	2200      	movs	r2, #0
 80097d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	4413      	add	r3, r2
 80097de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80097e0:	2208      	movs	r2, #8
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	1a9b      	subs	r3, r3, r2
 80097e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f023 0307 	bic.w	r3, r3, #7
 80097ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	4a15      	ldr	r2, [pc, #84]	; (8009848 <prvHeapInit+0xb4>)
 80097f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80097f6:	4b14      	ldr	r3, [pc, #80]	; (8009848 <prvHeapInit+0xb4>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2200      	movs	r2, #0
 80097fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80097fe:	4b12      	ldr	r3, [pc, #72]	; (8009848 <prvHeapInit+0xb4>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2200      	movs	r2, #0
 8009804:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	1ad2      	subs	r2, r2, r3
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009814:	4b0c      	ldr	r3, [pc, #48]	; (8009848 <prvHeapInit+0xb4>)
 8009816:	681a      	ldr	r2, [r3, #0]
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	4a0a      	ldr	r2, [pc, #40]	; (800984c <prvHeapInit+0xb8>)
 8009822:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	4a09      	ldr	r2, [pc, #36]	; (8009850 <prvHeapInit+0xbc>)
 800982a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800982c:	4b09      	ldr	r3, [pc, #36]	; (8009854 <prvHeapInit+0xc0>)
 800982e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009832:	601a      	str	r2, [r3, #0]
}
 8009834:	bf00      	nop
 8009836:	3714      	adds	r7, #20
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr
 8009840:	200000c4 	.word	0x200000c4
 8009844:	20003cc4 	.word	0x20003cc4
 8009848:	20003ccc 	.word	0x20003ccc
 800984c:	20003cd4 	.word	0x20003cd4
 8009850:	20003cd0 	.word	0x20003cd0
 8009854:	20003cd8 	.word	0x20003cd8

08009858 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009860:	4b28      	ldr	r3, [pc, #160]	; (8009904 <prvInsertBlockIntoFreeList+0xac>)
 8009862:	60fb      	str	r3, [r7, #12]
 8009864:	e002      	b.n	800986c <prvInsertBlockIntoFreeList+0x14>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	60fb      	str	r3, [r7, #12]
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	429a      	cmp	r2, r3
 8009874:	d3f7      	bcc.n	8009866 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	68ba      	ldr	r2, [r7, #8]
 8009880:	441a      	add	r2, r3
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	429a      	cmp	r2, r3
 8009886:	d108      	bne.n	800989a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	685a      	ldr	r2, [r3, #4]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	441a      	add	r2, r3
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	68ba      	ldr	r2, [r7, #8]
 80098a4:	441a      	add	r2, r3
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d118      	bne.n	80098e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	4b15      	ldr	r3, [pc, #84]	; (8009908 <prvInsertBlockIntoFreeList+0xb0>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d00d      	beq.n	80098d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	685a      	ldr	r2, [r3, #4]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	441a      	add	r2, r3
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	601a      	str	r2, [r3, #0]
 80098d4:	e008      	b.n	80098e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80098d6:	4b0c      	ldr	r3, [pc, #48]	; (8009908 <prvInsertBlockIntoFreeList+0xb0>)
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	601a      	str	r2, [r3, #0]
 80098de:	e003      	b.n	80098e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80098e8:	68fa      	ldr	r2, [r7, #12]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d002      	beq.n	80098f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	687a      	ldr	r2, [r7, #4]
 80098f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098f6:	bf00      	nop
 80098f8:	3714      	adds	r7, #20
 80098fa:	46bd      	mov	sp, r7
 80098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009900:	4770      	bx	lr
 8009902:	bf00      	nop
 8009904:	20003cc4 	.word	0x20003cc4
 8009908:	20003ccc 	.word	0x20003ccc

0800990c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b084      	sub	sp, #16
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d109      	bne.n	8009934 <xQueueGenericReset+0x28>
 8009920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009924:	f383 8811 	msr	BASEPRI, r3
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	f3bf 8f4f 	dsb	sy
 8009930:	60bb      	str	r3, [r7, #8]
 8009932:	e7fe      	b.n	8009932 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8009934:	f7ff fd04 	bl	8009340 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009940:	68f9      	ldr	r1, [r7, #12]
 8009942:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009944:	fb01 f303 	mul.w	r3, r1, r3
 8009948:	441a      	add	r2, r3
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2200      	movs	r2, #0
 8009952:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681a      	ldr	r2, [r3, #0]
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009964:	3b01      	subs	r3, #1
 8009966:	68f9      	ldr	r1, [r7, #12]
 8009968:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800996a:	fb01 f303 	mul.w	r3, r1, r3
 800996e:	441a      	add	r2, r3
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	22ff      	movs	r2, #255	; 0xff
 8009978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	22ff      	movs	r2, #255	; 0xff
 8009980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d114      	bne.n	80099b4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d01a      	beq.n	80099c8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	3310      	adds	r3, #16
 8009996:	4618      	mov	r0, r3
 8009998:	f001 f880 	bl	800aa9c <xTaskRemoveFromEventList>
 800999c:	4603      	mov	r3, r0
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d012      	beq.n	80099c8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80099a2:	4b0d      	ldr	r3, [pc, #52]	; (80099d8 <xQueueGenericReset+0xcc>)
 80099a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099a8:	601a      	str	r2, [r3, #0]
 80099aa:	f3bf 8f4f 	dsb	sy
 80099ae:	f3bf 8f6f 	isb	sy
 80099b2:	e009      	b.n	80099c8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	3310      	adds	r3, #16
 80099b8:	4618      	mov	r0, r3
 80099ba:	f7ff fb06 	bl	8008fca <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	3324      	adds	r3, #36	; 0x24
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7ff fb01 	bl	8008fca <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80099c8:	f7ff fce8 	bl	800939c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80099cc:	2301      	movs	r3, #1
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3710      	adds	r7, #16
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	e000ed04 	.word	0xe000ed04

080099dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b08a      	sub	sp, #40	; 0x28
 80099e0:	af02      	add	r7, sp, #8
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	4613      	mov	r3, r2
 80099e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d109      	bne.n	8009a04 <xQueueGenericCreate+0x28>
 80099f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	613b      	str	r3, [r7, #16]
 8009a02:	e7fe      	b.n	8009a02 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d102      	bne.n	8009a10 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	61fb      	str	r3, [r7, #28]
 8009a0e:	e004      	b.n	8009a1a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	68ba      	ldr	r2, [r7, #8]
 8009a14:	fb02 f303 	mul.w	r3, r2, r3
 8009a18:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009a1a:	69fb      	ldr	r3, [r7, #28]
 8009a1c:	3348      	adds	r3, #72	; 0x48
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f7ff fd9e 	bl	8009560 <pvPortMalloc>
 8009a24:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00b      	beq.n	8009a44 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	3348      	adds	r3, #72	; 0x48
 8009a30:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a32:	79fa      	ldrb	r2, [r7, #7]
 8009a34:	69bb      	ldr	r3, [r7, #24]
 8009a36:	9300      	str	r3, [sp, #0]
 8009a38:	4613      	mov	r3, r2
 8009a3a:	697a      	ldr	r2, [r7, #20]
 8009a3c:	68b9      	ldr	r1, [r7, #8]
 8009a3e:	68f8      	ldr	r0, [r7, #12]
 8009a40:	f000 f805 	bl	8009a4e <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8009a44:	69bb      	ldr	r3, [r7, #24]
	}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3720      	adds	r7, #32
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b084      	sub	sp, #16
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	60f8      	str	r0, [r7, #12]
 8009a56:	60b9      	str	r1, [r7, #8]
 8009a58:	607a      	str	r2, [r7, #4]
 8009a5a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d103      	bne.n	8009a6a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	69ba      	ldr	r2, [r7, #24]
 8009a66:	601a      	str	r2, [r3, #0]
 8009a68:	e002      	b.n	8009a70 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a6a:	69bb      	ldr	r3, [r7, #24]
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	68fa      	ldr	r2, [r7, #12]
 8009a74:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a76:	69bb      	ldr	r3, [r7, #24]
 8009a78:	68ba      	ldr	r2, [r7, #8]
 8009a7a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a7c:	2101      	movs	r1, #1
 8009a7e:	69b8      	ldr	r0, [r7, #24]
 8009a80:	f7ff ff44 	bl	800990c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009a84:	bf00      	nop
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b082      	sub	sp, #8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00e      	beq.n	8009ab8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009aac:	2300      	movs	r3, #0
 8009aae:	2200      	movs	r2, #0
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 f81c 	bl	8009af0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009ab8:	bf00      	nop
 8009aba:	3708      	adds	r7, #8
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b086      	sub	sp, #24
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009aca:	2301      	movs	r3, #1
 8009acc:	617b      	str	r3, [r7, #20]
 8009ace:	2300      	movs	r3, #0
 8009ad0:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009ad2:	79fb      	ldrb	r3, [r7, #7]
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	6939      	ldr	r1, [r7, #16]
 8009ad8:	6978      	ldr	r0, [r7, #20]
 8009ada:	f7ff ff7f 	bl	80099dc <xQueueGenericCreate>
 8009ade:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f7ff ffd3 	bl	8009a8c <prvInitialiseMutex>

		return pxNewQueue;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
	}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3718      	adds	r7, #24
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b08e      	sub	sp, #56	; 0x38
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
 8009afc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009afe:	2300      	movs	r3, #0
 8009b00:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d109      	bne.n	8009b20 <xQueueGenericSend+0x30>
 8009b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b10:	f383 8811 	msr	BASEPRI, r3
 8009b14:	f3bf 8f6f 	isb	sy
 8009b18:	f3bf 8f4f 	dsb	sy
 8009b1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b1e:	e7fe      	b.n	8009b1e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d103      	bne.n	8009b2e <xQueueGenericSend+0x3e>
 8009b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d101      	bne.n	8009b32 <xQueueGenericSend+0x42>
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e000      	b.n	8009b34 <xQueueGenericSend+0x44>
 8009b32:	2300      	movs	r3, #0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d109      	bne.n	8009b4c <xQueueGenericSend+0x5c>
 8009b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	627b      	str	r3, [r7, #36]	; 0x24
 8009b4a:	e7fe      	b.n	8009b4a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	2b02      	cmp	r3, #2
 8009b50:	d103      	bne.n	8009b5a <xQueueGenericSend+0x6a>
 8009b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d101      	bne.n	8009b5e <xQueueGenericSend+0x6e>
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	e000      	b.n	8009b60 <xQueueGenericSend+0x70>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d109      	bne.n	8009b78 <xQueueGenericSend+0x88>
 8009b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b68:	f383 8811 	msr	BASEPRI, r3
 8009b6c:	f3bf 8f6f 	isb	sy
 8009b70:	f3bf 8f4f 	dsb	sy
 8009b74:	623b      	str	r3, [r7, #32]
 8009b76:	e7fe      	b.n	8009b76 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b78:	f001 f94a 	bl	800ae10 <xTaskGetSchedulerState>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d102      	bne.n	8009b88 <xQueueGenericSend+0x98>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d101      	bne.n	8009b8c <xQueueGenericSend+0x9c>
 8009b88:	2301      	movs	r3, #1
 8009b8a:	e000      	b.n	8009b8e <xQueueGenericSend+0x9e>
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d109      	bne.n	8009ba6 <xQueueGenericSend+0xb6>
 8009b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	61fb      	str	r3, [r7, #28]
 8009ba4:	e7fe      	b.n	8009ba4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009ba6:	f7ff fbcb 	bl	8009340 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d302      	bcc.n	8009bbc <xQueueGenericSend+0xcc>
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d129      	bne.n	8009c10 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009bbc:	683a      	ldr	r2, [r7, #0]
 8009bbe:	68b9      	ldr	r1, [r7, #8]
 8009bc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009bc2:	f000 f9a1 	bl	8009f08 <prvCopyDataToQueue>
 8009bc6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d010      	beq.n	8009bf2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd2:	3324      	adds	r3, #36	; 0x24
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f000 ff61 	bl	800aa9c <xTaskRemoveFromEventList>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d013      	beq.n	8009c08 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009be0:	4b3f      	ldr	r3, [pc, #252]	; (8009ce0 <xQueueGenericSend+0x1f0>)
 8009be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009be6:	601a      	str	r2, [r3, #0]
 8009be8:	f3bf 8f4f 	dsb	sy
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	e00a      	b.n	8009c08 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d007      	beq.n	8009c08 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009bf8:	4b39      	ldr	r3, [pc, #228]	; (8009ce0 <xQueueGenericSend+0x1f0>)
 8009bfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bfe:	601a      	str	r2, [r3, #0]
 8009c00:	f3bf 8f4f 	dsb	sy
 8009c04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009c08:	f7ff fbc8 	bl	800939c <vPortExitCritical>
				return pdPASS;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e063      	b.n	8009cd8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d103      	bne.n	8009c1e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009c16:	f7ff fbc1 	bl	800939c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	e05c      	b.n	8009cd8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d106      	bne.n	8009c32 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8009c24:	f107 0314 	add.w	r3, r7, #20
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f000 ff99 	bl	800ab60 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c32:	f7ff fbb3 	bl	800939c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c36:	f000 fd4d 	bl	800a6d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c3a:	f7ff fb81 	bl	8009340 <vPortEnterCritical>
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009c44:	b25b      	sxtb	r3, r3
 8009c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c4a:	d103      	bne.n	8009c54 <xQueueGenericSend+0x164>
 8009c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009c5a:	b25b      	sxtb	r3, r3
 8009c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c60:	d103      	bne.n	8009c6a <xQueueGenericSend+0x17a>
 8009c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c64:	2200      	movs	r2, #0
 8009c66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009c6a:	f7ff fb97 	bl	800939c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c6e:	1d3a      	adds	r2, r7, #4
 8009c70:	f107 0314 	add.w	r3, r7, #20
 8009c74:	4611      	mov	r1, r2
 8009c76:	4618      	mov	r0, r3
 8009c78:	f000 ff96 	bl	800aba8 <xTaskCheckForTimeOut>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d124      	bne.n	8009ccc <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009c82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c84:	f000 fa38 	bl	800a0f8 <prvIsQueueFull>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d018      	beq.n	8009cc0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c90:	3310      	adds	r3, #16
 8009c92:	687a      	ldr	r2, [r7, #4]
 8009c94:	4611      	mov	r1, r2
 8009c96:	4618      	mov	r0, r3
 8009c98:	f000 fedc 	bl	800aa54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009c9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c9e:	f000 f9c3 	bl	800a028 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009ca2:	f000 fd25 	bl	800a6f0 <xTaskResumeAll>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f47f af7c 	bne.w	8009ba6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8009cae:	4b0c      	ldr	r3, [pc, #48]	; (8009ce0 <xQueueGenericSend+0x1f0>)
 8009cb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cb4:	601a      	str	r2, [r3, #0]
 8009cb6:	f3bf 8f4f 	dsb	sy
 8009cba:	f3bf 8f6f 	isb	sy
 8009cbe:	e772      	b.n	8009ba6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009cc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009cc2:	f000 f9b1 	bl	800a028 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009cc6:	f000 fd13 	bl	800a6f0 <xTaskResumeAll>
 8009cca:	e76c      	b.n	8009ba6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009ccc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009cce:	f000 f9ab 	bl	800a028 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009cd2:	f000 fd0d 	bl	800a6f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009cd6:	2300      	movs	r3, #0
		}
	}
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3738      	adds	r7, #56	; 0x38
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}
 8009ce0:	e000ed04 	.word	0xe000ed04

08009ce4 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b08e      	sub	sp, #56	; 0x38
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d109      	bne.n	8009d14 <xQueueGenericReceive+0x30>
 8009d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d04:	f383 8811 	msr	BASEPRI, r3
 8009d08:	f3bf 8f6f 	isb	sy
 8009d0c:	f3bf 8f4f 	dsb	sy
 8009d10:	627b      	str	r3, [r7, #36]	; 0x24
 8009d12:	e7fe      	b.n	8009d12 <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d103      	bne.n	8009d22 <xQueueGenericReceive+0x3e>
 8009d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d101      	bne.n	8009d26 <xQueueGenericReceive+0x42>
 8009d22:	2301      	movs	r3, #1
 8009d24:	e000      	b.n	8009d28 <xQueueGenericReceive+0x44>
 8009d26:	2300      	movs	r3, #0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d109      	bne.n	8009d40 <xQueueGenericReceive+0x5c>
 8009d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d30:	f383 8811 	msr	BASEPRI, r3
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	f3bf 8f4f 	dsb	sy
 8009d3c:	623b      	str	r3, [r7, #32]
 8009d3e:	e7fe      	b.n	8009d3e <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d40:	f001 f866 	bl	800ae10 <xTaskGetSchedulerState>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d102      	bne.n	8009d50 <xQueueGenericReceive+0x6c>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d101      	bne.n	8009d54 <xQueueGenericReceive+0x70>
 8009d50:	2301      	movs	r3, #1
 8009d52:	e000      	b.n	8009d56 <xQueueGenericReceive+0x72>
 8009d54:	2300      	movs	r3, #0
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d109      	bne.n	8009d6e <xQueueGenericReceive+0x8a>
 8009d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5e:	f383 8811 	msr	BASEPRI, r3
 8009d62:	f3bf 8f6f 	isb	sy
 8009d66:	f3bf 8f4f 	dsb	sy
 8009d6a:	61fb      	str	r3, [r7, #28]
 8009d6c:	e7fe      	b.n	8009d6c <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d6e:	f7ff fae7 	bl	8009340 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d76:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d046      	beq.n	8009e0c <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8009d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d80:	68db      	ldr	r3, [r3, #12]
 8009d82:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009d84:	68b9      	ldr	r1, [r7, #8]
 8009d86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d88:	f000 f928 	bl	8009fdc <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d121      	bne.n	8009dd6 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8009d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d94:	1e5a      	subs	r2, r3, #1
 8009d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d98:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d104      	bne.n	8009dac <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8009da2:	f001 f94d 	bl	800b040 <pvTaskIncrementMutexHeldCount>
 8009da6:	4602      	mov	r2, r0
 8009da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009daa:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dae:	691b      	ldr	r3, [r3, #16]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d027      	beq.n	8009e04 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db6:	3310      	adds	r3, #16
 8009db8:	4618      	mov	r0, r3
 8009dba:	f000 fe6f 	bl	800aa9c <xTaskRemoveFromEventList>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d01f      	beq.n	8009e04 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8009dc4:	4b4f      	ldr	r3, [pc, #316]	; (8009f04 <xQueueGenericReceive+0x220>)
 8009dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dca:	601a      	str	r2, [r3, #0]
 8009dcc:	f3bf 8f4f 	dsb	sy
 8009dd0:	f3bf 8f6f 	isb	sy
 8009dd4:	e016      	b.n	8009e04 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8009dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009dda:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00f      	beq.n	8009e04 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de6:	3324      	adds	r3, #36	; 0x24
 8009de8:	4618      	mov	r0, r3
 8009dea:	f000 fe57 	bl	800aa9c <xTaskRemoveFromEventList>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d007      	beq.n	8009e04 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8009df4:	4b43      	ldr	r3, [pc, #268]	; (8009f04 <xQueueGenericReceive+0x220>)
 8009df6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dfa:	601a      	str	r2, [r3, #0]
 8009dfc:	f3bf 8f4f 	dsb	sy
 8009e00:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8009e04:	f7ff faca 	bl	800939c <vPortExitCritical>
				return pdPASS;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e077      	b.n	8009efc <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d103      	bne.n	8009e1a <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e12:	f7ff fac3 	bl	800939c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e16:	2300      	movs	r3, #0
 8009e18:	e070      	b.n	8009efc <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d106      	bne.n	8009e2e <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8009e20:	f107 0314 	add.w	r3, r7, #20
 8009e24:	4618      	mov	r0, r3
 8009e26:	f000 fe9b 	bl	800ab60 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e2e:	f7ff fab5 	bl	800939c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e32:	f000 fc4f 	bl	800a6d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e36:	f7ff fa83 	bl	8009340 <vPortEnterCritical>
 8009e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e40:	b25b      	sxtb	r3, r3
 8009e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e46:	d103      	bne.n	8009e50 <xQueueGenericReceive+0x16c>
 8009e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e56:	b25b      	sxtb	r3, r3
 8009e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5c:	d103      	bne.n	8009e66 <xQueueGenericReceive+0x182>
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e66:	f7ff fa99 	bl	800939c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e6a:	1d3a      	adds	r2, r7, #4
 8009e6c:	f107 0314 	add.w	r3, r7, #20
 8009e70:	4611      	mov	r1, r2
 8009e72:	4618      	mov	r0, r3
 8009e74:	f000 fe98 	bl	800aba8 <xTaskCheckForTimeOut>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d131      	bne.n	8009ee2 <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e80:	f000 f924 	bl	800a0cc <prvIsQueueEmpty>
 8009e84:	4603      	mov	r3, r0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d025      	beq.n	8009ed6 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d108      	bne.n	8009ea4 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 8009e92:	f7ff fa55 	bl	8009340 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8009e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f000 ffd6 	bl	800ae4c <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8009ea0:	f7ff fa7c 	bl	800939c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ea6:	3324      	adds	r3, #36	; 0x24
 8009ea8:	687a      	ldr	r2, [r7, #4]
 8009eaa:	4611      	mov	r1, r2
 8009eac:	4618      	mov	r0, r3
 8009eae:	f000 fdd1 	bl	800aa54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009eb2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009eb4:	f000 f8b8 	bl	800a028 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009eb8:	f000 fc1a 	bl	800a6f0 <xTaskResumeAll>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	f47f af55 	bne.w	8009d6e <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8009ec4:	4b0f      	ldr	r3, [pc, #60]	; (8009f04 <xQueueGenericReceive+0x220>)
 8009ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eca:	601a      	str	r2, [r3, #0]
 8009ecc:	f3bf 8f4f 	dsb	sy
 8009ed0:	f3bf 8f6f 	isb	sy
 8009ed4:	e74b      	b.n	8009d6e <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009ed6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009ed8:	f000 f8a6 	bl	800a028 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009edc:	f000 fc08 	bl	800a6f0 <xTaskResumeAll>
 8009ee0:	e745      	b.n	8009d6e <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8009ee2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009ee4:	f000 f8a0 	bl	800a028 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ee8:	f000 fc02 	bl	800a6f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009eec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009eee:	f000 f8ed 	bl	800a0cc <prvIsQueueEmpty>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	f43f af3a 	beq.w	8009d6e <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009efa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3738      	adds	r7, #56	; 0x38
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	e000ed04 	.word	0xe000ed04

08009f08 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009f14:	2300      	movs	r3, #0
 8009f16:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f1c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d10d      	bne.n	8009f42 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d14d      	bne.n	8009fca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	4618      	mov	r0, r3
 8009f34:	f001 f800 	bl	800af38 <xTaskPriorityDisinherit>
 8009f38:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	605a      	str	r2, [r3, #4]
 8009f40:	e043      	b.n	8009fca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d119      	bne.n	8009f7c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	6898      	ldr	r0, [r3, #8]
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f50:	461a      	mov	r2, r3
 8009f52:	68b9      	ldr	r1, [r7, #8]
 8009f54:	f002 fbfe 	bl	800c754 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	689a      	ldr	r2, [r3, #8]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f60:	441a      	add	r2, r3
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	689a      	ldr	r2, [r3, #8]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d32b      	bcc.n	8009fca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	609a      	str	r2, [r3, #8]
 8009f7a:	e026      	b.n	8009fca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	68d8      	ldr	r0, [r3, #12]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f84:	461a      	mov	r2, r3
 8009f86:	68b9      	ldr	r1, [r7, #8]
 8009f88:	f002 fbe4 	bl	800c754 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	68da      	ldr	r2, [r3, #12]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f94:	425b      	negs	r3, r3
 8009f96:	441a      	add	r2, r3
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	68da      	ldr	r2, [r3, #12]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	d207      	bcs.n	8009fb8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	685a      	ldr	r2, [r3, #4]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fb0:	425b      	negs	r3, r3
 8009fb2:	441a      	add	r2, r3
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2b02      	cmp	r3, #2
 8009fbc:	d105      	bne.n	8009fca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d002      	beq.n	8009fca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	3b01      	subs	r3, #1
 8009fc8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	1c5a      	adds	r2, r3, #1
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009fd2:	697b      	ldr	r3, [r7, #20]
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3718      	adds	r7, #24
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d018      	beq.n	800a020 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	68da      	ldr	r2, [r3, #12]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ff6:	441a      	add	r2, r3
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	68da      	ldr	r2, [r3, #12]
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	429a      	cmp	r2, r3
 800a006:	d303      	bcc.n	800a010 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	68d9      	ldr	r1, [r3, #12]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a018:	461a      	mov	r2, r3
 800a01a:	6838      	ldr	r0, [r7, #0]
 800a01c:	f002 fb9a 	bl	800c754 <memcpy>
	}
}
 800a020:	bf00      	nop
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}

0800a028 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a030:	f7ff f986 	bl	8009340 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a03a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a03c:	e011      	b.n	800a062 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a042:	2b00      	cmp	r3, #0
 800a044:	d012      	beq.n	800a06c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	3324      	adds	r3, #36	; 0x24
 800a04a:	4618      	mov	r0, r3
 800a04c:	f000 fd26 	bl	800aa9c <xTaskRemoveFromEventList>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d001      	beq.n	800a05a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a056:	f000 fe05 	bl	800ac64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a05a:	7bfb      	ldrb	r3, [r7, #15]
 800a05c:	3b01      	subs	r3, #1
 800a05e:	b2db      	uxtb	r3, r3
 800a060:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a066:	2b00      	cmp	r3, #0
 800a068:	dce9      	bgt.n	800a03e <prvUnlockQueue+0x16>
 800a06a:	e000      	b.n	800a06e <prvUnlockQueue+0x46>
					break;
 800a06c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	22ff      	movs	r2, #255	; 0xff
 800a072:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a076:	f7ff f991 	bl	800939c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a07a:	f7ff f961 	bl	8009340 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a084:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a086:	e011      	b.n	800a0ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	691b      	ldr	r3, [r3, #16]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d012      	beq.n	800a0b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	3310      	adds	r3, #16
 800a094:	4618      	mov	r0, r3
 800a096:	f000 fd01 	bl	800aa9c <xTaskRemoveFromEventList>
 800a09a:	4603      	mov	r3, r0
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d001      	beq.n	800a0a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a0a0:	f000 fde0 	bl	800ac64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a0a4:	7bbb      	ldrb	r3, [r7, #14]
 800a0a6:	3b01      	subs	r3, #1
 800a0a8:	b2db      	uxtb	r3, r3
 800a0aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	dce9      	bgt.n	800a088 <prvUnlockQueue+0x60>
 800a0b4:	e000      	b.n	800a0b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a0b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	22ff      	movs	r2, #255	; 0xff
 800a0bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a0c0:	f7ff f96c 	bl	800939c <vPortExitCritical>
}
 800a0c4:	bf00      	nop
 800a0c6:	3710      	adds	r7, #16
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0d4:	f7ff f934 	bl	8009340 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d102      	bne.n	800a0e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	60fb      	str	r3, [r7, #12]
 800a0e4:	e001      	b.n	800a0ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a0ea:	f7ff f957 	bl	800939c <vPortExitCritical>

	return xReturn;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3710      	adds	r7, #16
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}

0800a0f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a100:	f7ff f91e 	bl	8009340 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d102      	bne.n	800a116 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a110:	2301      	movs	r3, #1
 800a112:	60fb      	str	r3, [r7, #12]
 800a114:	e001      	b.n	800a11a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a116:	2300      	movs	r3, #0
 800a118:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a11a:	f7ff f93f 	bl	800939c <vPortExitCritical>

	return xReturn;
 800a11e:	68fb      	ldr	r3, [r7, #12]
}
 800a120:	4618      	mov	r0, r3
 800a122:	3710      	adds	r7, #16
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b08c      	sub	sp, #48	; 0x30
 800a12c:	af04      	add	r7, sp, #16
 800a12e:	60f8      	str	r0, [r7, #12]
 800a130:	60b9      	str	r1, [r7, #8]
 800a132:	603b      	str	r3, [r7, #0]
 800a134:	4613      	mov	r3, r2
 800a136:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a138:	88fb      	ldrh	r3, [r7, #6]
 800a13a:	009b      	lsls	r3, r3, #2
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7ff fa0f 	bl	8009560 <pvPortMalloc>
 800a142:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00e      	beq.n	800a168 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a14a:	2054      	movs	r0, #84	; 0x54
 800a14c:	f7ff fa08 	bl	8009560 <pvPortMalloc>
 800a150:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a152:	69fb      	ldr	r3, [r7, #28]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d003      	beq.n	800a160 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	697a      	ldr	r2, [r7, #20]
 800a15c:	631a      	str	r2, [r3, #48]	; 0x30
 800a15e:	e005      	b.n	800a16c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a160:	6978      	ldr	r0, [r7, #20]
 800a162:	f7ff fabf 	bl	80096e4 <vPortFree>
 800a166:	e001      	b.n	800a16c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a168:	2300      	movs	r3, #0
 800a16a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a16c:	69fb      	ldr	r3, [r7, #28]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d013      	beq.n	800a19a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a172:	88fa      	ldrh	r2, [r7, #6]
 800a174:	2300      	movs	r3, #0
 800a176:	9303      	str	r3, [sp, #12]
 800a178:	69fb      	ldr	r3, [r7, #28]
 800a17a:	9302      	str	r3, [sp, #8]
 800a17c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a17e:	9301      	str	r3, [sp, #4]
 800a180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a182:	9300      	str	r3, [sp, #0]
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	68b9      	ldr	r1, [r7, #8]
 800a188:	68f8      	ldr	r0, [r7, #12]
 800a18a:	f000 f80e 	bl	800a1aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a18e:	69f8      	ldr	r0, [r7, #28]
 800a190:	f000 f88a 	bl	800a2a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a194:	2301      	movs	r3, #1
 800a196:	61bb      	str	r3, [r7, #24]
 800a198:	e002      	b.n	800a1a0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a19a:	f04f 33ff 	mov.w	r3, #4294967295
 800a19e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a1a0:	69bb      	ldr	r3, [r7, #24]
	}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3720      	adds	r7, #32
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}

0800a1aa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b088      	sub	sp, #32
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	60f8      	str	r0, [r7, #12]
 800a1b2:	60b9      	str	r1, [r7, #8]
 800a1b4:	607a      	str	r2, [r7, #4]
 800a1b6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a1b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a1c2:	3b01      	subs	r3, #1
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	4413      	add	r3, r2
 800a1c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a1ca:	69bb      	ldr	r3, [r7, #24]
 800a1cc:	f023 0307 	bic.w	r3, r3, #7
 800a1d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a1d2:	69bb      	ldr	r3, [r7, #24]
 800a1d4:	f003 0307 	and.w	r3, r3, #7
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d009      	beq.n	800a1f0 <prvInitialiseNewTask+0x46>
 800a1dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1e0:	f383 8811 	msr	BASEPRI, r3
 800a1e4:	f3bf 8f6f 	isb	sy
 800a1e8:	f3bf 8f4f 	dsb	sy
 800a1ec:	617b      	str	r3, [r7, #20]
 800a1ee:	e7fe      	b.n	800a1ee <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	61fb      	str	r3, [r7, #28]
 800a1f4:	e012      	b.n	800a21c <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a1f6:	68ba      	ldr	r2, [r7, #8]
 800a1f8:	69fb      	ldr	r3, [r7, #28]
 800a1fa:	4413      	add	r3, r2
 800a1fc:	7819      	ldrb	r1, [r3, #0]
 800a1fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	4413      	add	r3, r2
 800a204:	3334      	adds	r3, #52	; 0x34
 800a206:	460a      	mov	r2, r1
 800a208:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	4413      	add	r3, r2
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d006      	beq.n	800a224 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	3301      	adds	r3, #1
 800a21a:	61fb      	str	r3, [r7, #28]
 800a21c:	69fb      	ldr	r3, [r7, #28]
 800a21e:	2b0f      	cmp	r3, #15
 800a220:	d9e9      	bls.n	800a1f6 <prvInitialiseNewTask+0x4c>
 800a222:	e000      	b.n	800a226 <prvInitialiseNewTask+0x7c>
		{
			break;
 800a224:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a228:	2200      	movs	r2, #0
 800a22a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a230:	2b06      	cmp	r3, #6
 800a232:	d901      	bls.n	800a238 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a234:	2306      	movs	r3, #6
 800a236:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a23a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a23c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a242:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a246:	2200      	movs	r2, #0
 800a248:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a24a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a24c:	3304      	adds	r3, #4
 800a24e:	4618      	mov	r0, r3
 800a250:	f7fe fedb 	bl	800900a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a256:	3318      	adds	r3, #24
 800a258:	4618      	mov	r0, r3
 800a25a:	f7fe fed6 	bl	800900a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a260:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a262:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a266:	f1c3 0207 	rsb	r2, r3, #7
 800a26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a26c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a272:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a276:	2200      	movs	r2, #0
 800a278:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a27c:	2200      	movs	r2, #0
 800a27e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a282:	683a      	ldr	r2, [r7, #0]
 800a284:	68f9      	ldr	r1, [r7, #12]
 800a286:	69b8      	ldr	r0, [r7, #24]
 800a288:	f7fe ff54 	bl	8009134 <pxPortInitialiseStack>
 800a28c:	4602      	mov	r2, r0
 800a28e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a290:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a294:	2b00      	cmp	r3, #0
 800a296:	d002      	beq.n	800a29e <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a29a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a29c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a29e:	bf00      	nop
 800a2a0:	3720      	adds	r7, #32
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
	...

0800a2a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a2b0:	f7ff f846 	bl	8009340 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a2b4:	4b2a      	ldr	r3, [pc, #168]	; (800a360 <prvAddNewTaskToReadyList+0xb8>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	4a29      	ldr	r2, [pc, #164]	; (800a360 <prvAddNewTaskToReadyList+0xb8>)
 800a2bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a2be:	4b29      	ldr	r3, [pc, #164]	; (800a364 <prvAddNewTaskToReadyList+0xbc>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d109      	bne.n	800a2da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a2c6:	4a27      	ldr	r2, [pc, #156]	; (800a364 <prvAddNewTaskToReadyList+0xbc>)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a2cc:	4b24      	ldr	r3, [pc, #144]	; (800a360 <prvAddNewTaskToReadyList+0xb8>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d110      	bne.n	800a2f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a2d4:	f000 fcea 	bl	800acac <prvInitialiseTaskLists>
 800a2d8:	e00d      	b.n	800a2f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a2da:	4b23      	ldr	r3, [pc, #140]	; (800a368 <prvAddNewTaskToReadyList+0xc0>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d109      	bne.n	800a2f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a2e2:	4b20      	ldr	r3, [pc, #128]	; (800a364 <prvAddNewTaskToReadyList+0xbc>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d802      	bhi.n	800a2f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a2f0:	4a1c      	ldr	r2, [pc, #112]	; (800a364 <prvAddNewTaskToReadyList+0xbc>)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a2f6:	4b1d      	ldr	r3, [pc, #116]	; (800a36c <prvAddNewTaskToReadyList+0xc4>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	4a1b      	ldr	r2, [pc, #108]	; (800a36c <prvAddNewTaskToReadyList+0xc4>)
 800a2fe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a304:	2201      	movs	r2, #1
 800a306:	409a      	lsls	r2, r3
 800a308:	4b19      	ldr	r3, [pc, #100]	; (800a370 <prvAddNewTaskToReadyList+0xc8>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4313      	orrs	r3, r2
 800a30e:	4a18      	ldr	r2, [pc, #96]	; (800a370 <prvAddNewTaskToReadyList+0xc8>)
 800a310:	6013      	str	r3, [r2, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a316:	4613      	mov	r3, r2
 800a318:	009b      	lsls	r3, r3, #2
 800a31a:	4413      	add	r3, r2
 800a31c:	009b      	lsls	r3, r3, #2
 800a31e:	4a15      	ldr	r2, [pc, #84]	; (800a374 <prvAddNewTaskToReadyList+0xcc>)
 800a320:	441a      	add	r2, r3
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	3304      	adds	r3, #4
 800a326:	4619      	mov	r1, r3
 800a328:	4610      	mov	r0, r2
 800a32a:	f7fe fe7b 	bl	8009024 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a32e:	f7ff f835 	bl	800939c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a332:	4b0d      	ldr	r3, [pc, #52]	; (800a368 <prvAddNewTaskToReadyList+0xc0>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00e      	beq.n	800a358 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a33a:	4b0a      	ldr	r3, [pc, #40]	; (800a364 <prvAddNewTaskToReadyList+0xbc>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a344:	429a      	cmp	r2, r3
 800a346:	d207      	bcs.n	800a358 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a348:	4b0b      	ldr	r3, [pc, #44]	; (800a378 <prvAddNewTaskToReadyList+0xd0>)
 800a34a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a34e:	601a      	str	r2, [r3, #0]
 800a350:	f3bf 8f4f 	dsb	sy
 800a354:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a358:	bf00      	nop
 800a35a:	3708      	adds	r7, #8
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	20003ddc 	.word	0x20003ddc
 800a364:	20003cdc 	.word	0x20003cdc
 800a368:	20003de8 	.word	0x20003de8
 800a36c:	20003df8 	.word	0x20003df8
 800a370:	20003de4 	.word	0x20003de4
 800a374:	20003ce0 	.word	0x20003ce0
 800a378:	e000ed04 	.word	0xe000ed04

0800a37c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a384:	2300      	movs	r3, #0
 800a386:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d016      	beq.n	800a3bc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a38e:	4b13      	ldr	r3, [pc, #76]	; (800a3dc <vTaskDelay+0x60>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d009      	beq.n	800a3aa <vTaskDelay+0x2e>
 800a396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39a:	f383 8811 	msr	BASEPRI, r3
 800a39e:	f3bf 8f6f 	isb	sy
 800a3a2:	f3bf 8f4f 	dsb	sy
 800a3a6:	60bb      	str	r3, [r7, #8]
 800a3a8:	e7fe      	b.n	800a3a8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800a3aa:	f000 f993 	bl	800a6d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a3ae:	2100      	movs	r1, #0
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f000 fe59 	bl	800b068 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a3b6:	f000 f99b 	bl	800a6f0 <xTaskResumeAll>
 800a3ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d107      	bne.n	800a3d2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800a3c2:	4b07      	ldr	r3, [pc, #28]	; (800a3e0 <vTaskDelay+0x64>)
 800a3c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3c8:	601a      	str	r2, [r3, #0]
 800a3ca:	f3bf 8f4f 	dsb	sy
 800a3ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a3d2:	bf00      	nop
 800a3d4:	3710      	adds	r7, #16
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}
 800a3da:	bf00      	nop
 800a3dc:	20003e04 	.word	0x20003e04
 800a3e0:	e000ed04 	.word	0xe000ed04

0800a3e4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b084      	sub	sp, #16
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a3ec:	f7fe ffa8 	bl	8009340 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d102      	bne.n	800a3fc <vTaskSuspend+0x18>
 800a3f6:	4b37      	ldr	r3, [pc, #220]	; (800a4d4 <vTaskSuspend+0xf0>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	e000      	b.n	800a3fe <vTaskSuspend+0x1a>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	3304      	adds	r3, #4
 800a404:	4618      	mov	r0, r3
 800a406:	f7fe fe6a 	bl	80090de <uxListRemove>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d115      	bne.n	800a43c <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a414:	4930      	ldr	r1, [pc, #192]	; (800a4d8 <vTaskSuspend+0xf4>)
 800a416:	4613      	mov	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	4413      	add	r3, r2
 800a41c:	009b      	lsls	r3, r3, #2
 800a41e:	440b      	add	r3, r1
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d10a      	bne.n	800a43c <vTaskSuspend+0x58>
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a42a:	2201      	movs	r2, #1
 800a42c:	fa02 f303 	lsl.w	r3, r2, r3
 800a430:	43da      	mvns	r2, r3
 800a432:	4b2a      	ldr	r3, [pc, #168]	; (800a4dc <vTaskSuspend+0xf8>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4013      	ands	r3, r2
 800a438:	4a28      	ldr	r2, [pc, #160]	; (800a4dc <vTaskSuspend+0xf8>)
 800a43a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a440:	2b00      	cmp	r3, #0
 800a442:	d004      	beq.n	800a44e <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	3318      	adds	r3, #24
 800a448:	4618      	mov	r0, r3
 800a44a:	f7fe fe48 	bl	80090de <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	3304      	adds	r3, #4
 800a452:	4619      	mov	r1, r3
 800a454:	4822      	ldr	r0, [pc, #136]	; (800a4e0 <vTaskSuspend+0xfc>)
 800a456:	f7fe fde5 	bl	8009024 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 800a45a:	f7fe ff9f 	bl	800939c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800a45e:	4b21      	ldr	r3, [pc, #132]	; (800a4e4 <vTaskSuspend+0x100>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d005      	beq.n	800a472 <vTaskSuspend+0x8e>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800a466:	f7fe ff6b 	bl	8009340 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800a46a:	f000 fcab 	bl	800adc4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800a46e:	f7fe ff95 	bl	800939c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800a472:	4b18      	ldr	r3, [pc, #96]	; (800a4d4 <vTaskSuspend+0xf0>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	68fa      	ldr	r2, [r7, #12]
 800a478:	429a      	cmp	r2, r3
 800a47a:	d126      	bne.n	800a4ca <vTaskSuspend+0xe6>
		{
			if( xSchedulerRunning != pdFALSE )
 800a47c:	4b19      	ldr	r3, [pc, #100]	; (800a4e4 <vTaskSuspend+0x100>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d016      	beq.n	800a4b2 <vTaskSuspend+0xce>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800a484:	4b18      	ldr	r3, [pc, #96]	; (800a4e8 <vTaskSuspend+0x104>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d009      	beq.n	800a4a0 <vTaskSuspend+0xbc>
 800a48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a490:	f383 8811 	msr	BASEPRI, r3
 800a494:	f3bf 8f6f 	isb	sy
 800a498:	f3bf 8f4f 	dsb	sy
 800a49c:	60bb      	str	r3, [r7, #8]
 800a49e:	e7fe      	b.n	800a49e <vTaskSuspend+0xba>
				portYIELD_WITHIN_API();
 800a4a0:	4b12      	ldr	r3, [pc, #72]	; (800a4ec <vTaskSuspend+0x108>)
 800a4a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4a6:	601a      	str	r2, [r3, #0]
 800a4a8:	f3bf 8f4f 	dsb	sy
 800a4ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a4b0:	e00b      	b.n	800a4ca <vTaskSuspend+0xe6>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800a4b2:	4b0b      	ldr	r3, [pc, #44]	; (800a4e0 <vTaskSuspend+0xfc>)
 800a4b4:	681a      	ldr	r2, [r3, #0]
 800a4b6:	4b0e      	ldr	r3, [pc, #56]	; (800a4f0 <vTaskSuspend+0x10c>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d103      	bne.n	800a4c6 <vTaskSuspend+0xe2>
					pxCurrentTCB = NULL;
 800a4be:	4b05      	ldr	r3, [pc, #20]	; (800a4d4 <vTaskSuspend+0xf0>)
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	601a      	str	r2, [r3, #0]
	}
 800a4c4:	e001      	b.n	800a4ca <vTaskSuspend+0xe6>
					vTaskSwitchContext();
 800a4c6:	f000 fa6b 	bl	800a9a0 <vTaskSwitchContext>
	}
 800a4ca:	bf00      	nop
 800a4cc:	3710      	adds	r7, #16
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}
 800a4d2:	bf00      	nop
 800a4d4:	20003cdc 	.word	0x20003cdc
 800a4d8:	20003ce0 	.word	0x20003ce0
 800a4dc:	20003de4 	.word	0x20003de4
 800a4e0:	20003dc8 	.word	0x20003dc8
 800a4e4:	20003de8 	.word	0x20003de8
 800a4e8:	20003e04 	.word	0x20003e04
 800a4ec:	e000ed04 	.word	0xe000ed04
 800a4f0:	20003ddc 	.word	0x20003ddc

0800a4f4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b087      	sub	sp, #28
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d109      	bne.n	800a51e <prvTaskIsTaskSuspended+0x2a>
 800a50a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a50e:	f383 8811 	msr	BASEPRI, r3
 800a512:	f3bf 8f6f 	isb	sy
 800a516:	f3bf 8f4f 	dsb	sy
 800a51a:	60fb      	str	r3, [r7, #12]
 800a51c:	e7fe      	b.n	800a51c <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	4a0f      	ldr	r2, [pc, #60]	; (800a560 <prvTaskIsTaskSuspended+0x6c>)
 800a524:	4293      	cmp	r3, r2
 800a526:	d101      	bne.n	800a52c <prvTaskIsTaskSuspended+0x38>
 800a528:	2301      	movs	r3, #1
 800a52a:	e000      	b.n	800a52e <prvTaskIsTaskSuspended+0x3a>
 800a52c:	2300      	movs	r3, #0
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d00f      	beq.n	800a552 <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a536:	4a0b      	ldr	r2, [pc, #44]	; (800a564 <prvTaskIsTaskSuspended+0x70>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	d00a      	beq.n	800a552 <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a540:	2b00      	cmp	r3, #0
 800a542:	d101      	bne.n	800a548 <prvTaskIsTaskSuspended+0x54>
 800a544:	2301      	movs	r3, #1
 800a546:	e000      	b.n	800a54a <prvTaskIsTaskSuspended+0x56>
 800a548:	2300      	movs	r3, #0
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d001      	beq.n	800a552 <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 800a54e:	2301      	movs	r3, #1
 800a550:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a552:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800a554:	4618      	mov	r0, r3
 800a556:	371c      	adds	r7, #28
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr
 800a560:	20003dc8 	.word	0x20003dc8
 800a564:	20003d9c 	.word	0x20003d9c

0800a568 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b08a      	sub	sp, #40	; 0x28
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 800a570:	2300      	movs	r3, #0
 800a572:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d109      	bne.n	800a592 <xTaskResumeFromISR+0x2a>
 800a57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	61bb      	str	r3, [r7, #24]
 800a590:	e7fe      	b.n	800a590 <xTaskResumeFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a592:	f7fe ffa7 	bl	80094e4 <vPortValidateInterruptPriority>
	__asm volatile
 800a596:	f3ef 8211 	mrs	r2, BASEPRI
 800a59a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	617a      	str	r2, [r7, #20]
 800a5ac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a5ae:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5b0:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800a5b2:	6a38      	ldr	r0, [r7, #32]
 800a5b4:	f7ff ff9e 	bl	800a4f4 <prvTaskIsTaskSuspended>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d02f      	beq.n	800a61e <xTaskResumeFromISR+0xb6>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5be:	4b1d      	ldr	r3, [pc, #116]	; (800a634 <xTaskResumeFromISR+0xcc>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d125      	bne.n	800a612 <xTaskResumeFromISR+0xaa>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a5c6:	6a3b      	ldr	r3, [r7, #32]
 800a5c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ca:	4b1b      	ldr	r3, [pc, #108]	; (800a638 <xTaskResumeFromISR+0xd0>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d301      	bcc.n	800a5d8 <xTaskResumeFromISR+0x70>
					{
						xYieldRequired = pdTRUE;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5d8:	6a3b      	ldr	r3, [r7, #32]
 800a5da:	3304      	adds	r3, #4
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f7fe fd7e 	bl	80090de <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a5e2:	6a3b      	ldr	r3, [r7, #32]
 800a5e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	409a      	lsls	r2, r3
 800a5ea:	4b14      	ldr	r3, [pc, #80]	; (800a63c <xTaskResumeFromISR+0xd4>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	4a12      	ldr	r2, [pc, #72]	; (800a63c <xTaskResumeFromISR+0xd4>)
 800a5f2:	6013      	str	r3, [r2, #0]
 800a5f4:	6a3b      	ldr	r3, [r7, #32]
 800a5f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	4413      	add	r3, r2
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	4a0f      	ldr	r2, [pc, #60]	; (800a640 <xTaskResumeFromISR+0xd8>)
 800a602:	441a      	add	r2, r3
 800a604:	6a3b      	ldr	r3, [r7, #32]
 800a606:	3304      	adds	r3, #4
 800a608:	4619      	mov	r1, r3
 800a60a:	4610      	mov	r0, r2
 800a60c:	f7fe fd0a 	bl	8009024 <vListInsertEnd>
 800a610:	e005      	b.n	800a61e <xTaskResumeFromISR+0xb6>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a612:	6a3b      	ldr	r3, [r7, #32]
 800a614:	3318      	adds	r3, #24
 800a616:	4619      	mov	r1, r3
 800a618:	480a      	ldr	r0, [pc, #40]	; (800a644 <xTaskResumeFromISR+0xdc>)
 800a61a:	f7fe fd03 	bl	8009024 <vListInsertEnd>
 800a61e:	69fb      	ldr	r3, [r7, #28]
 800a620:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800a628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3728      	adds	r7, #40	; 0x28
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop
 800a634:	20003e04 	.word	0x20003e04
 800a638:	20003cdc 	.word	0x20003cdc
 800a63c:	20003de4 	.word	0x20003de4
 800a640:	20003ce0 	.word	0x20003ce0
 800a644:	20003d9c 	.word	0x20003d9c

0800a648 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b086      	sub	sp, #24
 800a64c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800a64e:	4b1b      	ldr	r3, [pc, #108]	; (800a6bc <vTaskStartScheduler+0x74>)
 800a650:	9301      	str	r3, [sp, #4]
 800a652:	2300      	movs	r3, #0
 800a654:	9300      	str	r3, [sp, #0]
 800a656:	2300      	movs	r3, #0
 800a658:	2280      	movs	r2, #128	; 0x80
 800a65a:	4919      	ldr	r1, [pc, #100]	; (800a6c0 <vTaskStartScheduler+0x78>)
 800a65c:	4819      	ldr	r0, [pc, #100]	; (800a6c4 <vTaskStartScheduler+0x7c>)
 800a65e:	f7ff fd63 	bl	800a128 <xTaskCreate>
 800a662:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2b01      	cmp	r3, #1
 800a668:	d115      	bne.n	800a696 <vTaskStartScheduler+0x4e>
	__asm volatile
 800a66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a67c:	4b12      	ldr	r3, [pc, #72]	; (800a6c8 <vTaskStartScheduler+0x80>)
 800a67e:	f04f 32ff 	mov.w	r2, #4294967295
 800a682:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a684:	4b11      	ldr	r3, [pc, #68]	; (800a6cc <vTaskStartScheduler+0x84>)
 800a686:	2201      	movs	r2, #1
 800a688:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a68a:	4b11      	ldr	r3, [pc, #68]	; (800a6d0 <vTaskStartScheduler+0x88>)
 800a68c:	2200      	movs	r2, #0
 800a68e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a690:	f7fe fdca 	bl	8009228 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a694:	e00d      	b.n	800a6b2 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a69c:	d109      	bne.n	800a6b2 <vTaskStartScheduler+0x6a>
 800a69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a2:	f383 8811 	msr	BASEPRI, r3
 800a6a6:	f3bf 8f6f 	isb	sy
 800a6aa:	f3bf 8f4f 	dsb	sy
 800a6ae:	607b      	str	r3, [r7, #4]
 800a6b0:	e7fe      	b.n	800a6b0 <vTaskStartScheduler+0x68>
}
 800a6b2:	bf00      	nop
 800a6b4:	3710      	adds	r7, #16
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
 800a6ba:	bf00      	nop
 800a6bc:	20003e00 	.word	0x20003e00
 800a6c0:	0800d03c 	.word	0x0800d03c
 800a6c4:	0800ac7d 	.word	0x0800ac7d
 800a6c8:	20003dfc 	.word	0x20003dfc
 800a6cc:	20003de8 	.word	0x20003de8
 800a6d0:	20003de0 	.word	0x20003de0

0800a6d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a6d8:	4b04      	ldr	r3, [pc, #16]	; (800a6ec <vTaskSuspendAll+0x18>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	3301      	adds	r3, #1
 800a6de:	4a03      	ldr	r2, [pc, #12]	; (800a6ec <vTaskSuspendAll+0x18>)
 800a6e0:	6013      	str	r3, [r2, #0]
}
 800a6e2:	bf00      	nop
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr
 800a6ec:	20003e04 	.word	0x20003e04

0800a6f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b084      	sub	sp, #16
 800a6f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a6fe:	4b41      	ldr	r3, [pc, #260]	; (800a804 <xTaskResumeAll+0x114>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d109      	bne.n	800a71a <xTaskResumeAll+0x2a>
 800a706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70a:	f383 8811 	msr	BASEPRI, r3
 800a70e:	f3bf 8f6f 	isb	sy
 800a712:	f3bf 8f4f 	dsb	sy
 800a716:	603b      	str	r3, [r7, #0]
 800a718:	e7fe      	b.n	800a718 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a71a:	f7fe fe11 	bl	8009340 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a71e:	4b39      	ldr	r3, [pc, #228]	; (800a804 <xTaskResumeAll+0x114>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	3b01      	subs	r3, #1
 800a724:	4a37      	ldr	r2, [pc, #220]	; (800a804 <xTaskResumeAll+0x114>)
 800a726:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a728:	4b36      	ldr	r3, [pc, #216]	; (800a804 <xTaskResumeAll+0x114>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d161      	bne.n	800a7f4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a730:	4b35      	ldr	r3, [pc, #212]	; (800a808 <xTaskResumeAll+0x118>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d05d      	beq.n	800a7f4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a738:	e02e      	b.n	800a798 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a73a:	4b34      	ldr	r3, [pc, #208]	; (800a80c <xTaskResumeAll+0x11c>)
 800a73c:	68db      	ldr	r3, [r3, #12]
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	3318      	adds	r3, #24
 800a746:	4618      	mov	r0, r3
 800a748:	f7fe fcc9 	bl	80090de <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	3304      	adds	r3, #4
 800a750:	4618      	mov	r0, r3
 800a752:	f7fe fcc4 	bl	80090de <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a75a:	2201      	movs	r2, #1
 800a75c:	409a      	lsls	r2, r3
 800a75e:	4b2c      	ldr	r3, [pc, #176]	; (800a810 <xTaskResumeAll+0x120>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4313      	orrs	r3, r2
 800a764:	4a2a      	ldr	r2, [pc, #168]	; (800a810 <xTaskResumeAll+0x120>)
 800a766:	6013      	str	r3, [r2, #0]
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a76c:	4613      	mov	r3, r2
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4413      	add	r3, r2
 800a772:	009b      	lsls	r3, r3, #2
 800a774:	4a27      	ldr	r2, [pc, #156]	; (800a814 <xTaskResumeAll+0x124>)
 800a776:	441a      	add	r2, r3
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	3304      	adds	r3, #4
 800a77c:	4619      	mov	r1, r3
 800a77e:	4610      	mov	r0, r2
 800a780:	f7fe fc50 	bl	8009024 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a788:	4b23      	ldr	r3, [pc, #140]	; (800a818 <xTaskResumeAll+0x128>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a78e:	429a      	cmp	r2, r3
 800a790:	d302      	bcc.n	800a798 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800a792:	4b22      	ldr	r3, [pc, #136]	; (800a81c <xTaskResumeAll+0x12c>)
 800a794:	2201      	movs	r2, #1
 800a796:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a798:	4b1c      	ldr	r3, [pc, #112]	; (800a80c <xTaskResumeAll+0x11c>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1cc      	bne.n	800a73a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d001      	beq.n	800a7aa <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a7a6:	f000 fb0d 	bl	800adc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a7aa:	4b1d      	ldr	r3, [pc, #116]	; (800a820 <xTaskResumeAll+0x130>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d010      	beq.n	800a7d8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a7b6:	f000 f837 	bl	800a828 <xTaskIncrementTick>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d002      	beq.n	800a7c6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800a7c0:	4b16      	ldr	r3, [pc, #88]	; (800a81c <xTaskResumeAll+0x12c>)
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	3b01      	subs	r3, #1
 800a7ca:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d1f1      	bne.n	800a7b6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800a7d2:	4b13      	ldr	r3, [pc, #76]	; (800a820 <xTaskResumeAll+0x130>)
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a7d8:	4b10      	ldr	r3, [pc, #64]	; (800a81c <xTaskResumeAll+0x12c>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d009      	beq.n	800a7f4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a7e4:	4b0f      	ldr	r3, [pc, #60]	; (800a824 <xTaskResumeAll+0x134>)
 800a7e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7ea:	601a      	str	r2, [r3, #0]
 800a7ec:	f3bf 8f4f 	dsb	sy
 800a7f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a7f4:	f7fe fdd2 	bl	800939c <vPortExitCritical>

	return xAlreadyYielded;
 800a7f8:	68bb      	ldr	r3, [r7, #8]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	20003e04 	.word	0x20003e04
 800a808:	20003ddc 	.word	0x20003ddc
 800a80c:	20003d9c 	.word	0x20003d9c
 800a810:	20003de4 	.word	0x20003de4
 800a814:	20003ce0 	.word	0x20003ce0
 800a818:	20003cdc 	.word	0x20003cdc
 800a81c:	20003df0 	.word	0x20003df0
 800a820:	20003dec 	.word	0x20003dec
 800a824:	e000ed04 	.word	0xe000ed04

0800a828 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a82e:	2300      	movs	r3, #0
 800a830:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a832:	4b50      	ldr	r3, [pc, #320]	; (800a974 <xTaskIncrementTick+0x14c>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	f040 808c 	bne.w	800a954 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800a83c:	4b4e      	ldr	r3, [pc, #312]	; (800a978 <xTaskIncrementTick+0x150>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	3301      	adds	r3, #1
 800a842:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a844:	4a4c      	ldr	r2, [pc, #304]	; (800a978 <xTaskIncrementTick+0x150>)
 800a846:	693b      	ldr	r3, [r7, #16]
 800a848:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d11f      	bne.n	800a890 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800a850:	4b4a      	ldr	r3, [pc, #296]	; (800a97c <xTaskIncrementTick+0x154>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d009      	beq.n	800a86e <xTaskIncrementTick+0x46>
 800a85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a85e:	f383 8811 	msr	BASEPRI, r3
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	f3bf 8f4f 	dsb	sy
 800a86a:	603b      	str	r3, [r7, #0]
 800a86c:	e7fe      	b.n	800a86c <xTaskIncrementTick+0x44>
 800a86e:	4b43      	ldr	r3, [pc, #268]	; (800a97c <xTaskIncrementTick+0x154>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	60fb      	str	r3, [r7, #12]
 800a874:	4b42      	ldr	r3, [pc, #264]	; (800a980 <xTaskIncrementTick+0x158>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4a40      	ldr	r2, [pc, #256]	; (800a97c <xTaskIncrementTick+0x154>)
 800a87a:	6013      	str	r3, [r2, #0]
 800a87c:	4a40      	ldr	r2, [pc, #256]	; (800a980 <xTaskIncrementTick+0x158>)
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	6013      	str	r3, [r2, #0]
 800a882:	4b40      	ldr	r3, [pc, #256]	; (800a984 <xTaskIncrementTick+0x15c>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	3301      	adds	r3, #1
 800a888:	4a3e      	ldr	r2, [pc, #248]	; (800a984 <xTaskIncrementTick+0x15c>)
 800a88a:	6013      	str	r3, [r2, #0]
 800a88c:	f000 fa9a 	bl	800adc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a890:	4b3d      	ldr	r3, [pc, #244]	; (800a988 <xTaskIncrementTick+0x160>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	693a      	ldr	r2, [r7, #16]
 800a896:	429a      	cmp	r2, r3
 800a898:	d34d      	bcc.n	800a936 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a89a:	4b38      	ldr	r3, [pc, #224]	; (800a97c <xTaskIncrementTick+0x154>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d101      	bne.n	800a8a8 <xTaskIncrementTick+0x80>
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	e000      	b.n	800a8aa <xTaskIncrementTick+0x82>
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d004      	beq.n	800a8b8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8ae:	4b36      	ldr	r3, [pc, #216]	; (800a988 <xTaskIncrementTick+0x160>)
 800a8b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b4:	601a      	str	r2, [r3, #0]
					break;
 800a8b6:	e03e      	b.n	800a936 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a8b8:	4b30      	ldr	r3, [pc, #192]	; (800a97c <xTaskIncrementTick+0x154>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68db      	ldr	r3, [r3, #12]
 800a8be:	68db      	ldr	r3, [r3, #12]
 800a8c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	685b      	ldr	r3, [r3, #4]
 800a8c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a8c8:	693a      	ldr	r2, [r7, #16]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d203      	bcs.n	800a8d8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a8d0:	4a2d      	ldr	r2, [pc, #180]	; (800a988 <xTaskIncrementTick+0x160>)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6013      	str	r3, [r2, #0]
						break;
 800a8d6:	e02e      	b.n	800a936 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	3304      	adds	r3, #4
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7fe fbfe 	bl	80090de <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d004      	beq.n	800a8f4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	3318      	adds	r3, #24
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7fe fbf5 	bl	80090de <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8f8:	2201      	movs	r2, #1
 800a8fa:	409a      	lsls	r2, r3
 800a8fc:	4b23      	ldr	r3, [pc, #140]	; (800a98c <xTaskIncrementTick+0x164>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4313      	orrs	r3, r2
 800a902:	4a22      	ldr	r2, [pc, #136]	; (800a98c <xTaskIncrementTick+0x164>)
 800a904:	6013      	str	r3, [r2, #0]
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a90a:	4613      	mov	r3, r2
 800a90c:	009b      	lsls	r3, r3, #2
 800a90e:	4413      	add	r3, r2
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	4a1f      	ldr	r2, [pc, #124]	; (800a990 <xTaskIncrementTick+0x168>)
 800a914:	441a      	add	r2, r3
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	3304      	adds	r3, #4
 800a91a:	4619      	mov	r1, r3
 800a91c:	4610      	mov	r0, r2
 800a91e:	f7fe fb81 	bl	8009024 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a926:	4b1b      	ldr	r3, [pc, #108]	; (800a994 <xTaskIncrementTick+0x16c>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d3b4      	bcc.n	800a89a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800a930:	2301      	movs	r3, #1
 800a932:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a934:	e7b1      	b.n	800a89a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a936:	4b17      	ldr	r3, [pc, #92]	; (800a994 <xTaskIncrementTick+0x16c>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a93c:	4914      	ldr	r1, [pc, #80]	; (800a990 <xTaskIncrementTick+0x168>)
 800a93e:	4613      	mov	r3, r2
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	4413      	add	r3, r2
 800a944:	009b      	lsls	r3, r3, #2
 800a946:	440b      	add	r3, r1
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d907      	bls.n	800a95e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800a94e:	2301      	movs	r3, #1
 800a950:	617b      	str	r3, [r7, #20]
 800a952:	e004      	b.n	800a95e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a954:	4b10      	ldr	r3, [pc, #64]	; (800a998 <xTaskIncrementTick+0x170>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	3301      	adds	r3, #1
 800a95a:	4a0f      	ldr	r2, [pc, #60]	; (800a998 <xTaskIncrementTick+0x170>)
 800a95c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a95e:	4b0f      	ldr	r3, [pc, #60]	; (800a99c <xTaskIncrementTick+0x174>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d001      	beq.n	800a96a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800a966:	2301      	movs	r3, #1
 800a968:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a96a:	697b      	ldr	r3, [r7, #20]
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3718      	adds	r7, #24
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}
 800a974:	20003e04 	.word	0x20003e04
 800a978:	20003de0 	.word	0x20003de0
 800a97c:	20003d94 	.word	0x20003d94
 800a980:	20003d98 	.word	0x20003d98
 800a984:	20003df4 	.word	0x20003df4
 800a988:	20003dfc 	.word	0x20003dfc
 800a98c:	20003de4 	.word	0x20003de4
 800a990:	20003ce0 	.word	0x20003ce0
 800a994:	20003cdc 	.word	0x20003cdc
 800a998:	20003dec 	.word	0x20003dec
 800a99c:	20003df0 	.word	0x20003df0

0800a9a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b087      	sub	sp, #28
 800a9a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a9a6:	4b26      	ldr	r3, [pc, #152]	; (800aa40 <vTaskSwitchContext+0xa0>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d003      	beq.n	800a9b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a9ae:	4b25      	ldr	r3, [pc, #148]	; (800aa44 <vTaskSwitchContext+0xa4>)
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a9b4:	e03e      	b.n	800aa34 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800a9b6:	4b23      	ldr	r3, [pc, #140]	; (800aa44 <vTaskSwitchContext+0xa4>)
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a9bc:	4b22      	ldr	r3, [pc, #136]	; (800aa48 <vTaskSwitchContext+0xa8>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	fab3 f383 	clz	r3, r3
 800a9c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a9ca:	7afb      	ldrb	r3, [r7, #11]
 800a9cc:	f1c3 031f 	rsb	r3, r3, #31
 800a9d0:	617b      	str	r3, [r7, #20]
 800a9d2:	491e      	ldr	r1, [pc, #120]	; (800aa4c <vTaskSwitchContext+0xac>)
 800a9d4:	697a      	ldr	r2, [r7, #20]
 800a9d6:	4613      	mov	r3, r2
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	4413      	add	r3, r2
 800a9dc:	009b      	lsls	r3, r3, #2
 800a9de:	440b      	add	r3, r1
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d109      	bne.n	800a9fa <vTaskSwitchContext+0x5a>
	__asm volatile
 800a9e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ea:	f383 8811 	msr	BASEPRI, r3
 800a9ee:	f3bf 8f6f 	isb	sy
 800a9f2:	f3bf 8f4f 	dsb	sy
 800a9f6:	607b      	str	r3, [r7, #4]
 800a9f8:	e7fe      	b.n	800a9f8 <vTaskSwitchContext+0x58>
 800a9fa:	697a      	ldr	r2, [r7, #20]
 800a9fc:	4613      	mov	r3, r2
 800a9fe:	009b      	lsls	r3, r3, #2
 800aa00:	4413      	add	r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	4a11      	ldr	r2, [pc, #68]	; (800aa4c <vTaskSwitchContext+0xac>)
 800aa06:	4413      	add	r3, r2
 800aa08:	613b      	str	r3, [r7, #16]
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	685a      	ldr	r2, [r3, #4]
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	605a      	str	r2, [r3, #4]
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	685a      	ldr	r2, [r3, #4]
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	3308      	adds	r3, #8
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d104      	bne.n	800aa2a <vTaskSwitchContext+0x8a>
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	685a      	ldr	r2, [r3, #4]
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	605a      	str	r2, [r3, #4]
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	68db      	ldr	r3, [r3, #12]
 800aa30:	4a07      	ldr	r2, [pc, #28]	; (800aa50 <vTaskSwitchContext+0xb0>)
 800aa32:	6013      	str	r3, [r2, #0]
}
 800aa34:	bf00      	nop
 800aa36:	371c      	adds	r7, #28
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr
 800aa40:	20003e04 	.word	0x20003e04
 800aa44:	20003df0 	.word	0x20003df0
 800aa48:	20003de4 	.word	0x20003de4
 800aa4c:	20003ce0 	.word	0x20003ce0
 800aa50:	20003cdc 	.word	0x20003cdc

0800aa54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d109      	bne.n	800aa78 <vTaskPlaceOnEventList+0x24>
 800aa64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa68:	f383 8811 	msr	BASEPRI, r3
 800aa6c:	f3bf 8f6f 	isb	sy
 800aa70:	f3bf 8f4f 	dsb	sy
 800aa74:	60fb      	str	r3, [r7, #12]
 800aa76:	e7fe      	b.n	800aa76 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa78:	4b07      	ldr	r3, [pc, #28]	; (800aa98 <vTaskPlaceOnEventList+0x44>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	3318      	adds	r3, #24
 800aa7e:	4619      	mov	r1, r3
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f7fe faf3 	bl	800906c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aa86:	2101      	movs	r1, #1
 800aa88:	6838      	ldr	r0, [r7, #0]
 800aa8a:	f000 faed 	bl	800b068 <prvAddCurrentTaskToDelayedList>
}
 800aa8e:	bf00      	nop
 800aa90:	3710      	adds	r7, #16
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop
 800aa98:	20003cdc 	.word	0x20003cdc

0800aa9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b086      	sub	sp, #24
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	68db      	ldr	r3, [r3, #12]
 800aaa8:	68db      	ldr	r3, [r3, #12]
 800aaaa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d109      	bne.n	800aac6 <xTaskRemoveFromEventList+0x2a>
 800aab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab6:	f383 8811 	msr	BASEPRI, r3
 800aaba:	f3bf 8f6f 	isb	sy
 800aabe:	f3bf 8f4f 	dsb	sy
 800aac2:	60fb      	str	r3, [r7, #12]
 800aac4:	e7fe      	b.n	800aac4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	3318      	adds	r3, #24
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7fe fb07 	bl	80090de <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aad0:	4b1d      	ldr	r3, [pc, #116]	; (800ab48 <xTaskRemoveFromEventList+0xac>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d11c      	bne.n	800ab12 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	3304      	adds	r3, #4
 800aadc:	4618      	mov	r0, r3
 800aade:	f7fe fafe 	bl	80090de <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aae6:	2201      	movs	r2, #1
 800aae8:	409a      	lsls	r2, r3
 800aaea:	4b18      	ldr	r3, [pc, #96]	; (800ab4c <xTaskRemoveFromEventList+0xb0>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	4a16      	ldr	r2, [pc, #88]	; (800ab4c <xTaskRemoveFromEventList+0xb0>)
 800aaf2:	6013      	str	r3, [r2, #0]
 800aaf4:	693b      	ldr	r3, [r7, #16]
 800aaf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaf8:	4613      	mov	r3, r2
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	4413      	add	r3, r2
 800aafe:	009b      	lsls	r3, r3, #2
 800ab00:	4a13      	ldr	r2, [pc, #76]	; (800ab50 <xTaskRemoveFromEventList+0xb4>)
 800ab02:	441a      	add	r2, r3
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	3304      	adds	r3, #4
 800ab08:	4619      	mov	r1, r3
 800ab0a:	4610      	mov	r0, r2
 800ab0c:	f7fe fa8a 	bl	8009024 <vListInsertEnd>
 800ab10:	e005      	b.n	800ab1e <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	3318      	adds	r3, #24
 800ab16:	4619      	mov	r1, r3
 800ab18:	480e      	ldr	r0, [pc, #56]	; (800ab54 <xTaskRemoveFromEventList+0xb8>)
 800ab1a:	f7fe fa83 	bl	8009024 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab22:	4b0d      	ldr	r3, [pc, #52]	; (800ab58 <xTaskRemoveFromEventList+0xbc>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d905      	bls.n	800ab38 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ab30:	4b0a      	ldr	r3, [pc, #40]	; (800ab5c <xTaskRemoveFromEventList+0xc0>)
 800ab32:	2201      	movs	r2, #1
 800ab34:	601a      	str	r2, [r3, #0]
 800ab36:	e001      	b.n	800ab3c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800ab3c:	697b      	ldr	r3, [r7, #20]
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3718      	adds	r7, #24
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}
 800ab46:	bf00      	nop
 800ab48:	20003e04 	.word	0x20003e04
 800ab4c:	20003de4 	.word	0x20003de4
 800ab50:	20003ce0 	.word	0x20003ce0
 800ab54:	20003d9c 	.word	0x20003d9c
 800ab58:	20003cdc 	.word	0x20003cdc
 800ab5c:	20003df0 	.word	0x20003df0

0800ab60 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ab60:	b480      	push	{r7}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d109      	bne.n	800ab82 <vTaskSetTimeOutState+0x22>
 800ab6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab72:	f383 8811 	msr	BASEPRI, r3
 800ab76:	f3bf 8f6f 	isb	sy
 800ab7a:	f3bf 8f4f 	dsb	sy
 800ab7e:	60fb      	str	r3, [r7, #12]
 800ab80:	e7fe      	b.n	800ab80 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ab82:	4b07      	ldr	r3, [pc, #28]	; (800aba0 <vTaskSetTimeOutState+0x40>)
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ab8a:	4b06      	ldr	r3, [pc, #24]	; (800aba4 <vTaskSetTimeOutState+0x44>)
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	605a      	str	r2, [r3, #4]
}
 800ab92:	bf00      	nop
 800ab94:	3714      	adds	r7, #20
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop
 800aba0:	20003df4 	.word	0x20003df4
 800aba4:	20003de0 	.word	0x20003de0

0800aba8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b086      	sub	sp, #24
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d109      	bne.n	800abcc <xTaskCheckForTimeOut+0x24>
 800abb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abbc:	f383 8811 	msr	BASEPRI, r3
 800abc0:	f3bf 8f6f 	isb	sy
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	60fb      	str	r3, [r7, #12]
 800abca:	e7fe      	b.n	800abca <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d109      	bne.n	800abe6 <xTaskCheckForTimeOut+0x3e>
 800abd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd6:	f383 8811 	msr	BASEPRI, r3
 800abda:	f3bf 8f6f 	isb	sy
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	60bb      	str	r3, [r7, #8]
 800abe4:	e7fe      	b.n	800abe4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800abe6:	f7fe fbab 	bl	8009340 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800abea:	4b1c      	ldr	r3, [pc, #112]	; (800ac5c <xTaskCheckForTimeOut+0xb4>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abf8:	d102      	bne.n	800ac00 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800abfa:	2300      	movs	r3, #0
 800abfc:	617b      	str	r3, [r7, #20]
 800abfe:	e026      	b.n	800ac4e <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	4b16      	ldr	r3, [pc, #88]	; (800ac60 <xTaskCheckForTimeOut+0xb8>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d007      	beq.n	800ac1c <xTaskCheckForTimeOut+0x74>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	685a      	ldr	r2, [r3, #4]
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d802      	bhi.n	800ac1c <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ac16:	2301      	movs	r3, #1
 800ac18:	617b      	str	r3, [r7, #20]
 800ac1a:	e018      	b.n	800ac4e <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	693a      	ldr	r2, [r7, #16]
 800ac22:	1ad2      	subs	r2, r2, r3
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d20e      	bcs.n	800ac4a <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6859      	ldr	r1, [r3, #4]
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	1acb      	subs	r3, r1, r3
 800ac38:	441a      	add	r2, r3
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f7ff ff8e 	bl	800ab60 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800ac44:	2300      	movs	r3, #0
 800ac46:	617b      	str	r3, [r7, #20]
 800ac48:	e001      	b.n	800ac4e <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800ac4e:	f7fe fba5 	bl	800939c <vPortExitCritical>

	return xReturn;
 800ac52:	697b      	ldr	r3, [r7, #20]
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3718      	adds	r7, #24
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}
 800ac5c:	20003de0 	.word	0x20003de0
 800ac60:	20003df4 	.word	0x20003df4

0800ac64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ac64:	b480      	push	{r7}
 800ac66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ac68:	4b03      	ldr	r3, [pc, #12]	; (800ac78 <vTaskMissedYield+0x14>)
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	601a      	str	r2, [r3, #0]
}
 800ac6e:	bf00      	nop
 800ac70:	46bd      	mov	sp, r7
 800ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac76:	4770      	bx	lr
 800ac78:	20003df0 	.word	0x20003df0

0800ac7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b082      	sub	sp, #8
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ac84:	f000 f852 	bl	800ad2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ac88:	4b06      	ldr	r3, [pc, #24]	; (800aca4 <prvIdleTask+0x28>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d9f9      	bls.n	800ac84 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ac90:	4b05      	ldr	r3, [pc, #20]	; (800aca8 <prvIdleTask+0x2c>)
 800ac92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac96:	601a      	str	r2, [r3, #0]
 800ac98:	f3bf 8f4f 	dsb	sy
 800ac9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aca0:	e7f0      	b.n	800ac84 <prvIdleTask+0x8>
 800aca2:	bf00      	nop
 800aca4:	20003ce0 	.word	0x20003ce0
 800aca8:	e000ed04 	.word	0xe000ed04

0800acac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b082      	sub	sp, #8
 800acb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800acb2:	2300      	movs	r3, #0
 800acb4:	607b      	str	r3, [r7, #4]
 800acb6:	e00c      	b.n	800acd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	4613      	mov	r3, r2
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	4413      	add	r3, r2
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	4a12      	ldr	r2, [pc, #72]	; (800ad0c <prvInitialiseTaskLists+0x60>)
 800acc4:	4413      	add	r3, r2
 800acc6:	4618      	mov	r0, r3
 800acc8:	f7fe f97f 	bl	8008fca <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	3301      	adds	r3, #1
 800acd0:	607b      	str	r3, [r7, #4]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2b06      	cmp	r3, #6
 800acd6:	d9ef      	bls.n	800acb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800acd8:	480d      	ldr	r0, [pc, #52]	; (800ad10 <prvInitialiseTaskLists+0x64>)
 800acda:	f7fe f976 	bl	8008fca <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800acde:	480d      	ldr	r0, [pc, #52]	; (800ad14 <prvInitialiseTaskLists+0x68>)
 800ace0:	f7fe f973 	bl	8008fca <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ace4:	480c      	ldr	r0, [pc, #48]	; (800ad18 <prvInitialiseTaskLists+0x6c>)
 800ace6:	f7fe f970 	bl	8008fca <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800acea:	480c      	ldr	r0, [pc, #48]	; (800ad1c <prvInitialiseTaskLists+0x70>)
 800acec:	f7fe f96d 	bl	8008fca <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800acf0:	480b      	ldr	r0, [pc, #44]	; (800ad20 <prvInitialiseTaskLists+0x74>)
 800acf2:	f7fe f96a 	bl	8008fca <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800acf6:	4b0b      	ldr	r3, [pc, #44]	; (800ad24 <prvInitialiseTaskLists+0x78>)
 800acf8:	4a05      	ldr	r2, [pc, #20]	; (800ad10 <prvInitialiseTaskLists+0x64>)
 800acfa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800acfc:	4b0a      	ldr	r3, [pc, #40]	; (800ad28 <prvInitialiseTaskLists+0x7c>)
 800acfe:	4a05      	ldr	r2, [pc, #20]	; (800ad14 <prvInitialiseTaskLists+0x68>)
 800ad00:	601a      	str	r2, [r3, #0]
}
 800ad02:	bf00      	nop
 800ad04:	3708      	adds	r7, #8
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
 800ad0a:	bf00      	nop
 800ad0c:	20003ce0 	.word	0x20003ce0
 800ad10:	20003d6c 	.word	0x20003d6c
 800ad14:	20003d80 	.word	0x20003d80
 800ad18:	20003d9c 	.word	0x20003d9c
 800ad1c:	20003db0 	.word	0x20003db0
 800ad20:	20003dc8 	.word	0x20003dc8
 800ad24:	20003d94 	.word	0x20003d94
 800ad28:	20003d98 	.word	0x20003d98

0800ad2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b082      	sub	sp, #8
 800ad30:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad32:	e028      	b.n	800ad86 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800ad34:	f7ff fcce 	bl	800a6d4 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800ad38:	4b17      	ldr	r3, [pc, #92]	; (800ad98 <prvCheckTasksWaitingTermination+0x6c>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	bf0c      	ite	eq
 800ad40:	2301      	moveq	r3, #1
 800ad42:	2300      	movne	r3, #0
 800ad44:	b2db      	uxtb	r3, r3
 800ad46:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800ad48:	f7ff fcd2 	bl	800a6f0 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d119      	bne.n	800ad86 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800ad52:	f7fe faf5 	bl	8009340 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ad56:	4b10      	ldr	r3, [pc, #64]	; (800ad98 <prvCheckTasksWaitingTermination+0x6c>)
 800ad58:	68db      	ldr	r3, [r3, #12]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	3304      	adds	r3, #4
 800ad62:	4618      	mov	r0, r3
 800ad64:	f7fe f9bb 	bl	80090de <uxListRemove>
					--uxCurrentNumberOfTasks;
 800ad68:	4b0c      	ldr	r3, [pc, #48]	; (800ad9c <prvCheckTasksWaitingTermination+0x70>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	3b01      	subs	r3, #1
 800ad6e:	4a0b      	ldr	r2, [pc, #44]	; (800ad9c <prvCheckTasksWaitingTermination+0x70>)
 800ad70:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800ad72:	4b0b      	ldr	r3, [pc, #44]	; (800ada0 <prvCheckTasksWaitingTermination+0x74>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	3b01      	subs	r3, #1
 800ad78:	4a09      	ldr	r2, [pc, #36]	; (800ada0 <prvCheckTasksWaitingTermination+0x74>)
 800ad7a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800ad7c:	f7fe fb0e 	bl	800939c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800ad80:	6838      	ldr	r0, [r7, #0]
 800ad82:	f000 f80f 	bl	800ada4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad86:	4b06      	ldr	r3, [pc, #24]	; (800ada0 <prvCheckTasksWaitingTermination+0x74>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d1d2      	bne.n	800ad34 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ad8e:	bf00      	nop
 800ad90:	3708      	adds	r7, #8
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}
 800ad96:	bf00      	nop
 800ad98:	20003db0 	.word	0x20003db0
 800ad9c:	20003ddc 	.word	0x20003ddc
 800ada0:	20003dc4 	.word	0x20003dc4

0800ada4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b082      	sub	sp, #8
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adb0:	4618      	mov	r0, r3
 800adb2:	f7fe fc97 	bl	80096e4 <vPortFree>
			vPortFree( pxTCB );
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f7fe fc94 	bl	80096e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800adbc:	bf00      	nop
 800adbe:	3708      	adds	r7, #8
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800adc4:	b480      	push	{r7}
 800adc6:	b083      	sub	sp, #12
 800adc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800adca:	4b0f      	ldr	r3, [pc, #60]	; (800ae08 <prvResetNextTaskUnblockTime+0x44>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d101      	bne.n	800add8 <prvResetNextTaskUnblockTime+0x14>
 800add4:	2301      	movs	r3, #1
 800add6:	e000      	b.n	800adda <prvResetNextTaskUnblockTime+0x16>
 800add8:	2300      	movs	r3, #0
 800adda:	2b00      	cmp	r3, #0
 800addc:	d004      	beq.n	800ade8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800adde:	4b0b      	ldr	r3, [pc, #44]	; (800ae0c <prvResetNextTaskUnblockTime+0x48>)
 800ade0:	f04f 32ff 	mov.w	r2, #4294967295
 800ade4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ade6:	e008      	b.n	800adfa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ade8:	4b07      	ldr	r3, [pc, #28]	; (800ae08 <prvResetNextTaskUnblockTime+0x44>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	68db      	ldr	r3, [r3, #12]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	4a05      	ldr	r2, [pc, #20]	; (800ae0c <prvResetNextTaskUnblockTime+0x48>)
 800adf8:	6013      	str	r3, [r2, #0]
}
 800adfa:	bf00      	nop
 800adfc:	370c      	adds	r7, #12
 800adfe:	46bd      	mov	sp, r7
 800ae00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae04:	4770      	bx	lr
 800ae06:	bf00      	nop
 800ae08:	20003d94 	.word	0x20003d94
 800ae0c:	20003dfc 	.word	0x20003dfc

0800ae10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ae16:	4b0b      	ldr	r3, [pc, #44]	; (800ae44 <xTaskGetSchedulerState+0x34>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d102      	bne.n	800ae24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	607b      	str	r3, [r7, #4]
 800ae22:	e008      	b.n	800ae36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae24:	4b08      	ldr	r3, [pc, #32]	; (800ae48 <xTaskGetSchedulerState+0x38>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d102      	bne.n	800ae32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ae2c:	2302      	movs	r3, #2
 800ae2e:	607b      	str	r3, [r7, #4]
 800ae30:	e001      	b.n	800ae36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ae32:	2300      	movs	r3, #0
 800ae34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ae36:	687b      	ldr	r3, [r7, #4]
	}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	370c      	adds	r7, #12
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr
 800ae44:	20003de8 	.word	0x20003de8
 800ae48:	20003e04 	.word	0x20003e04

0800ae4c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d062      	beq.n	800af24 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae62:	4b32      	ldr	r3, [pc, #200]	; (800af2c <vTaskPriorityInherit+0xe0>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d25b      	bcs.n	800af24 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	699b      	ldr	r3, [r3, #24]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	db06      	blt.n	800ae82 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae74:	4b2d      	ldr	r3, [pc, #180]	; (800af2c <vTaskPriorityInherit+0xe0>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae7a:	f1c3 0207 	rsb	r2, r3, #7
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	6959      	ldr	r1, [r3, #20]
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae8a:	4613      	mov	r3, r2
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	4413      	add	r3, r2
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	4a27      	ldr	r2, [pc, #156]	; (800af30 <vTaskPriorityInherit+0xe4>)
 800ae94:	4413      	add	r3, r2
 800ae96:	4299      	cmp	r1, r3
 800ae98:	d101      	bne.n	800ae9e <vTaskPriorityInherit+0x52>
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	e000      	b.n	800aea0 <vTaskPriorityInherit+0x54>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d03a      	beq.n	800af1a <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	3304      	adds	r3, #4
 800aea8:	4618      	mov	r0, r3
 800aeaa:	f7fe f918 	bl	80090de <uxListRemove>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d115      	bne.n	800aee0 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeb8:	491d      	ldr	r1, [pc, #116]	; (800af30 <vTaskPriorityInherit+0xe4>)
 800aeba:	4613      	mov	r3, r2
 800aebc:	009b      	lsls	r3, r3, #2
 800aebe:	4413      	add	r3, r2
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	440b      	add	r3, r1
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d10a      	bne.n	800aee0 <vTaskPriorityInherit+0x94>
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aece:	2201      	movs	r2, #1
 800aed0:	fa02 f303 	lsl.w	r3, r2, r3
 800aed4:	43da      	mvns	r2, r3
 800aed6:	4b17      	ldr	r3, [pc, #92]	; (800af34 <vTaskPriorityInherit+0xe8>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4013      	ands	r3, r2
 800aedc:	4a15      	ldr	r2, [pc, #84]	; (800af34 <vTaskPriorityInherit+0xe8>)
 800aede:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800aee0:	4b12      	ldr	r3, [pc, #72]	; (800af2c <vTaskPriorityInherit+0xe0>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeee:	2201      	movs	r2, #1
 800aef0:	409a      	lsls	r2, r3
 800aef2:	4b10      	ldr	r3, [pc, #64]	; (800af34 <vTaskPriorityInherit+0xe8>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4313      	orrs	r3, r2
 800aef8:	4a0e      	ldr	r2, [pc, #56]	; (800af34 <vTaskPriorityInherit+0xe8>)
 800aefa:	6013      	str	r3, [r2, #0]
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af00:	4613      	mov	r3, r2
 800af02:	009b      	lsls	r3, r3, #2
 800af04:	4413      	add	r3, r2
 800af06:	009b      	lsls	r3, r3, #2
 800af08:	4a09      	ldr	r2, [pc, #36]	; (800af30 <vTaskPriorityInherit+0xe4>)
 800af0a:	441a      	add	r2, r3
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	3304      	adds	r3, #4
 800af10:	4619      	mov	r1, r3
 800af12:	4610      	mov	r0, r2
 800af14:	f7fe f886 	bl	8009024 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800af18:	e004      	b.n	800af24 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af1a:	4b04      	ldr	r3, [pc, #16]	; (800af2c <vTaskPriorityInherit+0xe0>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800af24:	bf00      	nop
 800af26:	3710      	adds	r7, #16
 800af28:	46bd      	mov	sp, r7
 800af2a:	bd80      	pop	{r7, pc}
 800af2c:	20003cdc 	.word	0x20003cdc
 800af30:	20003ce0 	.word	0x20003ce0
 800af34:	20003de4 	.word	0x20003de4

0800af38 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b086      	sub	sp, #24
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800af44:	2300      	movs	r3, #0
 800af46:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d06c      	beq.n	800b028 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800af4e:	4b39      	ldr	r3, [pc, #228]	; (800b034 <xTaskPriorityDisinherit+0xfc>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	693a      	ldr	r2, [r7, #16]
 800af54:	429a      	cmp	r2, r3
 800af56:	d009      	beq.n	800af6c <xTaskPriorityDisinherit+0x34>
 800af58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af5c:	f383 8811 	msr	BASEPRI, r3
 800af60:	f3bf 8f6f 	isb	sy
 800af64:	f3bf 8f4f 	dsb	sy
 800af68:	60fb      	str	r3, [r7, #12]
 800af6a:	e7fe      	b.n	800af6a <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af70:	2b00      	cmp	r3, #0
 800af72:	d109      	bne.n	800af88 <xTaskPriorityDisinherit+0x50>
 800af74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af78:	f383 8811 	msr	BASEPRI, r3
 800af7c:	f3bf 8f6f 	isb	sy
 800af80:	f3bf 8f4f 	dsb	sy
 800af84:	60bb      	str	r3, [r7, #8]
 800af86:	e7fe      	b.n	800af86 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800af88:	693b      	ldr	r3, [r7, #16]
 800af8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af8c:	1e5a      	subs	r2, r3, #1
 800af8e:	693b      	ldr	r3, [r7, #16]
 800af90:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d044      	beq.n	800b028 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d140      	bne.n	800b028 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	3304      	adds	r3, #4
 800afaa:	4618      	mov	r0, r3
 800afac:	f7fe f897 	bl	80090de <uxListRemove>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d115      	bne.n	800afe2 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afba:	491f      	ldr	r1, [pc, #124]	; (800b038 <xTaskPriorityDisinherit+0x100>)
 800afbc:	4613      	mov	r3, r2
 800afbe:	009b      	lsls	r3, r3, #2
 800afc0:	4413      	add	r3, r2
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	440b      	add	r3, r1
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10a      	bne.n	800afe2 <xTaskPriorityDisinherit+0xaa>
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afd0:	2201      	movs	r2, #1
 800afd2:	fa02 f303 	lsl.w	r3, r2, r3
 800afd6:	43da      	mvns	r2, r3
 800afd8:	4b18      	ldr	r3, [pc, #96]	; (800b03c <xTaskPriorityDisinherit+0x104>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4013      	ands	r3, r2
 800afde:	4a17      	ldr	r2, [pc, #92]	; (800b03c <xTaskPriorityDisinherit+0x104>)
 800afe0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afee:	f1c3 0207 	rsb	r2, r3, #7
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800affa:	2201      	movs	r2, #1
 800affc:	409a      	lsls	r2, r3
 800affe:	4b0f      	ldr	r3, [pc, #60]	; (800b03c <xTaskPriorityDisinherit+0x104>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4313      	orrs	r3, r2
 800b004:	4a0d      	ldr	r2, [pc, #52]	; (800b03c <xTaskPriorityDisinherit+0x104>)
 800b006:	6013      	str	r3, [r2, #0]
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b00c:	4613      	mov	r3, r2
 800b00e:	009b      	lsls	r3, r3, #2
 800b010:	4413      	add	r3, r2
 800b012:	009b      	lsls	r3, r3, #2
 800b014:	4a08      	ldr	r2, [pc, #32]	; (800b038 <xTaskPriorityDisinherit+0x100>)
 800b016:	441a      	add	r2, r3
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	3304      	adds	r3, #4
 800b01c:	4619      	mov	r1, r3
 800b01e:	4610      	mov	r0, r2
 800b020:	f7fe f800 	bl	8009024 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b024:	2301      	movs	r3, #1
 800b026:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b028:	697b      	ldr	r3, [r7, #20]
	}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3718      	adds	r7, #24
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
 800b032:	bf00      	nop
 800b034:	20003cdc 	.word	0x20003cdc
 800b038:	20003ce0 	.word	0x20003ce0
 800b03c:	20003de4 	.word	0x20003de4

0800b040 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800b040:	b480      	push	{r7}
 800b042:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b044:	4b07      	ldr	r3, [pc, #28]	; (800b064 <pvTaskIncrementMutexHeldCount+0x24>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d004      	beq.n	800b056 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b04c:	4b05      	ldr	r3, [pc, #20]	; (800b064 <pvTaskIncrementMutexHeldCount+0x24>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b052:	3201      	adds	r2, #1
 800b054:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800b056:	4b03      	ldr	r3, [pc, #12]	; (800b064 <pvTaskIncrementMutexHeldCount+0x24>)
 800b058:	681b      	ldr	r3, [r3, #0]
	}
 800b05a:	4618      	mov	r0, r3
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr
 800b064:	20003cdc 	.word	0x20003cdc

0800b068 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b084      	sub	sp, #16
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b072:	4b29      	ldr	r3, [pc, #164]	; (800b118 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b078:	4b28      	ldr	r3, [pc, #160]	; (800b11c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	3304      	adds	r3, #4
 800b07e:	4618      	mov	r0, r3
 800b080:	f7fe f82d 	bl	80090de <uxListRemove>
 800b084:	4603      	mov	r3, r0
 800b086:	2b00      	cmp	r3, #0
 800b088:	d10b      	bne.n	800b0a2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800b08a:	4b24      	ldr	r3, [pc, #144]	; (800b11c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b090:	2201      	movs	r2, #1
 800b092:	fa02 f303 	lsl.w	r3, r2, r3
 800b096:	43da      	mvns	r2, r3
 800b098:	4b21      	ldr	r3, [pc, #132]	; (800b120 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4013      	ands	r3, r2
 800b09e:	4a20      	ldr	r2, [pc, #128]	; (800b120 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b0a0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0a8:	d10a      	bne.n	800b0c0 <prvAddCurrentTaskToDelayedList+0x58>
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d007      	beq.n	800b0c0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0b0:	4b1a      	ldr	r3, [pc, #104]	; (800b11c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	3304      	adds	r3, #4
 800b0b6:	4619      	mov	r1, r3
 800b0b8:	481a      	ldr	r0, [pc, #104]	; (800b124 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b0ba:	f7fd ffb3 	bl	8009024 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b0be:	e026      	b.n	800b10e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b0c0:	68fa      	ldr	r2, [r7, #12]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	4413      	add	r3, r2
 800b0c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b0c8:	4b14      	ldr	r3, [pc, #80]	; (800b11c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	68ba      	ldr	r2, [r7, #8]
 800b0ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b0d0:	68ba      	ldr	r2, [r7, #8]
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d209      	bcs.n	800b0ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0d8:	4b13      	ldr	r3, [pc, #76]	; (800b128 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	4b0f      	ldr	r3, [pc, #60]	; (800b11c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	3304      	adds	r3, #4
 800b0e2:	4619      	mov	r1, r3
 800b0e4:	4610      	mov	r0, r2
 800b0e6:	f7fd ffc1 	bl	800906c <vListInsert>
}
 800b0ea:	e010      	b.n	800b10e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0ec:	4b0f      	ldr	r3, [pc, #60]	; (800b12c <prvAddCurrentTaskToDelayedList+0xc4>)
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	4b0a      	ldr	r3, [pc, #40]	; (800b11c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	3304      	adds	r3, #4
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	4610      	mov	r0, r2
 800b0fa:	f7fd ffb7 	bl	800906c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b0fe:	4b0c      	ldr	r3, [pc, #48]	; (800b130 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	68ba      	ldr	r2, [r7, #8]
 800b104:	429a      	cmp	r2, r3
 800b106:	d202      	bcs.n	800b10e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b108:	4a09      	ldr	r2, [pc, #36]	; (800b130 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	6013      	str	r3, [r2, #0]
}
 800b10e:	bf00      	nop
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20003de0 	.word	0x20003de0
 800b11c:	20003cdc 	.word	0x20003cdc
 800b120:	20003de4 	.word	0x20003de4
 800b124:	20003dc8 	.word	0x20003dc8
 800b128:	20003d98 	.word	0x20003d98
 800b12c:	20003d94 	.word	0x20003d94
 800b130:	20003dfc 	.word	0x20003dfc

0800b134 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 800b134:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b136:	b0bd      	sub	sp, #244	; 0xf4
 800b138:	af08      	add	r7, sp, #32
	/* USER CODE BEGIN 1 */

	Detectionconfig.DetectionMode = VL53L1_DETECTION_NORMAL_RUN;
 800b13a:	4bb0      	ldr	r3, [pc, #704]	; (800b3fc <main+0x2c8>)
 800b13c:	2200      	movs	r2, #0
 800b13e:	701a      	strb	r2, [r3, #0]
	Detectionconfig.Distance.CrossMode = VL53L1_THRESHOLD_IN_WINDOW;
 800b140:	4bae      	ldr	r3, [pc, #696]	; (800b3fc <main+0x2c8>)
 800b142:	2203      	movs	r2, #3
 800b144:	709a      	strb	r2, [r3, #2]
	Detectionconfig.IntrNoTarget = 0;
 800b146:	4bad      	ldr	r3, [pc, #692]	; (800b3fc <main+0x2c8>)
 800b148:	2200      	movs	r2, #0
 800b14a:	705a      	strb	r2, [r3, #1]
	Detectionconfig.Distance.High = LASER_SENSOR_HIGH_THRESHOLD;
 800b14c:	4bab      	ldr	r3, [pc, #684]	; (800b3fc <main+0x2c8>)
 800b14e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b152:	809a      	strh	r2, [r3, #4]
	Detectionconfig.Distance.Low = LASER_SENSOR_LOW_THRESHOLD;
 800b154:	4ba9      	ldr	r3, [pc, #676]	; (800b3fc <main+0x2c8>)
 800b156:	2200      	movs	r2, #0
 800b158:	80da      	strh	r2, [r3, #6]


	left_stepper.acceleration_1 = LM_A1;
 800b15a:	4ba9      	ldr	r3, [pc, #676]	; (800b400 <main+0x2cc>)
 800b15c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b160:	605a      	str	r2, [r3, #4]
	left_stepper.acceleration_max = LM_AMAX;
 800b162:	4ba7      	ldr	r3, [pc, #668]	; (800b400 <main+0x2cc>)
 800b164:	f241 3288 	movw	r2, #5000	; 0x1388
 800b168:	60da      	str	r2, [r3, #12]
	left_stepper.deceleration_1 = LM_D1;
 800b16a:	4ba5      	ldr	r3, [pc, #660]	; (800b400 <main+0x2cc>)
 800b16c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b170:	619a      	str	r2, [r3, #24]
	left_stepper.deceleration_max = LM_DMAX;
 800b172:	4ba3      	ldr	r3, [pc, #652]	; (800b400 <main+0x2cc>)
 800b174:	f241 3288 	movw	r2, #5000	; 0x1388
 800b178:	615a      	str	r2, [r3, #20]
	left_stepper.velocity_1 = LM_V1;
 800b17a:	4ba1      	ldr	r3, [pc, #644]	; (800b400 <main+0x2cc>)
 800b17c:	2200      	movs	r2, #0
 800b17e:	609a      	str	r2, [r3, #8]
	left_stepper.velocity_max = LM_VMAX;
 800b180:	4b9f      	ldr	r3, [pc, #636]	; (800b400 <main+0x2cc>)
 800b182:	2200      	movs	r2, #0
 800b184:	611a      	str	r2, [r3, #16]
	left_stepper.velocity_start = LM_VSTART;
 800b186:	4b9e      	ldr	r3, [pc, #632]	; (800b400 <main+0x2cc>)
 800b188:	2201      	movs	r2, #1
 800b18a:	601a      	str	r2, [r3, #0]
	left_stepper.velocity_stop = LM_VSTOP;
 800b18c:	4b9c      	ldr	r3, [pc, #624]	; (800b400 <main+0x2cc>)
 800b18e:	220a      	movs	r2, #10
 800b190:	61da      	str	r2, [r3, #28]
	left_stepper.gpio_port = Stepper_Left_CSN_GPIO_Port;
 800b192:	4b9b      	ldr	r3, [pc, #620]	; (800b400 <main+0x2cc>)
 800b194:	4a9b      	ldr	r2, [pc, #620]	; (800b404 <main+0x2d0>)
 800b196:	625a      	str	r2, [r3, #36]	; 0x24
	left_stepper.gpio_pin = Stepper_Left_CSN_Pin;
 800b198:	4b99      	ldr	r3, [pc, #612]	; (800b400 <main+0x2cc>)
 800b19a:	2202      	movs	r2, #2
 800b19c:	841a      	strh	r2, [r3, #32]
	left_stepper.direction = LM_DIRECTION;
 800b19e:	4b98      	ldr	r3, [pc, #608]	; (800b400 <main+0x2cc>)
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28


	right_stepper.acceleration_1 = LM_A1;
 800b1a6:	4b98      	ldr	r3, [pc, #608]	; (800b408 <main+0x2d4>)
 800b1a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1ac:	605a      	str	r2, [r3, #4]
	right_stepper.acceleration_max = LM_AMAX;
 800b1ae:	4b96      	ldr	r3, [pc, #600]	; (800b408 <main+0x2d4>)
 800b1b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1b4:	60da      	str	r2, [r3, #12]
	right_stepper.deceleration_1 = LM_D1;
 800b1b6:	4b94      	ldr	r3, [pc, #592]	; (800b408 <main+0x2d4>)
 800b1b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1bc:	619a      	str	r2, [r3, #24]
	right_stepper.deceleration_max = LM_DMAX;
 800b1be:	4b92      	ldr	r3, [pc, #584]	; (800b408 <main+0x2d4>)
 800b1c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1c4:	615a      	str	r2, [r3, #20]
	right_stepper.velocity_1 = LM_V1;
 800b1c6:	4b90      	ldr	r3, [pc, #576]	; (800b408 <main+0x2d4>)
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	609a      	str	r2, [r3, #8]
	right_stepper.velocity_max = LM_VMAX;
 800b1cc:	4b8e      	ldr	r3, [pc, #568]	; (800b408 <main+0x2d4>)
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	611a      	str	r2, [r3, #16]
	right_stepper.velocity_start = LM_VSTART;
 800b1d2:	4b8d      	ldr	r3, [pc, #564]	; (800b408 <main+0x2d4>)
 800b1d4:	2201      	movs	r2, #1
 800b1d6:	601a      	str	r2, [r3, #0]
	right_stepper.velocity_stop = LM_VSTOP;
 800b1d8:	4b8b      	ldr	r3, [pc, #556]	; (800b408 <main+0x2d4>)
 800b1da:	220a      	movs	r2, #10
 800b1dc:	61da      	str	r2, [r3, #28]
	right_stepper.gpio_port = Stepper_Right_CSN_GPIO_Port;
 800b1de:	4b8a      	ldr	r3, [pc, #552]	; (800b408 <main+0x2d4>)
 800b1e0:	4a8a      	ldr	r2, [pc, #552]	; (800b40c <main+0x2d8>)
 800b1e2:	625a      	str	r2, [r3, #36]	; 0x24
	right_stepper.gpio_pin = Stepper_Right_CSN_Pin;
 800b1e4:	4b88      	ldr	r3, [pc, #544]	; (800b408 <main+0x2d4>)
 800b1e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b1ea:	841a      	strh	r2, [r3, #32]
	right_stepper.direction = RM_DIRECTION;
 800b1ec:	4b86      	ldr	r3, [pc, #536]	; (800b408 <main+0x2d4>)
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800b1f4:	f7fb f812 	bl	800621c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800b1f8:	f000 f93e 	bl	800b478 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800b1fc:	f000 fa54 	bl	800b6a8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800b200:	f000 fa24 	bl	800b64c <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800b204:	f000 f9b2 	bl	800b56c <MX_I2C1_Init>
	MX_SPI1_Init();
 800b208:	f000 f9e4 	bl	800b5d4 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */


	//Initialise the distance sensors
	SetupVL53L1XDevices(LASER_FRONT_LEFT_DEV, LASFRONTLEFT_I2C_ADDRESS,LASER_FRONT_LEFT_SHDN_GPIO_Port, LASER_FRONT_LEFT_SHDN_Pin);
 800b20c:	4b80      	ldr	r3, [pc, #512]	; (800b410 <main+0x2dc>)
 800b20e:	6818      	ldr	r0, [r3, #0]
 800b210:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b214:	4a7d      	ldr	r2, [pc, #500]	; (800b40c <main+0x2d8>)
 800b216:	2150      	movs	r1, #80	; 0x50
 800b218:	f001 f9b6 	bl	800c588 <SetupVL53L1XDevices>
	SetupVL53L1XDevices(LASER_FRONT_RIGHT_DEV,LASFRONTRIGHT_I2C_ADDRESS, LASER_FRONT_RIGHT_SHDN_GPIO_Port,LASER_FRONT_RIGHT_SHDN_Pin);
 800b21c:	4b7d      	ldr	r3, [pc, #500]	; (800b414 <main+0x2e0>)
 800b21e:	6818      	ldr	r0, [r3, #0]
 800b220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b224:	4a79      	ldr	r2, [pc, #484]	; (800b40c <main+0x2d8>)
 800b226:	2160      	movs	r1, #96	; 0x60
 800b228:	f001 f9ae 	bl	800c588 <SetupVL53L1XDevices>
	SetupVL53L1XDevices(LASER_REAR_LEFT_DEV, LASREARLEFT_I2C_ADDRESS,LASER_REAR_LEFT_SHDN_GPIO_Port, LASER_REAR_LEFT_SHDN_Pin);
 800b22c:	4b7a      	ldr	r3, [pc, #488]	; (800b418 <main+0x2e4>)
 800b22e:	6818      	ldr	r0, [r3, #0]
 800b230:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b234:	4a73      	ldr	r2, [pc, #460]	; (800b404 <main+0x2d0>)
 800b236:	2170      	movs	r1, #112	; 0x70
 800b238:	f001 f9a6 	bl	800c588 <SetupVL53L1XDevices>
	//	SetupVL53L1XDevices(LASER_RIGHT_FRONT_DEV, LASRIGHTFRONT_I2C_ADDRESS, LASER_RIGHT_FRONT_SHDN_GPIO_Port, LASER_RIGHT_FRONT_SHDN_Pin);
	//	SetupVL53L1XDevices(LASER_RIGHT_REAR_DEV, LASRIGHTREAR_I2C_ADDRESS, LASER_RIGHT_REAR_SHDN_GPIO_Port, LASER_RIGHT_REAR_SHDN_Pin);

	//Initialise the motors
	if(LEFT_MOTOR_ENABLED){
		tmc5160_initialise_motor(left_stepper);
 800b23c:	4e70      	ldr	r6, [pc, #448]	; (800b400 <main+0x2cc>)
 800b23e:	466d      	mov	r5, sp
 800b240:	f106 0410 	add.w	r4, r6, #16
 800b244:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b246:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b248:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800b24c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800b250:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800b254:	f001 f91e 	bl	800c494 <tmc5160_initialise_motor>
	}
	if(RIGHT_MOTOR_ENABLED){
		tmc5160_initialise_motor(right_stepper);
 800b258:	4e6b      	ldr	r6, [pc, #428]	; (800b408 <main+0x2d4>)
 800b25a:	466d      	mov	r5, sp
 800b25c:	f106 0410 	add.w	r4, r6, #16
 800b260:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b262:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b264:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800b268:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800b26c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800b270:	f001 f910 	bl	800c494 <tmc5160_initialise_motor>
	}

	state_edges= 0x0;
 800b274:	4b69      	ldr	r3, [pc, #420]	; (800b41c <main+0x2e8>)
 800b276:	2200      	movs	r2, #0
 800b278:	701a      	strb	r2, [r3, #0]

	/* USER CODE END 2 */

	/* Create the mutex(es) */
	/* definition and creation of I2CMutex */
	osMutexDef(I2CMutex);
 800b27a:	2300      	movs	r3, #0
 800b27c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	I2CMutexHandle = osMutexCreate(osMutex(I2CMutex));
 800b280:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800b284:	4618      	mov	r0, r3
 800b286:	f7fd fe89 	bl	8008f9c <osMutexCreate>
 800b28a:	4602      	mov	r2, r0
 800b28c:	4b64      	ldr	r3, [pc, #400]	; (800b420 <main+0x2ec>)
 800b28e:	601a      	str	r2, [r3, #0]

	/* definition and creation of SPIMutex */
	osMutexDef(SPIMutex);
 800b290:	2300      	movs	r3, #0
 800b292:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	SPIMutexHandle = osMutexCreate(osMutex(SPIMutex));
 800b296:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7fd fe7e 	bl	8008f9c <osMutexCreate>
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	4b60      	ldr	r3, [pc, #384]	; (800b424 <main+0x2f0>)
 800b2a4:	601a      	str	r2, [r3, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800b2a6:	4b60      	ldr	r3, [pc, #384]	; (800b428 <main+0x2f4>)
 800b2a8:	f107 04b4 	add.w	r4, r7, #180	; 0xb4
 800b2ac:	461d      	mov	r5, r3
 800b2ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b2b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b2b2:	682b      	ldr	r3, [r5, #0]
 800b2b4:	6023      	str	r3, [r4, #0]
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800b2b6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800b2ba:	2100      	movs	r1, #0
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7fd fe32 	bl	8008f26 <osThreadCreate>
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	4b59      	ldr	r3, [pc, #356]	; (800b42c <main+0x2f8>)
 800b2c6:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASFRONTLEFT */
	osThreadDef(tskLASFRONTLEFT, tskLASFRONTLEFT_fnc, osPriorityNormal, 0, 256);
 800b2c8:	4b59      	ldr	r3, [pc, #356]	; (800b430 <main+0x2fc>)
 800b2ca:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 800b2ce:	461d      	mov	r5, r3
 800b2d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b2d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b2d4:	682b      	ldr	r3, [r5, #0]
 800b2d6:	6023      	str	r3, [r4, #0]
	tskLASFRONTLEFTHandle = osThreadCreate(osThread(tskLASFRONTLEFT), NULL);
 800b2d8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800b2dc:	2100      	movs	r1, #0
 800b2de:	4618      	mov	r0, r3
 800b2e0:	f7fd fe21 	bl	8008f26 <osThreadCreate>
 800b2e4:	4602      	mov	r2, r0
 800b2e6:	4b53      	ldr	r3, [pc, #332]	; (800b434 <main+0x300>)
 800b2e8:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASREARLEFT */
	osThreadDef(tskLASREARLEFT, tskLASREARLEFT_fnc, osPriorityNormal, 0, 256);
 800b2ea:	4b53      	ldr	r3, [pc, #332]	; (800b438 <main+0x304>)
 800b2ec:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800b2f0:	461d      	mov	r5, r3
 800b2f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b2f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b2f6:	682b      	ldr	r3, [r5, #0]
 800b2f8:	6023      	str	r3, [r4, #0]
	tskLASREARLEFTHandle = osThreadCreate(osThread(tskLASREARLEFT), NULL);
 800b2fa:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800b2fe:	2100      	movs	r1, #0
 800b300:	4618      	mov	r0, r3
 800b302:	f7fd fe10 	bl	8008f26 <osThreadCreate>
 800b306:	4602      	mov	r2, r0
 800b308:	4b4c      	ldr	r3, [pc, #304]	; (800b43c <main+0x308>)
 800b30a:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASFRONTRIGH */
	osThreadDef(tskLASFRONTRIGH, tskLASFRONTRIGHT_fnc, osPriorityNormal, 0, 256);
 800b30c:	4b4c      	ldr	r3, [pc, #304]	; (800b440 <main+0x30c>)
 800b30e:	f107 0478 	add.w	r4, r7, #120	; 0x78
 800b312:	461d      	mov	r5, r3
 800b314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b318:	682b      	ldr	r3, [r5, #0]
 800b31a:	6023      	str	r3, [r4, #0]
	tskLASFRONTRIGHHandle = osThreadCreate(osThread(tskLASFRONTRIGH), NULL);
 800b31c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800b320:	2100      	movs	r1, #0
 800b322:	4618      	mov	r0, r3
 800b324:	f7fd fdff 	bl	8008f26 <osThreadCreate>
 800b328:	4602      	mov	r2, r0
 800b32a:	4b46      	ldr	r3, [pc, #280]	; (800b444 <main+0x310>)
 800b32c:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASREARRIGHT */
	osThreadDef(tskLASREARRIGHT, tskLASREARRIGHT_fnc, osPriorityNormal, 0, 256);
 800b32e:	4b46      	ldr	r3, [pc, #280]	; (800b448 <main+0x314>)
 800b330:	f107 0464 	add.w	r4, r7, #100	; 0x64
 800b334:	461d      	mov	r5, r3
 800b336:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b33a:	682b      	ldr	r3, [r5, #0]
 800b33c:	6023      	str	r3, [r4, #0]
	tskLASREARRIGHTHandle = osThreadCreate(osThread(tskLASREARRIGHT), NULL);
 800b33e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800b342:	2100      	movs	r1, #0
 800b344:	4618      	mov	r0, r3
 800b346:	f7fd fdee 	bl	8008f26 <osThreadCreate>
 800b34a:	4602      	mov	r2, r0
 800b34c:	4b3f      	ldr	r3, [pc, #252]	; (800b44c <main+0x318>)
 800b34e:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASLEFTFRONT */
	osThreadDef(tskLASLEFTFRONT, tskLASLEFTFRONT_fnc, osPriorityNormal, 0, 256);
 800b350:	4b3f      	ldr	r3, [pc, #252]	; (800b450 <main+0x31c>)
 800b352:	f107 0450 	add.w	r4, r7, #80	; 0x50
 800b356:	461d      	mov	r5, r3
 800b358:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b35a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b35c:	682b      	ldr	r3, [r5, #0]
 800b35e:	6023      	str	r3, [r4, #0]
	tskLASLEFTFRONTHandle = osThreadCreate(osThread(tskLASLEFTFRONT), NULL);
 800b360:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800b364:	2100      	movs	r1, #0
 800b366:	4618      	mov	r0, r3
 800b368:	f7fd fddd 	bl	8008f26 <osThreadCreate>
 800b36c:	4602      	mov	r2, r0
 800b36e:	4b39      	ldr	r3, [pc, #228]	; (800b454 <main+0x320>)
 800b370:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASLEFTREAR */
	osThreadDef(tskLASLEFTREAR, tskLASLEFTREAR_fnc, osPriorityNormal, 0, 256);
 800b372:	4b39      	ldr	r3, [pc, #228]	; (800b458 <main+0x324>)
 800b374:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800b378:	461d      	mov	r5, r3
 800b37a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b37c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b37e:	682b      	ldr	r3, [r5, #0]
 800b380:	6023      	str	r3, [r4, #0]
	tskLASLEFTREARHandle = osThreadCreate(osThread(tskLASLEFTREAR), NULL);
 800b382:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800b386:	2100      	movs	r1, #0
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fd fdcc 	bl	8008f26 <osThreadCreate>
 800b38e:	4602      	mov	r2, r0
 800b390:	4b32      	ldr	r3, [pc, #200]	; (800b45c <main+0x328>)
 800b392:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASRIGHTFRON */
	osThreadDef(tskLASRIGHTFRON, tskLASRIGHTFRONT_fnc, osPriorityNormal, 0, 256);
 800b394:	4b32      	ldr	r3, [pc, #200]	; (800b460 <main+0x32c>)
 800b396:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800b39a:	461d      	mov	r5, r3
 800b39c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b39e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3a0:	682b      	ldr	r3, [r5, #0]
 800b3a2:	6023      	str	r3, [r4, #0]
	tskLASRIGHTFRONHandle = osThreadCreate(osThread(tskLASRIGHTFRON), NULL);
 800b3a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f7fd fdbb 	bl	8008f26 <osThreadCreate>
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	4b2c      	ldr	r3, [pc, #176]	; (800b464 <main+0x330>)
 800b3b4:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskLASRIGHTREAR */
	osThreadDef(tskLASRIGHTREAR, tskLASRIGHTREAR_fnc, osPriorityNormal, 0, 256);
 800b3b6:	4b2c      	ldr	r3, [pc, #176]	; (800b468 <main+0x334>)
 800b3b8:	f107 0414 	add.w	r4, r7, #20
 800b3bc:	461d      	mov	r5, r3
 800b3be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3c2:	682b      	ldr	r3, [r5, #0]
 800b3c4:	6023      	str	r3, [r4, #0]
	tskLASRIGHTREARHandle = osThreadCreate(osThread(tskLASRIGHTREAR), NULL);
 800b3c6:	f107 0314 	add.w	r3, r7, #20
 800b3ca:	2100      	movs	r1, #0
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7fd fdaa 	bl	8008f26 <osThreadCreate>
 800b3d2:	4602      	mov	r2, r0
 800b3d4:	4b25      	ldr	r3, [pc, #148]	; (800b46c <main+0x338>)
 800b3d6:	601a      	str	r2, [r3, #0]

	/* definition and creation of tskEDGE */
	osThreadDef(tskEDGE, tskEDGE_fnc, osPriorityAboveNormal, 0, 128);
 800b3d8:	4b25      	ldr	r3, [pc, #148]	; (800b470 <main+0x33c>)
 800b3da:	463c      	mov	r4, r7
 800b3dc:	461d      	mov	r5, r3
 800b3de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3e2:	682b      	ldr	r3, [r5, #0]
 800b3e4:	6023      	str	r3, [r4, #0]
	tskEDGEHandle = osThreadCreate(osThread(tskEDGE), NULL);
 800b3e6:	463b      	mov	r3, r7
 800b3e8:	2100      	movs	r1, #0
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7fd fd9b 	bl	8008f26 <osThreadCreate>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	4b20      	ldr	r3, [pc, #128]	; (800b474 <main+0x340>)
 800b3f4:	601a      	str	r2, [r3, #0]

	/* USER CODE END RTOS_QUEUES */


	/* Start scheduler */
	osKernelStart();
 800b3f6:	f7fd fd8f 	bl	8008f18 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800b3fa:	e7fe      	b.n	800b3fa <main+0x2c6>
 800b3fc:	20006348 	.word	0x20006348
 800b400:	20004f98 	.word	0x20004f98
 800b404:	40020800 	.word	0x40020800
 800b408:	20004f6c 	.word	0x20004f6c
 800b40c:	40020000 	.word	0x40020000
 800b410:	20000028 	.word	0x20000028
 800b414:	2000002c 	.word	0x2000002c
 800b418:	20000030 	.word	0x20000030
 800b41c:	20003e0a 	.word	0x20003e0a
 800b420:	20005f8c 	.word	0x20005f8c
 800b424:	20006340 	.word	0x20006340
 800b428:	0800d050 	.word	0x0800d050
 800b42c:	20004400 	.word	0x20004400
 800b430:	0800d074 	.word	0x0800d074
 800b434:	20005f90 	.word	0x20005f90
 800b438:	0800d098 	.word	0x0800d098
 800b43c:	20004f64 	.word	0x20004f64
 800b440:	0800d0bc 	.word	0x0800d0bc
 800b444:	20004f68 	.word	0x20004f68
 800b448:	0800d0e0 	.word	0x0800d0e0
 800b44c:	20006344 	.word	0x20006344
 800b450:	0800d104 	.word	0x0800d104
 800b454:	20005f48 	.word	0x20005f48
 800b458:	0800d128 	.word	0x0800d128
 800b45c:	200043fc 	.word	0x200043fc
 800b460:	0800d14c 	.word	0x0800d14c
 800b464:	200043dc 	.word	0x200043dc
 800b468:	0800d170 	.word	0x0800d170
 800b46c:	2000574c 	.word	0x2000574c
 800b470:	0800d18c 	.word	0x0800d18c
 800b474:	20005af4 	.word	0x20005af4

0800b478 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b094      	sub	sp, #80	; 0x50
 800b47c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800b47e:	2300      	movs	r3, #0
 800b480:	60bb      	str	r3, [r7, #8]
 800b482:	4a36      	ldr	r2, [pc, #216]	; (800b55c <SystemClock_Config+0xe4>)
 800b484:	4b35      	ldr	r3, [pc, #212]	; (800b55c <SystemClock_Config+0xe4>)
 800b486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b48c:	6413      	str	r3, [r2, #64]	; 0x40
 800b48e:	4b33      	ldr	r3, [pc, #204]	; (800b55c <SystemClock_Config+0xe4>)
 800b490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b496:	60bb      	str	r3, [r7, #8]
 800b498:	68bb      	ldr	r3, [r7, #8]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800b49a:	2300      	movs	r3, #0
 800b49c:	607b      	str	r3, [r7, #4]
 800b49e:	4a30      	ldr	r2, [pc, #192]	; (800b560 <SystemClock_Config+0xe8>)
 800b4a0:	4b2f      	ldr	r3, [pc, #188]	; (800b560 <SystemClock_Config+0xe8>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b4a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b4ac:	6013      	str	r3, [r2, #0]
 800b4ae:	4b2c      	ldr	r3, [pc, #176]	; (800b560 <SystemClock_Config+0xe8>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b4b6:	607b      	str	r3, [r7, #4]
 800b4b8:	687b      	ldr	r3, [r7, #4]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800b4ba:	2302      	movs	r3, #2
 800b4bc:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = 16;
 800b4c2:	2310      	movs	r3, #16
 800b4c4:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b4c6:	2302      	movs	r3, #2
 800b4c8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 800b4ce:	2310      	movs	r3, #16
 800b4d0:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 800b4d2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800b4d6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800b4d8:	2304      	movs	r3, #4
 800b4da:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800b4dc:	2307      	movs	r3, #7
 800b4de:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b4e0:	f107 0320 	add.w	r3, r7, #32
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f7fc f913 	bl	8007710 <HAL_RCC_OscConfig>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d004      	beq.n	800b4fa <SystemClock_Config+0x82>
	{
		_Error_Handler(__FILE__, __LINE__);
 800b4f0:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800b4f4:	481b      	ldr	r0, [pc, #108]	; (800b564 <SystemClock_Config+0xec>)
 800b4f6:	f000 fd99 	bl	800c02c <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b4fa:	230f      	movs	r3, #15
 800b4fc:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b4fe:	2302      	movs	r3, #2
 800b500:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b502:	2300      	movs	r3, #0
 800b504:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b50a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b50c:	2300      	movs	r3, #0
 800b50e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b510:	f107 030c 	add.w	r3, r7, #12
 800b514:	2102      	movs	r1, #2
 800b516:	4618      	mov	r0, r3
 800b518:	f7fc fb3c 	bl	8007b94 <HAL_RCC_ClockConfig>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d004      	beq.n	800b52c <SystemClock_Config+0xb4>
	{
		_Error_Handler(__FILE__, __LINE__);
 800b522:	f44f 71c1 	mov.w	r1, #386	; 0x182
 800b526:	480f      	ldr	r0, [pc, #60]	; (800b564 <SystemClock_Config+0xec>)
 800b528:	f000 fd80 	bl	800c02c <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800b52c:	f7fc fcec 	bl	8007f08 <HAL_RCC_GetHCLKFreq>
 800b530:	4602      	mov	r2, r0
 800b532:	4b0d      	ldr	r3, [pc, #52]	; (800b568 <SystemClock_Config+0xf0>)
 800b534:	fba3 2302 	umull	r2, r3, r3, r2
 800b538:	099b      	lsrs	r3, r3, #6
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7fa ffd1 	bl	80064e2 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800b540:	2004      	movs	r0, #4
 800b542:	f7fa ffdb 	bl	80064fc <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800b546:	2200      	movs	r2, #0
 800b548:	210f      	movs	r1, #15
 800b54a:	f04f 30ff 	mov.w	r0, #4294967295
 800b54e:	f7fa ff9e 	bl	800648e <HAL_NVIC_SetPriority>
}
 800b552:	bf00      	nop
 800b554:	3750      	adds	r7, #80	; 0x50
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop
 800b55c:	40023800 	.word	0x40023800
 800b560:	40007000 	.word	0x40007000
 800b564:	0800d1a0 	.word	0x0800d1a0
 800b568:	10624dd3 	.word	0x10624dd3

0800b56c <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	af00      	add	r7, sp, #0

	hi2c1.Instance = I2C1;
 800b570:	4b14      	ldr	r3, [pc, #80]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b572:	4a15      	ldr	r2, [pc, #84]	; (800b5c8 <MX_I2C1_Init+0x5c>)
 800b574:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800b576:	4b13      	ldr	r3, [pc, #76]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b578:	4a14      	ldr	r2, [pc, #80]	; (800b5cc <MX_I2C1_Init+0x60>)
 800b57a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800b57c:	4b11      	ldr	r3, [pc, #68]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b57e:	2200      	movs	r2, #0
 800b580:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800b582:	4b10      	ldr	r3, [pc, #64]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b584:	2200      	movs	r2, #0
 800b586:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b588:	4b0e      	ldr	r3, [pc, #56]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b58a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b58e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b590:	4b0c      	ldr	r3, [pc, #48]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b592:	2200      	movs	r2, #0
 800b594:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800b596:	4b0b      	ldr	r3, [pc, #44]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b598:	2200      	movs	r2, #0
 800b59a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b59c:	4b09      	ldr	r3, [pc, #36]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b59e:	2200      	movs	r2, #0
 800b5a0:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b5a2:	4b08      	ldr	r3, [pc, #32]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800b5a8:	4806      	ldr	r0, [pc, #24]	; (800b5c4 <MX_I2C1_Init+0x58>)
 800b5aa:	f7fb f99b 	bl	80068e4 <HAL_I2C_Init>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d004      	beq.n	800b5be <MX_I2C1_Init+0x52>
	{
		_Error_Handler(__FILE__, __LINE__);
 800b5b4:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800b5b8:	4805      	ldr	r0, [pc, #20]	; (800b5d0 <MX_I2C1_Init+0x64>)
 800b5ba:	f000 fd37 	bl	800c02c <_Error_Handler>
	}

}
 800b5be:	bf00      	nop
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	20004b68 	.word	0x20004b68
 800b5c8:	40005400 	.word	0x40005400
 800b5cc:	000186a0 	.word	0x000186a0
 800b5d0:	0800d1a0 	.word	0x0800d1a0

0800b5d4 <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	af00      	add	r7, sp, #0

	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 800b5d8:	4b19      	ldr	r3, [pc, #100]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b5da:	4a1a      	ldr	r2, [pc, #104]	; (800b644 <MX_SPI1_Init+0x70>)
 800b5dc:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800b5de:	4b18      	ldr	r3, [pc, #96]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b5e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b5e4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800b5e6:	4b16      	ldr	r3, [pc, #88]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800b5ec:	4b14      	ldr	r3, [pc, #80]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b5f2:	4b13      	ldr	r3, [pc, #76]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b5f8:	4b11      	ldr	r3, [pc, #68]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800b5fe:	4b10      	ldr	r3, [pc, #64]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b600:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b604:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800b606:	4b0e      	ldr	r3, [pc, #56]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b608:	2228      	movs	r2, #40	; 0x28
 800b60a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b60c:	4b0c      	ldr	r3, [pc, #48]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b60e:	2200      	movs	r2, #0
 800b610:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800b612:	4b0b      	ldr	r3, [pc, #44]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b614:	2200      	movs	r2, #0
 800b616:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b618:	4b09      	ldr	r3, [pc, #36]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b61a:	2200      	movs	r2, #0
 800b61c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800b61e:	4b08      	ldr	r3, [pc, #32]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b620:	220a      	movs	r2, #10
 800b622:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800b624:	4806      	ldr	r0, [pc, #24]	; (800b640 <MX_SPI1_Init+0x6c>)
 800b626:	f7fc fcd5 	bl	8007fd4 <HAL_SPI_Init>
 800b62a:	4603      	mov	r3, r0
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d004      	beq.n	800b63a <MX_SPI1_Init+0x66>
	{
		_Error_Handler(__FILE__, __LINE__);
 800b630:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 800b634:	4804      	ldr	r0, [pc, #16]	; (800b648 <MX_SPI1_Init+0x74>)
 800b636:	f000 fcf9 	bl	800c02c <_Error_Handler>
	}

}
 800b63a:	bf00      	nop
 800b63c:	bd80      	pop	{r7, pc}
 800b63e:	bf00      	nop
 800b640:	20005ef0 	.word	0x20005ef0
 800b644:	40013000 	.word	0x40013000
 800b648:	0800d1a0 	.word	0x0800d1a0

0800b64c <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 800b650:	4b12      	ldr	r3, [pc, #72]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b652:	4a13      	ldr	r2, [pc, #76]	; (800b6a0 <MX_USART2_UART_Init+0x54>)
 800b654:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800b656:	4b11      	ldr	r3, [pc, #68]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b658:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b65c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800b65e:	4b0f      	ldr	r3, [pc, #60]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b660:	2200      	movs	r2, #0
 800b662:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800b664:	4b0d      	ldr	r3, [pc, #52]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b666:	2200      	movs	r2, #0
 800b668:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800b66a:	4b0c      	ldr	r3, [pc, #48]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b66c:	2200      	movs	r2, #0
 800b66e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800b670:	4b0a      	ldr	r3, [pc, #40]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b672:	220c      	movs	r2, #12
 800b674:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b676:	4b09      	ldr	r3, [pc, #36]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b678:	2200      	movs	r2, #0
 800b67a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800b67c:	4b07      	ldr	r3, [pc, #28]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b67e:	2200      	movs	r2, #0
 800b680:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800b682:	4806      	ldr	r0, [pc, #24]	; (800b69c <MX_USART2_UART_Init+0x50>)
 800b684:	f7fd f8e4 	bl	8008850 <HAL_UART_Init>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d004      	beq.n	800b698 <MX_USART2_UART_Init+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
 800b68e:	f240 11cb 	movw	r1, #459	; 0x1cb
 800b692:	4804      	ldr	r0, [pc, #16]	; (800b6a4 <MX_USART2_UART_Init+0x58>)
 800b694:	f000 fcca 	bl	800c02c <_Error_Handler>
	}

}
 800b698:	bf00      	nop
 800b69a:	bd80      	pop	{r7, pc}
 800b69c:	20005f4c 	.word	0x20005f4c
 800b6a0:	40004400 	.word	0x40004400
 800b6a4:	0800d1a0 	.word	0x0800d1a0

0800b6a8 <MX_GPIO_Init>:
 * Output
 * EVENT_OUT
 * EXTI
 */
static void MX_GPIO_Init(void)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b08a      	sub	sp, #40	; 0x28
 800b6ac:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	613b      	str	r3, [r7, #16]
 800b6b2:	4a80      	ldr	r2, [pc, #512]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6b4:	4b7f      	ldr	r3, [pc, #508]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6b8:	f043 0304 	orr.w	r3, r3, #4
 800b6bc:	6313      	str	r3, [r2, #48]	; 0x30
 800b6be:	4b7d      	ldr	r3, [pc, #500]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6c2:	f003 0304 	and.w	r3, r3, #4
 800b6c6:	613b      	str	r3, [r7, #16]
 800b6c8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	60fb      	str	r3, [r7, #12]
 800b6ce:	4a79      	ldr	r2, [pc, #484]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6d0:	4b78      	ldr	r3, [pc, #480]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6d8:	6313      	str	r3, [r2, #48]	; 0x30
 800b6da:	4b76      	ldr	r3, [pc, #472]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6e2:	60fb      	str	r3, [r7, #12]
 800b6e4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	60bb      	str	r3, [r7, #8]
 800b6ea:	4a72      	ldr	r2, [pc, #456]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6ec:	4b71      	ldr	r3, [pc, #452]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6f0:	f043 0301 	orr.w	r3, r3, #1
 800b6f4:	6313      	str	r3, [r2, #48]	; 0x30
 800b6f6:	4b6f      	ldr	r3, [pc, #444]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b6f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6fa:	f003 0301 	and.w	r3, r3, #1
 800b6fe:	60bb      	str	r3, [r7, #8]
 800b700:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800b702:	2300      	movs	r3, #0
 800b704:	607b      	str	r3, [r7, #4]
 800b706:	4a6b      	ldr	r2, [pc, #428]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b708:	4b6a      	ldr	r3, [pc, #424]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b70a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b70c:	f043 0302 	orr.w	r3, r3, #2
 800b710:	6313      	str	r3, [r2, #48]	; 0x30
 800b712:	4b68      	ldr	r3, [pc, #416]	; (800b8b4 <MX_GPIO_Init+0x20c>)
 800b714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b716:	f003 0302 	and.w	r3, r3, #2
 800b71a:	607b      	str	r3, [r7, #4]
 800b71c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, Stepper_Left_CSN_Pin|LASER_REAR_RIGHT_SHDN_Pin|LASER_REAR_LEFT_SHDN_Pin, GPIO_PIN_RESET);
 800b71e:	2200      	movs	r2, #0
 800b720:	f44f 71a1 	mov.w	r1, #322	; 0x142
 800b724:	4864      	ldr	r0, [pc, #400]	; (800b8b8 <MX_GPIO_Init+0x210>)
 800b726:	f7fb f89f 	bl	8006868 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LASER_RIGHT_REAR_SHDN_Pin|LASER_RIGHT_FRONT_SHDN_Pin|LASER_LEFT_REAR_SHDN_Pin|LASER_LEFT_FRONT_SHDN_Pin, GPIO_PIN_RESET);
 800b72a:	2200      	movs	r2, #0
 800b72c:	f245 0105 	movw	r1, #20485	; 0x5005
 800b730:	4862      	ldr	r0, [pc, #392]	; (800b8bc <MX_GPIO_Init+0x214>)
 800b732:	f7fb f899 	bl	8006868 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, Stepper_Right_CSN_Pin|LASER_FRONT_RIGHT_SHDN_Pin|LASER_FRONT_LEFT_SHDN_Pin, GPIO_PIN_RESET);
 800b736:	2200      	movs	r2, #0
 800b738:	f44f 51a8 	mov.w	r1, #5376	; 0x1500
 800b73c:	4860      	ldr	r0, [pc, #384]	; (800b8c0 <MX_GPIO_Init+0x218>)
 800b73e:	f7fb f893 	bl	8006868 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : EDGE_RIGHT_REAR_INTERRUPT_Pin EDGE_RIGHT_FRONT_INTERRUPT_Pin EDGE_LEFT_REAR_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = EDGE_RIGHT_REAR_INTERRUPT_Pin|EDGE_RIGHT_FRONT_INTERRUPT_Pin|EDGE_LEFT_REAR_INTERRUPT_Pin;
 800b742:	230d      	movs	r3, #13
 800b744:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800b746:	4b5f      	ldr	r3, [pc, #380]	; (800b8c4 <MX_GPIO_Init+0x21c>)
 800b748:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b74a:	2300      	movs	r3, #0
 800b74c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b74e:	f107 0314 	add.w	r3, r7, #20
 800b752:	4619      	mov	r1, r3
 800b754:	4858      	ldr	r0, [pc, #352]	; (800b8b8 <MX_GPIO_Init+0x210>)
 800b756:	f7fa feed 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pin : Stepper_Left_CSN_Pin */
	GPIO_InitStruct.Pin = Stepper_Left_CSN_Pin;
 800b75a:	2302      	movs	r3, #2
 800b75c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b75e:	2301      	movs	r3, #1
 800b760:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b762:	2300      	movs	r3, #0
 800b764:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b766:	2300      	movs	r3, #0
 800b768:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Stepper_Left_CSN_GPIO_Port, &GPIO_InitStruct);
 800b76a:	f107 0314 	add.w	r3, r7, #20
 800b76e:	4619      	mov	r1, r3
 800b770:	4851      	ldr	r0, [pc, #324]	; (800b8b8 <MX_GPIO_Init+0x210>)
 800b772:	f7fa fedf 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pin : EDGE_LEFT_FRONT_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = EDGE_LEFT_FRONT_INTERRUPT_Pin;
 800b776:	2310      	movs	r3, #16
 800b778:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800b77a:	4b52      	ldr	r3, [pc, #328]	; (800b8c4 <MX_GPIO_Init+0x21c>)
 800b77c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b77e:	2300      	movs	r3, #0
 800b780:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(EDGE_LEFT_FRONT_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 800b782:	f107 0314 	add.w	r3, r7, #20
 800b786:	4619      	mov	r1, r3
 800b788:	484d      	ldr	r0, [pc, #308]	; (800b8c0 <MX_GPIO_Init+0x218>)
 800b78a:	f7fa fed3 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pins : LASER_RIGHT_REAR_INTERRUPT_Pin LASER_REAR_LEFT_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = LASER_RIGHT_REAR_INTERRUPT_Pin|LASER_REAR_LEFT_INTERRUPT_Pin;
 800b78e:	23a0      	movs	r3, #160	; 0xa0
 800b790:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b792:	4b4d      	ldr	r3, [pc, #308]	; (800b8c8 <MX_GPIO_Init+0x220>)
 800b794:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b796:	2301      	movs	r3, #1
 800b798:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b79a:	f107 0314 	add.w	r3, r7, #20
 800b79e:	4619      	mov	r1, r3
 800b7a0:	4845      	ldr	r0, [pc, #276]	; (800b8b8 <MX_GPIO_Init+0x210>)
 800b7a2:	f7fa fec7 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pins : LASER_RIGHT_REAR_SHDN_Pin LASER_RIGHT_FRONT_SHDN_Pin LASER_LEFT_REAR_SHDN_Pin LASER_LEFT_FRONT_SHDN_Pin */
	GPIO_InitStruct.Pin = LASER_RIGHT_REAR_SHDN_Pin|LASER_RIGHT_FRONT_SHDN_Pin|LASER_LEFT_REAR_SHDN_Pin|LASER_LEFT_FRONT_SHDN_Pin;
 800b7a6:	f245 0305 	movw	r3, #20485	; 0x5005
 800b7aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b7b8:	f107 0314 	add.w	r3, r7, #20
 800b7bc:	4619      	mov	r1, r3
 800b7be:	483f      	ldr	r0, [pc, #252]	; (800b8bc <MX_GPIO_Init+0x214>)
 800b7c0:	f7fa feb8 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pins : LASER_RIGHT_FRONT_INTERRUPT_Pin LASER_LEFT_REAR_INTERRUPT_Pin LASER_LEFT_FRONT_INTERRUPT_Pin LASER_REAR_RIGHT_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = LASER_RIGHT_FRONT_INTERRUPT_Pin|LASER_LEFT_REAR_INTERRUPT_Pin|LASER_LEFT_FRONT_INTERRUPT_Pin|LASER_REAR_RIGHT_INTERRUPT_Pin;
 800b7c4:	f24a 4302 	movw	r3, #41986	; 0xa402
 800b7c8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b7ca:	4b3f      	ldr	r3, [pc, #252]	; (800b8c8 <MX_GPIO_Init+0x220>)
 800b7cc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b7d2:	f107 0314 	add.w	r3, r7, #20
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	4838      	ldr	r0, [pc, #224]	; (800b8bc <MX_GPIO_Init+0x214>)
 800b7da:	f7fa feab 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pins : LASER_REAR_RIGHT_SHDN_Pin LASER_REAR_LEFT_SHDN_Pin */
	GPIO_InitStruct.Pin = LASER_REAR_RIGHT_SHDN_Pin|LASER_REAR_LEFT_SHDN_Pin;
 800b7de:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800b7e2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b7f0:	f107 0314 	add.w	r3, r7, #20
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	4830      	ldr	r0, [pc, #192]	; (800b8b8 <MX_GPIO_Init+0x210>)
 800b7f8:	f7fa fe9c 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pin : LASER_FRONT_RIGHT_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = LASER_FRONT_RIGHT_INTERRUPT_Pin;
 800b7fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b800:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800b802:	4b32      	ldr	r3, [pc, #200]	; (800b8cc <MX_GPIO_Init+0x224>)
 800b804:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b806:	2301      	movs	r3, #1
 800b808:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LASER_FRONT_RIGHT_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 800b80a:	f107 0314 	add.w	r3, r7, #20
 800b80e:	4619      	mov	r1, r3
 800b810:	4829      	ldr	r0, [pc, #164]	; (800b8b8 <MX_GPIO_Init+0x210>)
 800b812:	f7fa fe8f 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pin : Stepper_Right_CSN_Pin */
	GPIO_InitStruct.Pin = Stepper_Right_CSN_Pin;
 800b816:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b81a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b81c:	2301      	movs	r3, #1
 800b81e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b820:	2300      	movs	r3, #0
 800b822:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b824:	2300      	movs	r3, #0
 800b826:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Stepper_Right_CSN_GPIO_Port, &GPIO_InitStruct);
 800b828:	f107 0314 	add.w	r3, r7, #20
 800b82c:	4619      	mov	r1, r3
 800b82e:	4824      	ldr	r0, [pc, #144]	; (800b8c0 <MX_GPIO_Init+0x218>)
 800b830:	f7fa fe80 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pins : LASER_FRONT_RIGHT_SHDN_Pin LASER_FRONT_LEFT_SHDN_Pin */
	GPIO_InitStruct.Pin = LASER_FRONT_RIGHT_SHDN_Pin|LASER_FRONT_LEFT_SHDN_Pin;
 800b834:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800b838:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b83a:	2301      	movs	r3, #1
 800b83c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b83e:	2301      	movs	r3, #1
 800b840:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b842:	2300      	movs	r3, #0
 800b844:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b846:	f107 0314 	add.w	r3, r7, #20
 800b84a:	4619      	mov	r1, r3
 800b84c:	481c      	ldr	r0, [pc, #112]	; (800b8c0 <MX_GPIO_Init+0x218>)
 800b84e:	f7fa fe71 	bl	8006534 <HAL_GPIO_Init>

	/*Configure GPIO pin : LASER_FRONT_LEFT_INTERRUPT_Pin */
	GPIO_InitStruct.Pin = LASER_FRONT_LEFT_INTERRUPT_Pin;
 800b852:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b856:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b858:	4b1b      	ldr	r3, [pc, #108]	; (800b8c8 <MX_GPIO_Init+0x220>)
 800b85a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b85c:	2301      	movs	r3, #1
 800b85e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LASER_FRONT_LEFT_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 800b860:	f107 0314 	add.w	r3, r7, #20
 800b864:	4619      	mov	r1, r3
 800b866:	4816      	ldr	r0, [pc, #88]	; (800b8c0 <MX_GPIO_Init+0x218>)
 800b868:	f7fa fe64 	bl	8006534 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800b86c:	2200      	movs	r2, #0
 800b86e:	2105      	movs	r1, #5
 800b870:	2006      	movs	r0, #6
 800b872:	f7fa fe0c 	bl	800648e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800b876:	2006      	movs	r0, #6
 800b878:	f7fa fe25 	bl	80064c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800b87c:	2200      	movs	r2, #0
 800b87e:	2105      	movs	r1, #5
 800b880:	2008      	movs	r0, #8
 800b882:	f7fa fe04 	bl	800648e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800b886:	2008      	movs	r0, #8
 800b888:	f7fa fe1d 	bl	80064c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800b88c:	2200      	movs	r2, #0
 800b88e:	2105      	movs	r1, #5
 800b890:	2009      	movs	r0, #9
 800b892:	f7fa fdfc 	bl	800648e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800b896:	2009      	movs	r0, #9
 800b898:	f7fa fe15 	bl	80064c6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800b89c:	2200      	movs	r2, #0
 800b89e:	2105      	movs	r1, #5
 800b8a0:	200a      	movs	r0, #10
 800b8a2:	f7fa fdf4 	bl	800648e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800b8a6:	200a      	movs	r0, #10
 800b8a8:	f7fa fe0d 	bl	80064c6 <HAL_NVIC_EnableIRQ>

}
 800b8ac:	bf00      	nop
 800b8ae:	3728      	adds	r7, #40	; 0x28
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	40023800 	.word	0x40023800
 800b8b8:	40020800 	.word	0x40020800
 800b8bc:	40020400 	.word	0x40020400
 800b8c0:	40020000 	.word	0x40020000
 800b8c4:	10310000 	.word	0x10310000
 800b8c8:	10210000 	.word	0x10210000
 800b8cc:	10110000 	.word	0x10110000

0800b8d0 <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 800b8d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8d2:	b08d      	sub	sp, #52	; 0x34
 800b8d4:	af0a      	add	r7, sp, #40	; 0x28
 800b8d6:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	for(;;)
	{
		//Bit 0:Edge left front Bit 1:Edge left rear Bit 2:Edge right front Bit 3: Edge right rear

		if(state_edges != 0x0){
 800b8d8:	4bbe      	ldr	r3, [pc, #760]	; (800bbd4 <StartDefaultTask+0x304>)
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f000 8181 	beq.w	800bbe4 <StartDefaultTask+0x314>
			if(state_edges==0x1){
 800b8e2:	4bbc      	ldr	r3, [pc, #752]	; (800bbd4 <StartDefaultTask+0x304>)
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d12a      	bne.n	800b940 <StartDefaultTask+0x70>
				//0001 Edge left front only triggered, reverse left side 100%, forward right side 50%
				xSemaphoreTake(SPIMutexHandle,100);
 800b8ea:	4bbb      	ldr	r3, [pc, #748]	; (800bbd8 <StartDefaultTask+0x308>)
 800b8ec:	6818      	ldr	r0, [r3, #0]
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	2264      	movs	r2, #100	; 0x64
 800b8f2:	2100      	movs	r1, #0
 800b8f4:	f7fe f9f6 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800b8f8:	2302      	movs	r3, #2
 800b8fa:	2220      	movs	r2, #32
 800b8fc:	2102      	movs	r1, #2
 800b8fe:	48b7      	ldr	r0, [pc, #732]	; (800bbdc <StartDefaultTask+0x30c>)
 800b900:	f000 fd7e 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800b904:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800b908:	2227      	movs	r2, #39	; 0x27
 800b90a:	2102      	movs	r1, #2
 800b90c:	48b3      	ldr	r0, [pc, #716]	; (800bbdc <StartDefaultTask+0x30c>)
 800b90e:	f000 fd77 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800b912:	2301      	movs	r3, #1
 800b914:	2220      	movs	r2, #32
 800b916:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b91a:	48b1      	ldr	r0, [pc, #708]	; (800bbe0 <StartDefaultTask+0x310>)
 800b91c:	f000 fd70 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0030000);
 800b920:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800b924:	2227      	movs	r2, #39	; 0x27
 800b926:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b92a:	48ad      	ldr	r0, [pc, #692]	; (800bbe0 <StartDefaultTask+0x310>)
 800b92c:	f000 fd68 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800b930:	4ba9      	ldr	r3, [pc, #676]	; (800bbd8 <StartDefaultTask+0x308>)
 800b932:	6818      	ldr	r0, [r3, #0]
 800b934:	2300      	movs	r3, #0
 800b936:	2200      	movs	r2, #0
 800b938:	2100      	movs	r1, #0
 800b93a:	f7fe f8d9 	bl	8009af0 <xQueueGenericSend>
 800b93e:	e1b4      	b.n	800bcaa <StartDefaultTask+0x3da>
			}
			else if(state_edges==0x2){
 800b940:	4ba4      	ldr	r3, [pc, #656]	; (800bbd4 <StartDefaultTask+0x304>)
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	2b02      	cmp	r3, #2
 800b946:	d12a      	bne.n	800b99e <StartDefaultTask+0xce>
				//0010 Edge left rear only triggered, forward left side 100%, reverse right side 50%
				xSemaphoreTake(SPIMutexHandle,100);
 800b948:	4ba3      	ldr	r3, [pc, #652]	; (800bbd8 <StartDefaultTask+0x308>)
 800b94a:	6818      	ldr	r0, [r3, #0]
 800b94c:	2300      	movs	r3, #0
 800b94e:	2264      	movs	r2, #100	; 0x64
 800b950:	2100      	movs	r1, #0
 800b952:	f7fe f9c7 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800b956:	2301      	movs	r3, #1
 800b958:	2220      	movs	r2, #32
 800b95a:	2102      	movs	r1, #2
 800b95c:	489f      	ldr	r0, [pc, #636]	; (800bbdc <StartDefaultTask+0x30c>)
 800b95e:	f000 fd4f 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800b962:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800b966:	2227      	movs	r2, #39	; 0x27
 800b968:	2102      	movs	r1, #2
 800b96a:	489c      	ldr	r0, [pc, #624]	; (800bbdc <StartDefaultTask+0x30c>)
 800b96c:	f000 fd48 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800b970:	2302      	movs	r3, #2
 800b972:	2220      	movs	r2, #32
 800b974:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b978:	4899      	ldr	r0, [pc, #612]	; (800bbe0 <StartDefaultTask+0x310>)
 800b97a:	f000 fd41 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0030000);
 800b97e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800b982:	2227      	movs	r2, #39	; 0x27
 800b984:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b988:	4895      	ldr	r0, [pc, #596]	; (800bbe0 <StartDefaultTask+0x310>)
 800b98a:	f000 fd39 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800b98e:	4b92      	ldr	r3, [pc, #584]	; (800bbd8 <StartDefaultTask+0x308>)
 800b990:	6818      	ldr	r0, [r3, #0]
 800b992:	2300      	movs	r3, #0
 800b994:	2200      	movs	r2, #0
 800b996:	2100      	movs	r1, #0
 800b998:	f7fe f8aa 	bl	8009af0 <xQueueGenericSend>
 800b99c:	e185      	b.n	800bcaa <StartDefaultTask+0x3da>
			}
			else if(state_edges==0x4){
 800b99e:	4b8d      	ldr	r3, [pc, #564]	; (800bbd4 <StartDefaultTask+0x304>)
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	2b04      	cmp	r3, #4
 800b9a4:	d12a      	bne.n	800b9fc <StartDefaultTask+0x12c>
				//0100 Edge right front only triggered, reverse right side 100%, forward left side 50%
				xSemaphoreTake(SPIMutexHandle,100);
 800b9a6:	4b8c      	ldr	r3, [pc, #560]	; (800bbd8 <StartDefaultTask+0x308>)
 800b9a8:	6818      	ldr	r0, [r3, #0]
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	2264      	movs	r2, #100	; 0x64
 800b9ae:	2100      	movs	r1, #0
 800b9b0:	f7fe f998 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	2220      	movs	r2, #32
 800b9b8:	2102      	movs	r1, #2
 800b9ba:	4888      	ldr	r0, [pc, #544]	; (800bbdc <StartDefaultTask+0x30c>)
 800b9bc:	f000 fd20 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0030000);
 800b9c0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800b9c4:	2227      	movs	r2, #39	; 0x27
 800b9c6:	2102      	movs	r1, #2
 800b9c8:	4884      	ldr	r0, [pc, #528]	; (800bbdc <StartDefaultTask+0x30c>)
 800b9ca:	f000 fd19 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800b9ce:	2302      	movs	r3, #2
 800b9d0:	2220      	movs	r2, #32
 800b9d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b9d6:	4882      	ldr	r0, [pc, #520]	; (800bbe0 <StartDefaultTask+0x310>)
 800b9d8:	f000 fd12 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800b9dc:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800b9e0:	2227      	movs	r2, #39	; 0x27
 800b9e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b9e6:	487e      	ldr	r0, [pc, #504]	; (800bbe0 <StartDefaultTask+0x310>)
 800b9e8:	f000 fd0a 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800b9ec:	4b7a      	ldr	r3, [pc, #488]	; (800bbd8 <StartDefaultTask+0x308>)
 800b9ee:	6818      	ldr	r0, [r3, #0]
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	f7fe f87b 	bl	8009af0 <xQueueGenericSend>
 800b9fa:	e156      	b.n	800bcaa <StartDefaultTask+0x3da>
			}
			else if(state_edges==0x8){
 800b9fc:	4b75      	ldr	r3, [pc, #468]	; (800bbd4 <StartDefaultTask+0x304>)
 800b9fe:	781b      	ldrb	r3, [r3, #0]
 800ba00:	2b08      	cmp	r3, #8
 800ba02:	d12a      	bne.n	800ba5a <StartDefaultTask+0x18a>
				//1000 Edge right rear only triggered, forward right side 100%, reverse left side 50%
				xSemaphoreTake(SPIMutexHandle,100);
 800ba04:	4b74      	ldr	r3, [pc, #464]	; (800bbd8 <StartDefaultTask+0x308>)
 800ba06:	6818      	ldr	r0, [r3, #0]
 800ba08:	2300      	movs	r3, #0
 800ba0a:	2264      	movs	r2, #100	; 0x64
 800ba0c:	2100      	movs	r1, #0
 800ba0e:	f7fe f969 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800ba12:	2302      	movs	r3, #2
 800ba14:	2220      	movs	r2, #32
 800ba16:	2102      	movs	r1, #2
 800ba18:	4870      	ldr	r0, [pc, #448]	; (800bbdc <StartDefaultTask+0x30c>)
 800ba1a:	f000 fcf1 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0030000);
 800ba1e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800ba22:	2227      	movs	r2, #39	; 0x27
 800ba24:	2102      	movs	r1, #2
 800ba26:	486d      	ldr	r0, [pc, #436]	; (800bbdc <StartDefaultTask+0x30c>)
 800ba28:	f000 fcea 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	2220      	movs	r2, #32
 800ba30:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba34:	486a      	ldr	r0, [pc, #424]	; (800bbe0 <StartDefaultTask+0x310>)
 800ba36:	f000 fce3 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800ba3a:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800ba3e:	2227      	movs	r2, #39	; 0x27
 800ba40:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba44:	4866      	ldr	r0, [pc, #408]	; (800bbe0 <StartDefaultTask+0x310>)
 800ba46:	f000 fcdb 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800ba4a:	4b63      	ldr	r3, [pc, #396]	; (800bbd8 <StartDefaultTask+0x308>)
 800ba4c:	6818      	ldr	r0, [r3, #0]
 800ba4e:	2300      	movs	r3, #0
 800ba50:	2200      	movs	r2, #0
 800ba52:	2100      	movs	r1, #0
 800ba54:	f7fe f84c 	bl	8009af0 <xQueueGenericSend>
 800ba58:	e127      	b.n	800bcaa <StartDefaultTask+0x3da>
			}
			else if(state_edges==0x3){
 800ba5a:	4b5e      	ldr	r3, [pc, #376]	; (800bbd4 <StartDefaultTask+0x304>)
 800ba5c:	781b      	ldrb	r3, [r3, #0]
 800ba5e:	2b03      	cmp	r3, #3
 800ba60:	d12a      	bne.n	800bab8 <StartDefaultTask+0x1e8>
				//0011 Both left edges triggered, forward left side 100%, right side reverse 25%
				xSemaphoreTake(SPIMutexHandle,100);
 800ba62:	4b5d      	ldr	r3, [pc, #372]	; (800bbd8 <StartDefaultTask+0x308>)
 800ba64:	6818      	ldr	r0, [r3, #0]
 800ba66:	2300      	movs	r3, #0
 800ba68:	2264      	movs	r2, #100	; 0x64
 800ba6a:	2100      	movs	r1, #0
 800ba6c:	f7fe f93a 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800ba70:	2301      	movs	r3, #1
 800ba72:	2220      	movs	r2, #32
 800ba74:	2102      	movs	r1, #2
 800ba76:	4859      	ldr	r0, [pc, #356]	; (800bbdc <StartDefaultTask+0x30c>)
 800ba78:	f000 fcc2 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800ba7c:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800ba80:	2227      	movs	r2, #39	; 0x27
 800ba82:	2102      	movs	r1, #2
 800ba84:	4855      	ldr	r0, [pc, #340]	; (800bbdc <StartDefaultTask+0x30c>)
 800ba86:	f000 fcbb 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800ba8a:	2302      	movs	r3, #2
 800ba8c:	2220      	movs	r2, #32
 800ba8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba92:	4853      	ldr	r0, [pc, #332]	; (800bbe0 <StartDefaultTask+0x310>)
 800ba94:	f000 fcb4 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0018000);
 800ba98:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
 800ba9c:	2227      	movs	r2, #39	; 0x27
 800ba9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800baa2:	484f      	ldr	r0, [pc, #316]	; (800bbe0 <StartDefaultTask+0x310>)
 800baa4:	f000 fcac 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800baa8:	4b4b      	ldr	r3, [pc, #300]	; (800bbd8 <StartDefaultTask+0x308>)
 800baaa:	6818      	ldr	r0, [r3, #0]
 800baac:	2300      	movs	r3, #0
 800baae:	2200      	movs	r2, #0
 800bab0:	2100      	movs	r1, #0
 800bab2:	f7fe f81d 	bl	8009af0 <xQueueGenericSend>
 800bab6:	e0f8      	b.n	800bcaa <StartDefaultTask+0x3da>
			}
			else if(state_edges==0xC){
 800bab8:	4b46      	ldr	r3, [pc, #280]	; (800bbd4 <StartDefaultTask+0x304>)
 800baba:	781b      	ldrb	r3, [r3, #0]
 800babc:	2b0c      	cmp	r3, #12
 800babe:	d12a      	bne.n	800bb16 <StartDefaultTask+0x246>
				//1100 Both right edges triggered, forward right 100%, left side reverse 25%
				xSemaphoreTake(SPIMutexHandle,100);
 800bac0:	4b45      	ldr	r3, [pc, #276]	; (800bbd8 <StartDefaultTask+0x308>)
 800bac2:	6818      	ldr	r0, [r3, #0]
 800bac4:	2300      	movs	r3, #0
 800bac6:	2264      	movs	r2, #100	; 0x64
 800bac8:	2100      	movs	r1, #0
 800baca:	f7fe f90b 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800bace:	2302      	movs	r3, #2
 800bad0:	2220      	movs	r2, #32
 800bad2:	2102      	movs	r1, #2
 800bad4:	4841      	ldr	r0, [pc, #260]	; (800bbdc <StartDefaultTask+0x30c>)
 800bad6:	f000 fc93 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0018000);
 800bada:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
 800bade:	2227      	movs	r2, #39	; 0x27
 800bae0:	2102      	movs	r1, #2
 800bae2:	483e      	ldr	r0, [pc, #248]	; (800bbdc <StartDefaultTask+0x30c>)
 800bae4:	f000 fc8c 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800bae8:	2301      	movs	r3, #1
 800baea:	2220      	movs	r2, #32
 800baec:	f44f 7180 	mov.w	r1, #256	; 0x100
 800baf0:	483b      	ldr	r0, [pc, #236]	; (800bbe0 <StartDefaultTask+0x310>)
 800baf2:	f000 fc85 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800baf6:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800bafa:	2227      	movs	r2, #39	; 0x27
 800bafc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bb00:	4837      	ldr	r0, [pc, #220]	; (800bbe0 <StartDefaultTask+0x310>)
 800bb02:	f000 fc7d 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800bb06:	4b34      	ldr	r3, [pc, #208]	; (800bbd8 <StartDefaultTask+0x308>)
 800bb08:	6818      	ldr	r0, [r3, #0]
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	2100      	movs	r1, #0
 800bb10:	f7fd ffee 	bl	8009af0 <xQueueGenericSend>
 800bb14:	e0c9      	b.n	800bcaa <StartDefaultTask+0x3da>
			}
			else if(state_edges==0x5){
 800bb16:	4b2f      	ldr	r3, [pc, #188]	; (800bbd4 <StartDefaultTask+0x304>)
 800bb18:	781b      	ldrb	r3, [r3, #0]
 800bb1a:	2b05      	cmp	r3, #5
 800bb1c:	d12a      	bne.n	800bb74 <StartDefaultTask+0x2a4>
				//0101 Both front edges triggered, reverse both 100%
				xSemaphoreTake(SPIMutexHandle,100);
 800bb1e:	4b2e      	ldr	r3, [pc, #184]	; (800bbd8 <StartDefaultTask+0x308>)
 800bb20:	6818      	ldr	r0, [r3, #0]
 800bb22:	2300      	movs	r3, #0
 800bb24:	2264      	movs	r2, #100	; 0x64
 800bb26:	2100      	movs	r1, #0
 800bb28:	f7fe f8dc 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800bb2c:	2302      	movs	r3, #2
 800bb2e:	2220      	movs	r2, #32
 800bb30:	2102      	movs	r1, #2
 800bb32:	482a      	ldr	r0, [pc, #168]	; (800bbdc <StartDefaultTask+0x30c>)
 800bb34:	f000 fc64 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800bb38:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800bb3c:	2227      	movs	r2, #39	; 0x27
 800bb3e:	2102      	movs	r1, #2
 800bb40:	4826      	ldr	r0, [pc, #152]	; (800bbdc <StartDefaultTask+0x30c>)
 800bb42:	f000 fc5d 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELNEG);
 800bb46:	2302      	movs	r3, #2
 800bb48:	2220      	movs	r2, #32
 800bb4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bb4e:	4824      	ldr	r0, [pc, #144]	; (800bbe0 <StartDefaultTask+0x310>)
 800bb50:	f000 fc56 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800bb54:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800bb58:	2227      	movs	r2, #39	; 0x27
 800bb5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bb5e:	4820      	ldr	r0, [pc, #128]	; (800bbe0 <StartDefaultTask+0x310>)
 800bb60:	f000 fc4e 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800bb64:	4b1c      	ldr	r3, [pc, #112]	; (800bbd8 <StartDefaultTask+0x308>)
 800bb66:	6818      	ldr	r0, [r3, #0]
 800bb68:	2300      	movs	r3, #0
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	f7fd ffbf 	bl	8009af0 <xQueueGenericSend>
 800bb72:	e09a      	b.n	800bcaa <StartDefaultTask+0x3da>
			}
			else if(state_edges==0xA){
 800bb74:	4b17      	ldr	r3, [pc, #92]	; (800bbd4 <StartDefaultTask+0x304>)
 800bb76:	781b      	ldrb	r3, [r3, #0]
 800bb78:	2b0a      	cmp	r3, #10
 800bb7a:	f040 8096 	bne.w	800bcaa <StartDefaultTask+0x3da>
				//1010 Both rear edges triggered, forward both 100%
				xSemaphoreTake(SPIMutexHandle,100);
 800bb7e:	4b16      	ldr	r3, [pc, #88]	; (800bbd8 <StartDefaultTask+0x308>)
 800bb80:	6818      	ldr	r0, [r3, #0]
 800bb82:	2300      	movs	r3, #0
 800bb84:	2264      	movs	r2, #100	; 0x64
 800bb86:	2100      	movs	r1, #0
 800bb88:	f7fe f8ac 	bl	8009ce4 <xQueueGenericReceive>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	2220      	movs	r2, #32
 800bb90:	2102      	movs	r1, #2
 800bb92:	4812      	ldr	r0, [pc, #72]	; (800bbdc <StartDefaultTask+0x30c>)
 800bb94:	f000 fc34 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800bb98:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800bb9c:	2227      	movs	r2, #39	; 0x27
 800bb9e:	2102      	movs	r1, #2
 800bba0:	480e      	ldr	r0, [pc, #56]	; (800bbdc <StartDefaultTask+0x30c>)
 800bba2:	f000 fc2d 	bl	800c400 <tmc5160_writeInt>

				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800bba6:	2301      	movs	r3, #1
 800bba8:	2220      	movs	r2, #32
 800bbaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bbae:	480c      	ldr	r0, [pc, #48]	; (800bbe0 <StartDefaultTask+0x310>)
 800bbb0:	f000 fc26 	bl	800c400 <tmc5160_writeInt>
				tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0060000);
 800bbb4:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800bbb8:	2227      	movs	r2, #39	; 0x27
 800bbba:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bbbe:	4808      	ldr	r0, [pc, #32]	; (800bbe0 <StartDefaultTask+0x310>)
 800bbc0:	f000 fc1e 	bl	800c400 <tmc5160_writeInt>
				xSemaphoreGive(SPIMutexHandle);
 800bbc4:	4b04      	ldr	r3, [pc, #16]	; (800bbd8 <StartDefaultTask+0x308>)
 800bbc6:	6818      	ldr	r0, [r3, #0]
 800bbc8:	2300      	movs	r3, #0
 800bbca:	2200      	movs	r2, #0
 800bbcc:	2100      	movs	r1, #0
 800bbce:	f7fd ff8f 	bl	8009af0 <xQueueGenericSend>
 800bbd2:	e06a      	b.n	800bcaa <StartDefaultTask+0x3da>
 800bbd4:	20003e0a 	.word	0x20003e0a
 800bbd8:	20006340 	.word	0x20006340
 800bbdc:	40020800 	.word	0x40020800
 800bbe0:	40020000 	.word	0x40020000
			else{
				//Either the robot has imploded or physics is officially broken...
			}
		}

		else if(state_start_fight){
 800bbe4:	4b53      	ldr	r3, [pc, #332]	; (800bd34 <StartDefaultTask+0x464>)
 800bbe6:	781b      	ldrb	r3, [r3, #0]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d02e      	beq.n	800bc4a <StartDefaultTask+0x37a>
			//drive to center -> 	L +100% R -100%
			xSemaphoreTake(SPIMutexHandle,100);
 800bbec:	4b52      	ldr	r3, [pc, #328]	; (800bd38 <StartDefaultTask+0x468>)
 800bbee:	6818      	ldr	r0, [r3, #0]
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	2264      	movs	r2, #100	; 0x64
 800bbf4:	2100      	movs	r1, #0
 800bbf6:	f7fe f875 	bl	8009ce4 <xQueueGenericReceive>
			tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	2220      	movs	r2, #32
 800bbfe:	2102      	movs	r1, #2
 800bc00:	484e      	ldr	r0, [pc, #312]	; (800bd3c <StartDefaultTask+0x46c>)
 800bc02:	f000 fbfd 	bl	800c400 <tmc5160_writeInt>
			tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0000000);
 800bc06:	2300      	movs	r3, #0
 800bc08:	2227      	movs	r2, #39	; 0x27
 800bc0a:	2102      	movs	r1, #2
 800bc0c:	484b      	ldr	r0, [pc, #300]	; (800bd3c <StartDefaultTask+0x46c>)
 800bc0e:	f000 fbf7 	bl	800c400 <tmc5160_writeInt>
			tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800bc12:	2301      	movs	r3, #1
 800bc14:	2220      	movs	r2, #32
 800bc16:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bc1a:	4849      	ldr	r0, [pc, #292]	; (800bd40 <StartDefaultTask+0x470>)
 800bc1c:	f000 fbf0 	bl	800c400 <tmc5160_writeInt>
			tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0000000);
 800bc20:	2300      	movs	r3, #0
 800bc22:	2227      	movs	r2, #39	; 0x27
 800bc24:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bc28:	4845      	ldr	r0, [pc, #276]	; (800bd40 <StartDefaultTask+0x470>)
 800bc2a:	f000 fbe9 	bl	800c400 <tmc5160_writeInt>
			xSemaphoreGive(SPIMutexHandle);
 800bc2e:	4b42      	ldr	r3, [pc, #264]	; (800bd38 <StartDefaultTask+0x468>)
 800bc30:	6818      	ldr	r0, [r3, #0]
 800bc32:	2300      	movs	r3, #0
 800bc34:	2200      	movs	r2, #0
 800bc36:	2100      	movs	r1, #0
 800bc38:	f7fd ff5a 	bl	8009af0 <xQueueGenericSend>
			//once distance is equivalent to center, switch to tracking mode
			state_start_fight=0;
 800bc3c:	4b3d      	ldr	r3, [pc, #244]	; (800bd34 <StartDefaultTask+0x464>)
 800bc3e:	2200      	movs	r2, #0
 800bc40:	701a      	strb	r2, [r3, #0]
			state_edges=0x0;
 800bc42:	4b40      	ldr	r3, [pc, #256]	; (800bd44 <StartDefaultTask+0x474>)
 800bc44:	2200      	movs	r2, #0
 800bc46:	701a      	strb	r2, [r3, #0]
 800bc48:	e02f      	b.n	800bcaa <StartDefaultTask+0x3da>
		}

		else if(state_tracking){
 800bc4a:	4b3f      	ldr	r3, [pc, #252]	; (800bd48 <StartDefaultTask+0x478>)
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d12b      	bne.n	800bcaa <StartDefaultTask+0x3da>
			//front sensors -> 		L +100%	R +100%
			//rear sensors ->		L -100% R -100%

		}

		else if(state_seeking){
 800bc52:	4b3e      	ldr	r3, [pc, #248]	; (800bd4c <StartDefaultTask+0x47c>)
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d127      	bne.n	800bcaa <StartDefaultTask+0x3da>

		}

		else{
			//should not reach this state, reset all other states except start fight
			xSemaphoreTake(SPIMutexHandle,100);
 800bc5a:	4b37      	ldr	r3, [pc, #220]	; (800bd38 <StartDefaultTask+0x468>)
 800bc5c:	6818      	ldr	r0, [r3, #0]
 800bc5e:	2300      	movs	r3, #0
 800bc60:	2264      	movs	r2, #100	; 0x64
 800bc62:	2100      	movs	r1, #0
 800bc64:	f7fe f83e 	bl	8009ce4 <xQueueGenericReceive>
			tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800bc68:	2301      	movs	r3, #1
 800bc6a:	2220      	movs	r2, #32
 800bc6c:	2102      	movs	r1, #2
 800bc6e:	4833      	ldr	r0, [pc, #204]	; (800bd3c <StartDefaultTask+0x46c>)
 800bc70:	f000 fbc6 	bl	800c400 <tmc5160_writeInt>
			tmc5160_writeInt(Stepper_Left_CSN_GPIO_Port, Stepper_Left_CSN_Pin,TMC5160_VMAX, 0x0000000);
 800bc74:	2300      	movs	r3, #0
 800bc76:	2227      	movs	r2, #39	; 0x27
 800bc78:	2102      	movs	r1, #2
 800bc7a:	4830      	ldr	r0, [pc, #192]	; (800bd3c <StartDefaultTask+0x46c>)
 800bc7c:	f000 fbc0 	bl	800c400 <tmc5160_writeInt>
			tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800bc80:	2301      	movs	r3, #1
 800bc82:	2220      	movs	r2, #32
 800bc84:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bc88:	482d      	ldr	r0, [pc, #180]	; (800bd40 <StartDefaultTask+0x470>)
 800bc8a:	f000 fbb9 	bl	800c400 <tmc5160_writeInt>
			tmc5160_writeInt(Stepper_Right_CSN_GPIO_Port, Stepper_Right_CSN_Pin,TMC5160_VMAX, 0x0000000);
 800bc8e:	2300      	movs	r3, #0
 800bc90:	2227      	movs	r2, #39	; 0x27
 800bc92:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bc96:	482a      	ldr	r0, [pc, #168]	; (800bd40 <StartDefaultTask+0x470>)
 800bc98:	f000 fbb2 	bl	800c400 <tmc5160_writeInt>
			xSemaphoreGive(SPIMutexHandle);
 800bc9c:	4b26      	ldr	r3, [pc, #152]	; (800bd38 <StartDefaultTask+0x468>)
 800bc9e:	6818      	ldr	r0, [r3, #0]
 800bca0:	2300      	movs	r3, #0
 800bca2:	2200      	movs	r2, #0
 800bca4:	2100      	movs	r1, #0
 800bca6:	f7fd ff23 	bl	8009af0 <xQueueGenericSend>

		//transmit the status to the dashboard
		if(DASHBOARD_CONNECTED){
			sprintf(buffer,
					"{'LFL':'%d','LFR':'%d','LRL':'%d','LRR':'%d','LLF':'%d','LLR':'%d','LRF':'%d','LRRI':'%d', 'EDG':'%i', LSM':'%d','RSM':'%d'}\r\n",
					RangingDataFrontLeft.RangeMilliMeter,
 800bcaa:	4b29      	ldr	r3, [pc, #164]	; (800bd50 <StartDefaultTask+0x480>)
 800bcac:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bcb0:	469e      	mov	lr, r3
					RangingDataFrontRight.RangeMilliMeter,
 800bcb2:	4b28      	ldr	r3, [pc, #160]	; (800bd54 <StartDefaultTask+0x484>)
 800bcb4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bcb8:	469c      	mov	ip, r3
					RangingDataRearLeft.RangeMilliMeter,
 800bcba:	4b27      	ldr	r3, [pc, #156]	; (800bd58 <StartDefaultTask+0x488>)
 800bcbc:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bcc0:	461a      	mov	r2, r3
					RangingDataRearRight.RangeMilliMeter,
 800bcc2:	4b26      	ldr	r3, [pc, #152]	; (800bd5c <StartDefaultTask+0x48c>)
 800bcc4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bcc8:	4619      	mov	r1, r3
					RangingDataLeftFront.RangeMilliMeter,
 800bcca:	4b25      	ldr	r3, [pc, #148]	; (800bd60 <StartDefaultTask+0x490>)
 800bccc:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bcd0:	4618      	mov	r0, r3
					RangingDataLeftRear.RangeMilliMeter,
 800bcd2:	4b24      	ldr	r3, [pc, #144]	; (800bd64 <StartDefaultTask+0x494>)
 800bcd4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bcd8:	461c      	mov	r4, r3
					RangingDataRightFront.RangeMilliMeter,
 800bcda:	4b23      	ldr	r3, [pc, #140]	; (800bd68 <StartDefaultTask+0x498>)
 800bcdc:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bce0:	461d      	mov	r5, r3
					RangingDataRightRear.RangeMilliMeter,
 800bce2:	4b22      	ldr	r3, [pc, #136]	; (800bd6c <StartDefaultTask+0x49c>)
 800bce4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
			sprintf(buffer,
 800bce8:	461e      	mov	r6, r3
 800bcea:	4b16      	ldr	r3, [pc, #88]	; (800bd44 <StartDefaultTask+0x474>)
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	603b      	str	r3, [r7, #0]
 800bcf0:	230a      	movs	r3, #10
 800bcf2:	9308      	str	r3, [sp, #32]
 800bcf4:	230a      	movs	r3, #10
 800bcf6:	9307      	str	r3, [sp, #28]
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	9306      	str	r3, [sp, #24]
 800bcfc:	9605      	str	r6, [sp, #20]
 800bcfe:	9504      	str	r5, [sp, #16]
 800bd00:	9403      	str	r4, [sp, #12]
 800bd02:	9002      	str	r0, [sp, #8]
 800bd04:	9101      	str	r1, [sp, #4]
 800bd06:	9200      	str	r2, [sp, #0]
 800bd08:	4663      	mov	r3, ip
 800bd0a:	4672      	mov	r2, lr
 800bd0c:	4918      	ldr	r1, [pc, #96]	; (800bd70 <StartDefaultTask+0x4a0>)
 800bd0e:	4819      	ldr	r0, [pc, #100]	; (800bd74 <StartDefaultTask+0x4a4>)
 800bd10:	f000 fd34 	bl	800c77c <siprintf>
					state_edges,
					10,
					10);

			HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), 500);
 800bd14:	4817      	ldr	r0, [pc, #92]	; (800bd74 <StartDefaultTask+0x4a4>)
 800bd16:	f7f4 fa63 	bl	80001e0 <strlen>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800bd22:	4914      	ldr	r1, [pc, #80]	; (800bd74 <StartDefaultTask+0x4a4>)
 800bd24:	4814      	ldr	r0, [pc, #80]	; (800bd78 <StartDefaultTask+0x4a8>)
 800bd26:	f7fc fde0 	bl	80088ea <HAL_UART_Transmit>
		}

		osDelay(IDLE_LOOP_DELAY);
 800bd2a:	200a      	movs	r0, #10
 800bd2c:	f7fd f922 	bl	8008f74 <osDelay>
		if(state_edges != 0x0){
 800bd30:	e5d2      	b.n	800b8d8 <StartDefaultTask+0x8>
 800bd32:	bf00      	nop
 800bd34:	20000034 	.word	0x20000034
 800bd38:	20006340 	.word	0x20006340
 800bd3c:	40020800 	.word	0x40020800
 800bd40:	40020000 	.word	0x40020000
 800bd44:	20003e0a 	.word	0x20003e0a
 800bd48:	20003e09 	.word	0x20003e09
 800bd4c:	20003e08 	.word	0x20003e08
 800bd50:	20005b14 	.word	0x20005b14
 800bd54:	20005af8 	.word	0x20005af8
 800bd58:	200043c0 	.word	0x200043c0
 800bd5c:	2000570c 	.word	0x2000570c
 800bd60:	200043e0 	.word	0x200043e0
 800bd64:	20004b4c 	.word	0x20004b4c
 800bd68:	20005728 	.word	0x20005728
 800bd6c:	20005b30 	.word	0x20005b30
 800bd70:	0800d1b0 	.word	0x0800d1b0
 800bd74:	20003e0c 	.word	0x20003e0c
 800bd78:	20005f4c 	.word	0x20005f4c

0800bd7c <tskLASFRONTLEFT_fnc>:
	/* USER CODE END 5 */
}

/* tskLASFRONTLEFT_fnc function */
void tskLASFRONTLEFT_fnc(void const * argument)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b082      	sub	sp, #8
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASFRONTLEFT_fnc */
	/* Infinite loop */
	for(;;)
	{
		xSemaphoreTake(I2CMutexHandle,100);
 800bd84:	4b13      	ldr	r3, [pc, #76]	; (800bdd4 <tskLASFRONTLEFT_fnc+0x58>)
 800bd86:	6818      	ldr	r0, [r3, #0]
 800bd88:	2300      	movs	r3, #0
 800bd8a:	2264      	movs	r2, #100	; 0x64
 800bd8c:	2100      	movs	r1, #0
 800bd8e:	f7fd ffa9 	bl	8009ce4 <xQueueGenericReceive>
		VL53L1_GetMeasurementDataReady(LASER_FRONT_LEFT_DEV,&RangingDataFrontLeft.RangeStatus);
 800bd92:	4b11      	ldr	r3, [pc, #68]	; (800bdd8 <tskLASFRONTLEFT_fnc+0x5c>)
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	4911      	ldr	r1, [pc, #68]	; (800bddc <tskLASFRONTLEFT_fnc+0x60>)
 800bd98:	4618      	mov	r0, r3
 800bd9a:	f7f5 fa87 	bl	80012ac <VL53L1_GetMeasurementDataReady>
		if(RangingDataFrontLeft.RangeStatus==1){
 800bd9e:	4b10      	ldr	r3, [pc, #64]	; (800bde0 <tskLASFRONTLEFT_fnc+0x64>)
 800bda0:	7edb      	ldrb	r3, [r3, #27]
 800bda2:	2b01      	cmp	r3, #1
 800bda4:	d10a      	bne.n	800bdbc <tskLASFRONTLEFT_fnc+0x40>
			VL53L1_GetRangingMeasurementData(LASER_FRONT_LEFT_DEV,	&RangingDataFrontLeft);
 800bda6:	4b0c      	ldr	r3, [pc, #48]	; (800bdd8 <tskLASFRONTLEFT_fnc+0x5c>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	490d      	ldr	r1, [pc, #52]	; (800bde0 <tskLASFRONTLEFT_fnc+0x64>)
 800bdac:	4618      	mov	r0, r3
 800bdae:	f7f5 fc57 	bl	8001660 <VL53L1_GetRangingMeasurementData>
			VL53L1_ClearInterruptAndStartMeasurement(LASER_FRONT_LEFT_DEV);
 800bdb2:	4b09      	ldr	r3, [pc, #36]	; (800bdd8 <tskLASFRONTLEFT_fnc+0x5c>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f7f5 fa50 	bl	800125c <VL53L1_ClearInterruptAndStartMeasurement>
		}
		xSemaphoreGive(I2CMutexHandle);
 800bdbc:	4b05      	ldr	r3, [pc, #20]	; (800bdd4 <tskLASFRONTLEFT_fnc+0x58>)
 800bdbe:	6818      	ldr	r0, [r3, #0]
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	2100      	movs	r1, #0
 800bdc6:	f7fd fe93 	bl	8009af0 <xQueueGenericSend>
		osDelay(LASER_DELAY);
 800bdca:	2064      	movs	r0, #100	; 0x64
 800bdcc:	f7fd f8d2 	bl	8008f74 <osDelay>
		xSemaphoreTake(I2CMutexHandle,100);
 800bdd0:	e7d8      	b.n	800bd84 <tskLASFRONTLEFT_fnc+0x8>
 800bdd2:	bf00      	nop
 800bdd4:	20005f8c 	.word	0x20005f8c
 800bdd8:	20000028 	.word	0x20000028
 800bddc:	20005b2f 	.word	0x20005b2f
 800bde0:	20005b14 	.word	0x20005b14

0800bde4 <tskLASREARLEFT_fnc>:
	/* USER CODE END tskLASFRONTLEFT_fnc */
}

/* tskLASREARLEFT_fnc function */
void tskLASREARLEFT_fnc(void const * argument)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b082      	sub	sp, #8
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASREARLEFT_fnc */
	/* Infinite loop */
	for(;;)
	{
		xSemaphoreTake(I2CMutexHandle,100);
 800bdec:	4b13      	ldr	r3, [pc, #76]	; (800be3c <tskLASREARLEFT_fnc+0x58>)
 800bdee:	6818      	ldr	r0, [r3, #0]
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	2264      	movs	r2, #100	; 0x64
 800bdf4:	2100      	movs	r1, #0
 800bdf6:	f7fd ff75 	bl	8009ce4 <xQueueGenericReceive>
		VL53L1_GetMeasurementDataReady(LASER_REAR_LEFT_DEV,&RangingDataRearLeft.RangeStatus);
 800bdfa:	4b11      	ldr	r3, [pc, #68]	; (800be40 <tskLASREARLEFT_fnc+0x5c>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	4911      	ldr	r1, [pc, #68]	; (800be44 <tskLASREARLEFT_fnc+0x60>)
 800be00:	4618      	mov	r0, r3
 800be02:	f7f5 fa53 	bl	80012ac <VL53L1_GetMeasurementDataReady>
		if(RangingDataRearLeft.RangeStatus==1){
 800be06:	4b10      	ldr	r3, [pc, #64]	; (800be48 <tskLASREARLEFT_fnc+0x64>)
 800be08:	7edb      	ldrb	r3, [r3, #27]
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d10a      	bne.n	800be24 <tskLASREARLEFT_fnc+0x40>
			VL53L1_GetRangingMeasurementData(LASER_REAR_LEFT_DEV,	&RangingDataRearLeft);
 800be0e:	4b0c      	ldr	r3, [pc, #48]	; (800be40 <tskLASREARLEFT_fnc+0x5c>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	490d      	ldr	r1, [pc, #52]	; (800be48 <tskLASREARLEFT_fnc+0x64>)
 800be14:	4618      	mov	r0, r3
 800be16:	f7f5 fc23 	bl	8001660 <VL53L1_GetRangingMeasurementData>
			VL53L1_ClearInterruptAndStartMeasurement(LASER_REAR_LEFT_DEV);
 800be1a:	4b09      	ldr	r3, [pc, #36]	; (800be40 <tskLASREARLEFT_fnc+0x5c>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	4618      	mov	r0, r3
 800be20:	f7f5 fa1c 	bl	800125c <VL53L1_ClearInterruptAndStartMeasurement>
		}
		xSemaphoreGive(I2CMutexHandle);
 800be24:	4b05      	ldr	r3, [pc, #20]	; (800be3c <tskLASREARLEFT_fnc+0x58>)
 800be26:	6818      	ldr	r0, [r3, #0]
 800be28:	2300      	movs	r3, #0
 800be2a:	2200      	movs	r2, #0
 800be2c:	2100      	movs	r1, #0
 800be2e:	f7fd fe5f 	bl	8009af0 <xQueueGenericSend>
		osDelay(LASER_DELAY);
 800be32:	2064      	movs	r0, #100	; 0x64
 800be34:	f7fd f89e 	bl	8008f74 <osDelay>
		xSemaphoreTake(I2CMutexHandle,100);
 800be38:	e7d8      	b.n	800bdec <tskLASREARLEFT_fnc+0x8>
 800be3a:	bf00      	nop
 800be3c:	20005f8c 	.word	0x20005f8c
 800be40:	20000030 	.word	0x20000030
 800be44:	200043db 	.word	0x200043db
 800be48:	200043c0 	.word	0x200043c0

0800be4c <tskLASFRONTRIGHT_fnc>:
	/* USER CODE END tskLASREARLEFT_fnc */
}

/* tskLASFRONTRIGHT_fnc function */
void tskLASFRONTRIGHT_fnc(void const * argument)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASFRONTRIGHT_fnc */
	/* Infinite loop */
	for(;;)
	{
		xSemaphoreTake(I2CMutexHandle,100);
 800be54:	4b13      	ldr	r3, [pc, #76]	; (800bea4 <tskLASFRONTRIGHT_fnc+0x58>)
 800be56:	6818      	ldr	r0, [r3, #0]
 800be58:	2300      	movs	r3, #0
 800be5a:	2264      	movs	r2, #100	; 0x64
 800be5c:	2100      	movs	r1, #0
 800be5e:	f7fd ff41 	bl	8009ce4 <xQueueGenericReceive>
		VL53L1_GetMeasurementDataReady(LASER_FRONT_RIGHT_DEV,&RangingDataFrontRight.RangeStatus);
 800be62:	4b11      	ldr	r3, [pc, #68]	; (800bea8 <tskLASFRONTRIGHT_fnc+0x5c>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	4911      	ldr	r1, [pc, #68]	; (800beac <tskLASFRONTRIGHT_fnc+0x60>)
 800be68:	4618      	mov	r0, r3
 800be6a:	f7f5 fa1f 	bl	80012ac <VL53L1_GetMeasurementDataReady>
		if(RangingDataFrontRight.RangeStatus==1){
 800be6e:	4b10      	ldr	r3, [pc, #64]	; (800beb0 <tskLASFRONTRIGHT_fnc+0x64>)
 800be70:	7edb      	ldrb	r3, [r3, #27]
 800be72:	2b01      	cmp	r3, #1
 800be74:	d10a      	bne.n	800be8c <tskLASFRONTRIGHT_fnc+0x40>
			VL53L1_GetRangingMeasurementData(LASER_FRONT_RIGHT_DEV,&RangingDataFrontRight);
 800be76:	4b0c      	ldr	r3, [pc, #48]	; (800bea8 <tskLASFRONTRIGHT_fnc+0x5c>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	490d      	ldr	r1, [pc, #52]	; (800beb0 <tskLASFRONTRIGHT_fnc+0x64>)
 800be7c:	4618      	mov	r0, r3
 800be7e:	f7f5 fbef 	bl	8001660 <VL53L1_GetRangingMeasurementData>
			VL53L1_ClearInterruptAndStartMeasurement(LASER_FRONT_RIGHT_DEV);
 800be82:	4b09      	ldr	r3, [pc, #36]	; (800bea8 <tskLASFRONTRIGHT_fnc+0x5c>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	4618      	mov	r0, r3
 800be88:	f7f5 f9e8 	bl	800125c <VL53L1_ClearInterruptAndStartMeasurement>
		}
		xSemaphoreGive(I2CMutexHandle);
 800be8c:	4b05      	ldr	r3, [pc, #20]	; (800bea4 <tskLASFRONTRIGHT_fnc+0x58>)
 800be8e:	6818      	ldr	r0, [r3, #0]
 800be90:	2300      	movs	r3, #0
 800be92:	2200      	movs	r2, #0
 800be94:	2100      	movs	r1, #0
 800be96:	f7fd fe2b 	bl	8009af0 <xQueueGenericSend>
		osDelay(LASER_DELAY);
 800be9a:	2064      	movs	r0, #100	; 0x64
 800be9c:	f7fd f86a 	bl	8008f74 <osDelay>
		xSemaphoreTake(I2CMutexHandle,100);
 800bea0:	e7d8      	b.n	800be54 <tskLASFRONTRIGHT_fnc+0x8>
 800bea2:	bf00      	nop
 800bea4:	20005f8c 	.word	0x20005f8c
 800bea8:	2000002c 	.word	0x2000002c
 800beac:	20005b13 	.word	0x20005b13
 800beb0:	20005af8 	.word	0x20005af8

0800beb4 <tskLASREARRIGHT_fnc>:
	/* USER CODE END tskLASFRONTRIGHT_fnc */
}

/* tskLASREARRIGHT_fnc function */
void tskLASREARRIGHT_fnc(void const * argument)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASREARRIGHT_fnc */
	/* Infinite loop */
	for(;;)
	{

		osDelay(LASER_DELAY);
 800bebc:	2064      	movs	r0, #100	; 0x64
 800bebe:	f7fd f859 	bl	8008f74 <osDelay>
 800bec2:	e7fb      	b.n	800bebc <tskLASREARRIGHT_fnc+0x8>

0800bec4 <tskLASLEFTFRONT_fnc>:
	/* USER CODE END tskLASREARRIGHT_fnc */
}

/* tskLASLEFTFRONT_fnc function */
void tskLASLEFTFRONT_fnc(void const * argument)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b082      	sub	sp, #8
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASLEFTFRONT_fnc */
	/* Infinite loop */
	for(;;)
	{
		osDelay(LASER_DELAY);
 800becc:	2064      	movs	r0, #100	; 0x64
 800bece:	f7fd f851 	bl	8008f74 <osDelay>
 800bed2:	e7fb      	b.n	800becc <tskLASLEFTFRONT_fnc+0x8>

0800bed4 <tskLASLEFTREAR_fnc>:
	/* USER CODE END tskLASLEFTFRONT_fnc */
}

/* tskLASLEFTREAR_fnc function */
void tskLASLEFTREAR_fnc(void const * argument)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b082      	sub	sp, #8
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASLEFTREAR_fnc */
	/* Infinite loop */
	for(;;)
	{
		osDelay(LASER_DELAY);
 800bedc:	2064      	movs	r0, #100	; 0x64
 800bede:	f7fd f849 	bl	8008f74 <osDelay>
 800bee2:	e7fb      	b.n	800bedc <tskLASLEFTREAR_fnc+0x8>

0800bee4 <tskLASRIGHTFRONT_fnc>:
	/* USER CODE END tskLASLEFTREAR_fnc */
}

/* tskLASRIGHTFRONT_fnc function */
void tskLASRIGHTFRONT_fnc(void const * argument)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b082      	sub	sp, #8
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASRIGHTFRONT_fnc */
	/* Infinite loop */
	for(;;)
	{
		osDelay(LASER_DELAY);
 800beec:	2064      	movs	r0, #100	; 0x64
 800beee:	f7fd f841 	bl	8008f74 <osDelay>
 800bef2:	e7fb      	b.n	800beec <tskLASRIGHTFRONT_fnc+0x8>

0800bef4 <tskLASRIGHTREAR_fnc>:
	/* USER CODE END tskLASRIGHTFRONT_fnc */
}

/* tskLASRIGHTREAR_fnc function */
void tskLASRIGHTREAR_fnc(void const * argument)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b082      	sub	sp, #8
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN tskLASRIGHTREAR_fnc */
	/* Infinite loop */
	for(;;)
	{
		osDelay(LASER_DELAY);
 800befc:	2064      	movs	r0, #100	; 0x64
 800befe:	f7fd f839 	bl	8008f74 <osDelay>
 800bf02:	e7fb      	b.n	800befc <tskLASRIGHTREAR_fnc+0x8>

0800bf04 <tskEDGE_fnc>:
	/* USER CODE END tskLASRIGHTREAR_fnc */
}

/* tskEDGE_fnc function */
void tskEDGE_fnc(void const * argument)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	for(;;)
	{
//		state_edges = 0x0;

		if(HAL_GPIO_ReadPin(EDGE_LEFT_FRONT_INTERRUPT_GPIO_Port, EDGE_LEFT_FRONT_INTERRUPT_Pin)==1){
 800bf0c:	2110      	movs	r1, #16
 800bf0e:	483b      	ldr	r0, [pc, #236]	; (800bffc <tskEDGE_fnc+0xf8>)
 800bf10:	f7fa fc92 	bl	8006838 <HAL_GPIO_ReadPin>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b01      	cmp	r3, #1
 800bf18:	d107      	bne.n	800bf2a <tskEDGE_fnc+0x26>
			state_edges |= 0x1;
 800bf1a:	4b39      	ldr	r3, [pc, #228]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	f043 0301 	orr.w	r3, r3, #1
 800bf22:	b2da      	uxtb	r2, r3
 800bf24:	4b36      	ldr	r3, [pc, #216]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf26:	701a      	strb	r2, [r3, #0]
 800bf28:	e00d      	b.n	800bf46 <tskEDGE_fnc+0x42>
		}
		else if(HAL_GPIO_ReadPin(EDGE_LEFT_FRONT_INTERRUPT_GPIO_Port, EDGE_LEFT_FRONT_INTERRUPT_Pin)==0){
 800bf2a:	2110      	movs	r1, #16
 800bf2c:	4833      	ldr	r0, [pc, #204]	; (800bffc <tskEDGE_fnc+0xf8>)
 800bf2e:	f7fa fc83 	bl	8006838 <HAL_GPIO_ReadPin>
 800bf32:	4603      	mov	r3, r0
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d106      	bne.n	800bf46 <tskEDGE_fnc+0x42>
			state_edges &= ~0x1;
 800bf38:	4b31      	ldr	r3, [pc, #196]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf3a:	781b      	ldrb	r3, [r3, #0]
 800bf3c:	f023 0301 	bic.w	r3, r3, #1
 800bf40:	b2da      	uxtb	r2, r3
 800bf42:	4b2f      	ldr	r3, [pc, #188]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf44:	701a      	strb	r2, [r3, #0]
		}

		if(HAL_GPIO_ReadPin(EDGE_LEFT_REAR_INTERRUPT_GPIO_Port, EDGE_LEFT_REAR_INTERRUPT_Pin)==1){
 800bf46:	2108      	movs	r1, #8
 800bf48:	482e      	ldr	r0, [pc, #184]	; (800c004 <tskEDGE_fnc+0x100>)
 800bf4a:	f7fa fc75 	bl	8006838 <HAL_GPIO_ReadPin>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d107      	bne.n	800bf64 <tskEDGE_fnc+0x60>
			state_edges |= 0x2;
 800bf54:	4b2a      	ldr	r3, [pc, #168]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	f043 0302 	orr.w	r3, r3, #2
 800bf5c:	b2da      	uxtb	r2, r3
 800bf5e:	4b28      	ldr	r3, [pc, #160]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf60:	701a      	strb	r2, [r3, #0]
 800bf62:	e00d      	b.n	800bf80 <tskEDGE_fnc+0x7c>
		}
		else if(HAL_GPIO_ReadPin(EDGE_LEFT_REAR_INTERRUPT_GPIO_Port, EDGE_LEFT_REAR_INTERRUPT_Pin)==0){
 800bf64:	2108      	movs	r1, #8
 800bf66:	4827      	ldr	r0, [pc, #156]	; (800c004 <tskEDGE_fnc+0x100>)
 800bf68:	f7fa fc66 	bl	8006838 <HAL_GPIO_ReadPin>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d106      	bne.n	800bf80 <tskEDGE_fnc+0x7c>
			state_edges &= ~0x2;
 800bf72:	4b23      	ldr	r3, [pc, #140]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	f023 0302 	bic.w	r3, r3, #2
 800bf7a:	b2da      	uxtb	r2, r3
 800bf7c:	4b20      	ldr	r3, [pc, #128]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf7e:	701a      	strb	r2, [r3, #0]
		}

		if(HAL_GPIO_ReadPin(EDGE_RIGHT_FRONT_INTERRUPT_GPIO_Port, EDGE_RIGHT_FRONT_INTERRUPT_Pin)==1){
 800bf80:	2104      	movs	r1, #4
 800bf82:	4820      	ldr	r0, [pc, #128]	; (800c004 <tskEDGE_fnc+0x100>)
 800bf84:	f7fa fc58 	bl	8006838 <HAL_GPIO_ReadPin>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	2b01      	cmp	r3, #1
 800bf8c:	d107      	bne.n	800bf9e <tskEDGE_fnc+0x9a>
			state_edges |= 0x4;
 800bf8e:	4b1c      	ldr	r3, [pc, #112]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	f043 0304 	orr.w	r3, r3, #4
 800bf96:	b2da      	uxtb	r2, r3
 800bf98:	4b19      	ldr	r3, [pc, #100]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bf9a:	701a      	strb	r2, [r3, #0]
 800bf9c:	e00d      	b.n	800bfba <tskEDGE_fnc+0xb6>
		}
		else if(HAL_GPIO_ReadPin(EDGE_RIGHT_FRONT_INTERRUPT_GPIO_Port, EDGE_RIGHT_FRONT_INTERRUPT_Pin)==0){
 800bf9e:	2104      	movs	r1, #4
 800bfa0:	4818      	ldr	r0, [pc, #96]	; (800c004 <tskEDGE_fnc+0x100>)
 800bfa2:	f7fa fc49 	bl	8006838 <HAL_GPIO_ReadPin>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d106      	bne.n	800bfba <tskEDGE_fnc+0xb6>
			state_edges &= ~0x4;
 800bfac:	4b14      	ldr	r3, [pc, #80]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	f023 0304 	bic.w	r3, r3, #4
 800bfb4:	b2da      	uxtb	r2, r3
 800bfb6:	4b12      	ldr	r3, [pc, #72]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bfb8:	701a      	strb	r2, [r3, #0]
		}

		if(HAL_GPIO_ReadPin(EDGE_RIGHT_REAR_INTERRUPT_GPIO_Port, EDGE_RIGHT_REAR_INTERRUPT_Pin)==1){
 800bfba:	2101      	movs	r1, #1
 800bfbc:	4811      	ldr	r0, [pc, #68]	; (800c004 <tskEDGE_fnc+0x100>)
 800bfbe:	f7fa fc3b 	bl	8006838 <HAL_GPIO_ReadPin>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	d107      	bne.n	800bfd8 <tskEDGE_fnc+0xd4>
			state_edges |= 0x8;
 800bfc8:	4b0d      	ldr	r3, [pc, #52]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bfca:	781b      	ldrb	r3, [r3, #0]
 800bfcc:	f043 0308 	orr.w	r3, r3, #8
 800bfd0:	b2da      	uxtb	r2, r3
 800bfd2:	4b0b      	ldr	r3, [pc, #44]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bfd4:	701a      	strb	r2, [r3, #0]
 800bfd6:	e00d      	b.n	800bff4 <tskEDGE_fnc+0xf0>
		}
		else if(HAL_GPIO_ReadPin(EDGE_RIGHT_REAR_INTERRUPT_GPIO_Port, EDGE_RIGHT_REAR_INTERRUPT_Pin)==0){
 800bfd8:	2101      	movs	r1, #1
 800bfda:	480a      	ldr	r0, [pc, #40]	; (800c004 <tskEDGE_fnc+0x100>)
 800bfdc:	f7fa fc2c 	bl	8006838 <HAL_GPIO_ReadPin>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d106      	bne.n	800bff4 <tskEDGE_fnc+0xf0>
			state_edges &= ~0x8;
 800bfe6:	4b06      	ldr	r3, [pc, #24]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bfe8:	781b      	ldrb	r3, [r3, #0]
 800bfea:	f023 0308 	bic.w	r3, r3, #8
 800bfee:	b2da      	uxtb	r2, r3
 800bff0:	4b03      	ldr	r3, [pc, #12]	; (800c000 <tskEDGE_fnc+0xfc>)
 800bff2:	701a      	strb	r2, [r3, #0]
		}

		vTaskSuspend(NULL);
 800bff4:	2000      	movs	r0, #0
 800bff6:	f7fe f9f5 	bl	800a3e4 <vTaskSuspend>
		if(HAL_GPIO_ReadPin(EDGE_LEFT_FRONT_INTERRUPT_GPIO_Port, EDGE_LEFT_FRONT_INTERRUPT_Pin)==1){
 800bffa:	e787      	b.n	800bf0c <tskEDGE_fnc+0x8>
 800bffc:	40020000 	.word	0x40020000
 800c000:	20003e0a 	.word	0x20003e0a
 800c004:	40020800 	.word	0x40020800

0800c008 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b082      	sub	sp, #8
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	4a04      	ldr	r2, [pc, #16]	; (800c028 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d101      	bne.n	800c01e <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800c01a:	f7fa f921 	bl	8006260 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800c01e:	bf00      	nop
 800c020:	3708      	adds	r7, #8
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
 800c026:	bf00      	nop
 800c028:	40000800 	.word	0x40000800

0800c02c <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b083      	sub	sp, #12
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 800c036:	e7fe      	b.n	800c036 <_Error_Handler+0xa>

0800c038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c03e:	2300      	movs	r3, #0
 800c040:	607b      	str	r3, [r7, #4]
 800c042:	4a25      	ldr	r2, [pc, #148]	; (800c0d8 <HAL_MspInit+0xa0>)
 800c044:	4b24      	ldr	r3, [pc, #144]	; (800c0d8 <HAL_MspInit+0xa0>)
 800c046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c048:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c04c:	6453      	str	r3, [r2, #68]	; 0x44
 800c04e:	4b22      	ldr	r3, [pc, #136]	; (800c0d8 <HAL_MspInit+0xa0>)
 800c050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c056:	607b      	str	r3, [r7, #4]
 800c058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c05a:	2300      	movs	r3, #0
 800c05c:	603b      	str	r3, [r7, #0]
 800c05e:	4a1e      	ldr	r2, [pc, #120]	; (800c0d8 <HAL_MspInit+0xa0>)
 800c060:	4b1d      	ldr	r3, [pc, #116]	; (800c0d8 <HAL_MspInit+0xa0>)
 800c062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c068:	6413      	str	r3, [r2, #64]	; 0x40
 800c06a:	4b1b      	ldr	r3, [pc, #108]	; (800c0d8 <HAL_MspInit+0xa0>)
 800c06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c06e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c072:	603b      	str	r3, [r7, #0]
 800c074:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800c076:	2003      	movs	r0, #3
 800c078:	f7fa f9fe 	bl	8006478 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800c07c:	2200      	movs	r2, #0
 800c07e:	2100      	movs	r1, #0
 800c080:	f06f 000b 	mvn.w	r0, #11
 800c084:	f7fa fa03 	bl	800648e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800c088:	2200      	movs	r2, #0
 800c08a:	2100      	movs	r1, #0
 800c08c:	f06f 000a 	mvn.w	r0, #10
 800c090:	f7fa f9fd 	bl	800648e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800c094:	2200      	movs	r2, #0
 800c096:	2100      	movs	r1, #0
 800c098:	f06f 0009 	mvn.w	r0, #9
 800c09c:	f7fa f9f7 	bl	800648e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	2100      	movs	r1, #0
 800c0a4:	f06f 0004 	mvn.w	r0, #4
 800c0a8:	f7fa f9f1 	bl	800648e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	2100      	movs	r1, #0
 800c0b0:	f06f 0003 	mvn.w	r0, #3
 800c0b4:	f7fa f9eb 	bl	800648e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	210f      	movs	r1, #15
 800c0bc:	f06f 0001 	mvn.w	r0, #1
 800c0c0:	f7fa f9e5 	bl	800648e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	210f      	movs	r1, #15
 800c0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c0cc:	f7fa f9df 	bl	800648e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c0d0:	bf00      	nop
 800c0d2:	3708      	adds	r7, #8
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	40023800 	.word	0x40023800

0800c0dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b088      	sub	sp, #32
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a12      	ldr	r2, [pc, #72]	; (800c134 <HAL_I2C_MspInit+0x58>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d11d      	bne.n	800c12a <HAL_I2C_MspInit+0x4e>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800c0ee:	23c0      	movs	r3, #192	; 0xc0
 800c0f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c0f2:	2312      	movs	r3, #18
 800c0f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c0fa:	2303      	movs	r3, #3
 800c0fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c0fe:	2304      	movs	r3, #4
 800c100:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c102:	f107 030c 	add.w	r3, r7, #12
 800c106:	4619      	mov	r1, r3
 800c108:	480b      	ldr	r0, [pc, #44]	; (800c138 <HAL_I2C_MspInit+0x5c>)
 800c10a:	f7fa fa13 	bl	8006534 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c10e:	2300      	movs	r3, #0
 800c110:	60bb      	str	r3, [r7, #8]
 800c112:	4a0a      	ldr	r2, [pc, #40]	; (800c13c <HAL_I2C_MspInit+0x60>)
 800c114:	4b09      	ldr	r3, [pc, #36]	; (800c13c <HAL_I2C_MspInit+0x60>)
 800c116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c118:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c11c:	6413      	str	r3, [r2, #64]	; 0x40
 800c11e:	4b07      	ldr	r3, [pc, #28]	; (800c13c <HAL_I2C_MspInit+0x60>)
 800c120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c122:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c126:	60bb      	str	r3, [r7, #8]
 800c128:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800c12a:	bf00      	nop
 800c12c:	3720      	adds	r7, #32
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}
 800c132:	bf00      	nop
 800c134:	40005400 	.word	0x40005400
 800c138:	40020400 	.word	0x40020400
 800c13c:	40023800 	.word	0x40023800

0800c140 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b088      	sub	sp, #32
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a1a      	ldr	r2, [pc, #104]	; (800c1b8 <HAL_SPI_MspInit+0x78>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d12d      	bne.n	800c1ae <HAL_SPI_MspInit+0x6e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800c152:	2300      	movs	r3, #0
 800c154:	60bb      	str	r3, [r7, #8]
 800c156:	4a19      	ldr	r2, [pc, #100]	; (800c1bc <HAL_SPI_MspInit+0x7c>)
 800c158:	4b18      	ldr	r3, [pc, #96]	; (800c1bc <HAL_SPI_MspInit+0x7c>)
 800c15a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c15c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c160:	6453      	str	r3, [r2, #68]	; 0x44
 800c162:	4b16      	ldr	r3, [pc, #88]	; (800c1bc <HAL_SPI_MspInit+0x7c>)
 800c164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c166:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c16a:	60bb      	str	r3, [r7, #8]
 800c16c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800c16e:	2320      	movs	r3, #32
 800c170:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c172:	2302      	movs	r3, #2
 800c174:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c176:	2300      	movs	r3, #0
 800c178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c17a:	2303      	movs	r3, #3
 800c17c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800c17e:	2305      	movs	r3, #5
 800c180:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c182:	f107 030c 	add.w	r3, r7, #12
 800c186:	4619      	mov	r1, r3
 800c188:	480d      	ldr	r0, [pc, #52]	; (800c1c0 <HAL_SPI_MspInit+0x80>)
 800c18a:	f7fa f9d3 	bl	8006534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800c18e:	2330      	movs	r3, #48	; 0x30
 800c190:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c192:	2302      	movs	r3, #2
 800c194:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c196:	2300      	movs	r3, #0
 800c198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c19a:	2303      	movs	r3, #3
 800c19c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800c19e:	2305      	movs	r3, #5
 800c1a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c1a2:	f107 030c 	add.w	r3, r7, #12
 800c1a6:	4619      	mov	r1, r3
 800c1a8:	4806      	ldr	r0, [pc, #24]	; (800c1c4 <HAL_SPI_MspInit+0x84>)
 800c1aa:	f7fa f9c3 	bl	8006534 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800c1ae:	bf00      	nop
 800c1b0:	3720      	adds	r7, #32
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	40013000 	.word	0x40013000
 800c1bc:	40023800 	.word	0x40023800
 800c1c0:	40020000 	.word	0x40020000
 800c1c4:	40020400 	.word	0x40020400

0800c1c8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b088      	sub	sp, #32
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	4a12      	ldr	r2, [pc, #72]	; (800c220 <HAL_UART_MspInit+0x58>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d11d      	bne.n	800c216 <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800c1da:	2300      	movs	r3, #0
 800c1dc:	60bb      	str	r3, [r7, #8]
 800c1de:	4a11      	ldr	r2, [pc, #68]	; (800c224 <HAL_UART_MspInit+0x5c>)
 800c1e0:	4b10      	ldr	r3, [pc, #64]	; (800c224 <HAL_UART_MspInit+0x5c>)
 800c1e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c1e8:	6413      	str	r3, [r2, #64]	; 0x40
 800c1ea:	4b0e      	ldr	r3, [pc, #56]	; (800c224 <HAL_UART_MspInit+0x5c>)
 800c1ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1f2:	60bb      	str	r3, [r7, #8]
 800c1f4:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800c1f6:	230c      	movs	r3, #12
 800c1f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c1fa:	2302      	movs	r3, #2
 800c1fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1fe:	2300      	movs	r3, #0
 800c200:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c202:	2300      	movs	r3, #0
 800c204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800c206:	2307      	movs	r3, #7
 800c208:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c20a:	f107 030c 	add.w	r3, r7, #12
 800c20e:	4619      	mov	r1, r3
 800c210:	4805      	ldr	r0, [pc, #20]	; (800c228 <HAL_UART_MspInit+0x60>)
 800c212:	f7fa f98f 	bl	8006534 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800c216:	bf00      	nop
 800c218:	3720      	adds	r7, #32
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
 800c21e:	bf00      	nop
 800c220:	40004400 	.word	0x40004400
 800c224:	40023800 	.word	0x40023800
 800c228:	40020000 	.word	0x40020000

0800c22c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b08c      	sub	sp, #48	; 0x30
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800c234:	2300      	movs	r3, #0
 800c236:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800c238:	2300      	movs	r3, #0
 800c23a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 800c23c:	2200      	movs	r2, #0
 800c23e:	6879      	ldr	r1, [r7, #4]
 800c240:	201e      	movs	r0, #30
 800c242:	f7fa f924 	bl	800648e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 800c246:	201e      	movs	r0, #30
 800c248:	f7fa f93d 	bl	80064c6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800c24c:	2300      	movs	r3, #0
 800c24e:	60fb      	str	r3, [r7, #12]
 800c250:	4a1f      	ldr	r2, [pc, #124]	; (800c2d0 <HAL_InitTick+0xa4>)
 800c252:	4b1f      	ldr	r3, [pc, #124]	; (800c2d0 <HAL_InitTick+0xa4>)
 800c254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c256:	f043 0304 	orr.w	r3, r3, #4
 800c25a:	6413      	str	r3, [r2, #64]	; 0x40
 800c25c:	4b1c      	ldr	r3, [pc, #112]	; (800c2d0 <HAL_InitTick+0xa4>)
 800c25e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c260:	f003 0304 	and.w	r3, r3, #4
 800c264:	60fb      	str	r3, [r7, #12]
 800c266:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800c268:	f107 0210 	add.w	r2, r7, #16
 800c26c:	f107 0314 	add.w	r3, r7, #20
 800c270:	4611      	mov	r1, r2
 800c272:	4618      	mov	r0, r3
 800c274:	f7fb fe7c 	bl	8007f70 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800c278:	f7fb fe52 	bl	8007f20 <HAL_RCC_GetPCLK1Freq>
 800c27c:	4603      	mov	r3, r0
 800c27e:	005b      	lsls	r3, r3, #1
 800c280:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800c282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c284:	4a13      	ldr	r2, [pc, #76]	; (800c2d4 <HAL_InitTick+0xa8>)
 800c286:	fba2 2303 	umull	r2, r3, r2, r3
 800c28a:	0c9b      	lsrs	r3, r3, #18
 800c28c:	3b01      	subs	r3, #1
 800c28e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800c290:	4b11      	ldr	r3, [pc, #68]	; (800c2d8 <HAL_InitTick+0xac>)
 800c292:	4a12      	ldr	r2, [pc, #72]	; (800c2dc <HAL_InitTick+0xb0>)
 800c294:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 800c296:	4b10      	ldr	r3, [pc, #64]	; (800c2d8 <HAL_InitTick+0xac>)
 800c298:	f240 32e7 	movw	r2, #999	; 0x3e7
 800c29c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800c29e:	4a0e      	ldr	r2, [pc, #56]	; (800c2d8 <HAL_InitTick+0xac>)
 800c2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2a2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800c2a4:	4b0c      	ldr	r3, [pc, #48]	; (800c2d8 <HAL_InitTick+0xac>)
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c2aa:	4b0b      	ldr	r3, [pc, #44]	; (800c2d8 <HAL_InitTick+0xac>)
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800c2b0:	4809      	ldr	r0, [pc, #36]	; (800c2d8 <HAL_InitTick+0xac>)
 800c2b2:	f7fc f8b4 	bl	800841e <HAL_TIM_Base_Init>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d104      	bne.n	800c2c6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 800c2bc:	4806      	ldr	r0, [pc, #24]	; (800c2d8 <HAL_InitTick+0xac>)
 800c2be:	f7fc f8e3 	bl	8008488 <HAL_TIM_Base_Start_IT>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	e000      	b.n	800c2c8 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800c2c6:	2301      	movs	r3, #1
}
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	3730      	adds	r7, #48	; 0x30
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bd80      	pop	{r7, pc}
 800c2d0:	40023800 	.word	0x40023800
 800c2d4:	431bde83 	.word	0x431bde83
 800c2d8:	2000635c 	.word	0x2000635c
 800c2dc:	40000800 	.word	0x40000800

0800c2e0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800c2e4:	f7fc fe66 	bl	8008fb4 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800c2e8:	bf00      	nop
 800c2ea:	bd80      	pop	{r7, pc}

0800c2ec <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b082      	sub	sp, #8
 800c2f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  BaseType_t checkIfYieldRequired;
  checkIfYieldRequired = xTaskResumeFromISR( tskEDGEHandle );
 800c2f2:	4b0c      	ldr	r3, [pc, #48]	; (800c324 <EXTI0_IRQHandler+0x38>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f7fe f936 	bl	800a568 <xTaskResumeFromISR>
 800c2fc:	6078      	str	r0, [r7, #4]
  portYIELD_FROM_ISR( checkIfYieldRequired );
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d007      	beq.n	800c314 <EXTI0_IRQHandler+0x28>
 800c304:	4b08      	ldr	r3, [pc, #32]	; (800c328 <EXTI0_IRQHandler+0x3c>)
 800c306:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c30a:	601a      	str	r2, [r3, #0]
 800c30c:	f3bf 8f4f 	dsb	sy
 800c310:	f3bf 8f6f 	isb	sy
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800c314:	2001      	movs	r0, #1
 800c316:	f7fa fac1 	bl	800689c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800c31a:	bf00      	nop
 800c31c:	3708      	adds	r7, #8
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}
 800c322:	bf00      	nop
 800c324:	20005af4 	.word	0x20005af4
 800c328:	e000ed04 	.word	0xe000ed04

0800c32c <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b082      	sub	sp, #8
 800c330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
  BaseType_t checkIfYieldRequired;
  checkIfYieldRequired = xTaskResumeFromISR( tskEDGEHandle );
 800c332:	4b0c      	ldr	r3, [pc, #48]	; (800c364 <EXTI2_IRQHandler+0x38>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	4618      	mov	r0, r3
 800c338:	f7fe f916 	bl	800a568 <xTaskResumeFromISR>
 800c33c:	6078      	str	r0, [r7, #4]
  portYIELD_FROM_ISR( checkIfYieldRequired );
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d007      	beq.n	800c354 <EXTI2_IRQHandler+0x28>
 800c344:	4b08      	ldr	r3, [pc, #32]	; (800c368 <EXTI2_IRQHandler+0x3c>)
 800c346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c34a:	601a      	str	r2, [r3, #0]
 800c34c:	f3bf 8f4f 	dsb	sy
 800c350:	f3bf 8f6f 	isb	sy
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800c354:	2004      	movs	r0, #4
 800c356:	f7fa faa1 	bl	800689c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800c35a:	bf00      	nop
 800c35c:	3708      	adds	r7, #8
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}
 800c362:	bf00      	nop
 800c364:	20005af4 	.word	0x20005af4
 800c368:	e000ed04 	.word	0xe000ed04

0800c36c <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b082      	sub	sp, #8
 800c370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  BaseType_t checkIfYieldRequired;
  checkIfYieldRequired = xTaskResumeFromISR( tskEDGEHandle );
 800c372:	4b0c      	ldr	r3, [pc, #48]	; (800c3a4 <EXTI3_IRQHandler+0x38>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4618      	mov	r0, r3
 800c378:	f7fe f8f6 	bl	800a568 <xTaskResumeFromISR>
 800c37c:	6078      	str	r0, [r7, #4]
  portYIELD_FROM_ISR( checkIfYieldRequired );
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d007      	beq.n	800c394 <EXTI3_IRQHandler+0x28>
 800c384:	4b08      	ldr	r3, [pc, #32]	; (800c3a8 <EXTI3_IRQHandler+0x3c>)
 800c386:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c38a:	601a      	str	r2, [r3, #0]
 800c38c:	f3bf 8f4f 	dsb	sy
 800c390:	f3bf 8f6f 	isb	sy
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800c394:	2008      	movs	r0, #8
 800c396:	f7fa fa81 	bl	800689c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800c39a:	bf00      	nop
 800c39c:	3708      	adds	r7, #8
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}
 800c3a2:	bf00      	nop
 800c3a4:	20005af4 	.word	0x20005af4
 800c3a8:	e000ed04 	.word	0xe000ed04

0800c3ac <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b082      	sub	sp, #8
 800c3b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
  BaseType_t checkIfYieldRequired;
  checkIfYieldRequired = xTaskResumeFromISR( tskEDGEHandle );
 800c3b2:	4b0c      	ldr	r3, [pc, #48]	; (800c3e4 <EXTI4_IRQHandler+0x38>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f7fe f8d6 	bl	800a568 <xTaskResumeFromISR>
 800c3bc:	6078      	str	r0, [r7, #4]
  portYIELD_FROM_ISR( checkIfYieldRequired );
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d007      	beq.n	800c3d4 <EXTI4_IRQHandler+0x28>
 800c3c4:	4b08      	ldr	r3, [pc, #32]	; (800c3e8 <EXTI4_IRQHandler+0x3c>)
 800c3c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3ca:	601a      	str	r2, [r3, #0]
 800c3cc:	f3bf 8f4f 	dsb	sy
 800c3d0:	f3bf 8f6f 	isb	sy
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800c3d4:	2010      	movs	r0, #16
 800c3d6:	f7fa fa61 	bl	800689c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800c3da:	bf00      	nop
 800c3dc:	3708      	adds	r7, #8
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	20005af4 	.word	0x20005af4
 800c3e8:	e000ed04 	.word	0xe000ed04

0800c3ec <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800c3f0:	4802      	ldr	r0, [pc, #8]	; (800c3fc <TIM4_IRQHandler+0x10>)
 800c3f2:	f7fc f864 	bl	80084be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800c3f6:	bf00      	nop
 800c3f8:	bd80      	pop	{r7, pc}
 800c3fa:	bf00      	nop
 800c3fc:	2000635c 	.word	0x2000635c

0800c400 <tmc5160_writeInt>:
	sEncoder->encCountPost = sEncoder->encCountPre;
	sEncoder->timTickPost = sEncoder->timTickPre;
}

void tmc5160_writeInt(GPIO_TypeDef* CSN_GPIO_Port, uint16_t CSN_GPIO_Pin, uint8_t address, int value)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	60f8      	str	r0, [r7, #12]
 800c408:	607b      	str	r3, [r7, #4]
 800c40a:	460b      	mov	r3, r1
 800c40c:	817b      	strh	r3, [r7, #10]
 800c40e:	4613      	mov	r3, r2
 800c410:	727b      	strb	r3, [r7, #9]
    tmc40bit_writeInt(CSN_GPIO_Port, CSN_GPIO_Pin, address, value);
 800c412:	7a7a      	ldrb	r2, [r7, #9]
 800c414:	8979      	ldrh	r1, [r7, #10]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	68f8      	ldr	r0, [r7, #12]
 800c41a:	f000 f805 	bl	800c428 <tmc40bit_writeInt>
}
 800c41e:	bf00      	nop
 800c420:	3710      	adds	r7, #16
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}
	...

0800c428 <tmc40bit_writeInt>:

void tmc40bit_writeInt(GPIO_TypeDef* CSN_GPIO_Port,uint16_t CSN_GPIO_Pin, uint8_t address, int value)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b086      	sub	sp, #24
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	60f8      	str	r0, [r7, #12]
 800c430:	607b      	str	r3, [r7, #4]
 800c432:	460b      	mov	r3, r1
 800c434:	817b      	strh	r3, [r7, #10]
 800c436:	4613      	mov	r3, r2
 800c438:	727b      	strb	r3, [r7, #9]
	uint8_t tbuf[5];
    tbuf[0] = address | 0x80;
 800c43a:	7a7b      	ldrb	r3, [r7, #9]
 800c43c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c440:	b2db      	uxtb	r3, r3
 800c442:	743b      	strb	r3, [r7, #16]
    tbuf[1] = 0xFF & (value>>24);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	0e1b      	lsrs	r3, r3, #24
 800c448:	b2db      	uxtb	r3, r3
 800c44a:	747b      	strb	r3, [r7, #17]
    tbuf[2] = 0xFF & (value>>16);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	141b      	asrs	r3, r3, #16
 800c450:	b2db      	uxtb	r3, r3
 800c452:	74bb      	strb	r3, [r7, #18]
    tbuf[3] = 0xFF & (value>>8);
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	121b      	asrs	r3, r3, #8
 800c458:	b2db      	uxtb	r3, r3
 800c45a:	74fb      	strb	r3, [r7, #19]
    tbuf[4] = 0xFF & value;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	753b      	strb	r3, [r7, #20]

	HAL_GPIO_WritePin(CSN_GPIO_Port,CSN_GPIO_Pin,GPIO_PIN_RESET);
 800c462:	897b      	ldrh	r3, [r7, #10]
 800c464:	2200      	movs	r2, #0
 800c466:	4619      	mov	r1, r3
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f7fa f9fd 	bl	8006868 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,tbuf,5,50);
 800c46e:	f107 0110 	add.w	r1, r7, #16
 800c472:	2332      	movs	r3, #50	; 0x32
 800c474:	2205      	movs	r2, #5
 800c476:	4806      	ldr	r0, [pc, #24]	; (800c490 <tmc40bit_writeInt+0x68>)
 800c478:	f7fb fe0f 	bl	800809a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CSN_GPIO_Port,CSN_GPIO_Pin,GPIO_PIN_SET);
 800c47c:	897b      	ldrh	r3, [r7, #10]
 800c47e:	2201      	movs	r2, #1
 800c480:	4619      	mov	r1, r3
 800c482:	68f8      	ldr	r0, [r7, #12]
 800c484:	f7fa f9f0 	bl	8006868 <HAL_GPIO_WritePin>

}
 800c488:	bf00      	nop
 800c48a:	3718      	adds	r7, #24
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}
 800c490:	20005ef0 	.word	0x20005ef0

0800c494 <tmc5160_initialise_motor>:

void tmc5160_initialise_motor(sTMC5160Motor Motor){
 800c494:	b084      	sub	sp, #16
 800c496:	b580      	push	{r7, lr}
 800c498:	af00      	add	r7, sp, #0
 800c49a:	f107 0e08 	add.w	lr, r7, #8
 800c49e:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	////TMC5160 Startup SPI Code

	// MULTISTEP_FILT=1, EN_PWM_MODE=1 enables stealthChop
	if(Motor.direction==0){
 800c4a2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d106      	bne.n	800c4b8 <tmc5160_initialise_motor+0x24>
		tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_GCONF, 0x0000000C);
 800c4aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4ac:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c4ae:	230c      	movs	r3, #12
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	f7ff ffa5 	bl	800c400 <tmc5160_writeInt>
 800c4b6:	e005      	b.n	800c4c4 <tmc5160_initialise_motor+0x30>
	}
	else{
		tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_GCONF, 0x0000001C);
 800c4b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4ba:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c4bc:	231c      	movs	r3, #28
 800c4be:	2200      	movs	r2, #0
 800c4c0:	f7ff ff9e 	bl	800c400 <tmc5160_writeInt>
	}

	// TOFF=3, HSTRT=4, HEND=1, TBL=2, CHM=0 (spreadCycle)
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_CHOPCONF, 0x000100C3);
 800c4c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4c6:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c4c8:	4b2c      	ldr	r3, [pc, #176]	; (800c57c <tmc5160_initialise_motor+0xe8>)
 800c4ca:	226c      	movs	r2, #108	; 0x6c
 800c4cc:	f7ff ff98 	bl	800c400 <tmc5160_writeInt>

	// IHOLD=10, IRUN=15 (max. current), IHOLDDELAY=6
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_IHOLD_IRUN, 0x00080F05);
 800c4d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4d2:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c4d4:	4b2a      	ldr	r3, [pc, #168]	; (800c580 <tmc5160_initialise_motor+0xec>)
 800c4d6:	2210      	movs	r2, #16
 800c4d8:	f7ff ff92 	bl	800c400 <tmc5160_writeInt>

	// TPOWERDOWN=10: Delay before power down in stand still
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_TPOWERDOWN, 0x0000000A);
 800c4dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4de:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c4e0:	230a      	movs	r3, #10
 800c4e2:	2211      	movs	r2, #17
 800c4e4:	f7ff ff8c 	bl	800c400 <tmc5160_writeInt>

	// TPWMTHRS=500
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_TPWMTHRS, 0x000001F4);
 800c4e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4ea:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c4ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800c4f0:	2213      	movs	r2, #19
 800c4f2:	f7ff ff85 	bl	800c400 <tmc5160_writeInt>

	// TPWMCONF - PWM_LIM=12, PWM_REG=4, freewheel1=0, freewheel0=0, pwm_autograd=1, pwm_autoscale=1,
	// PWM_GRAD=240, PWM_OFS=30
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_PWMCONF, 0x1EF0304C);
 800c4f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4f8:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c4fa:	4b22      	ldr	r3, [pc, #136]	; (800c584 <tmc5160_initialise_motor+0xf0>)
 800c4fc:	2270      	movs	r2, #112	; 0x70
 800c4fe:	f7ff ff7f 	bl	800c400 <tmc5160_writeInt>

	// Values for speed and acceleration
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_VSTART, Motor.velocity_start);
 800c502:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c504:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	2223      	movs	r2, #35	; 0x23
 800c50a:	f7ff ff79 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_A1, Motor.acceleration_1);
 800c50e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c510:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2224      	movs	r2, #36	; 0x24
 800c516:	f7ff ff73 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_V1, Motor.velocity_1);
 800c51a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c51c:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	2225      	movs	r2, #37	; 0x25
 800c522:	f7ff ff6d 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_AMAX, Motor.acceleration_max);
 800c526:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c528:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	2226      	movs	r2, #38	; 0x26
 800c52e:	f7ff ff67 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_VMAX, Motor.velocity_max);
 800c532:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c534:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c536:	69bb      	ldr	r3, [r7, #24]
 800c538:	2227      	movs	r2, #39	; 0x27
 800c53a:	f7ff ff61 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_DMAX, Motor.deceleration_max);
 800c53e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c540:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c542:	69fb      	ldr	r3, [r7, #28]
 800c544:	2228      	movs	r2, #40	; 0x28
 800c546:	f7ff ff5b 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_D1, Motor.deceleration_1);
 800c54a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c54c:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c54e:	6a3b      	ldr	r3, [r7, #32]
 800c550:	222a      	movs	r2, #42	; 0x2a
 800c552:	f7ff ff55 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_VSTOP, Motor.velocity_stop);
 800c556:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c558:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c55a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c55c:	222b      	movs	r2, #43	; 0x2b
 800c55e:	f7ff ff4f 	bl	800c400 <tmc5160_writeInt>
	tmc5160_writeInt(Motor.gpio_port, Motor.gpio_pin, TMC5160_RAMPMODE, TMC5160_MODE_VELPOS);
 800c562:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c564:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800c566:	2301      	movs	r3, #1
 800c568:	2220      	movs	r2, #32
 800c56a:	f7ff ff49 	bl	800c400 <tmc5160_writeInt>

}
 800c56e:	bf00      	nop
 800c570:	46bd      	mov	sp, r7
 800c572:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c576:	b004      	add	sp, #16
 800c578:	4770      	bx	lr
 800c57a:	bf00      	nop
 800c57c:	000100c3 	.word	0x000100c3
 800c580:	00080f05 	.word	0x00080f05
 800c584:	1ef0304c 	.word	0x1ef0304c

0800c588 <SetupVL53L1XDevices>:

VL53L1_Error SetupVL53L1XDevices(VL53L1_DEV Device_DEV, int Device_ADDRESS,
		GPIO_TypeDef* Device_SHDNPORT, uint16_t Device_SHDNPIN) {
 800c588:	b580      	push	{r7, lr}
 800c58a:	b086      	sub	sp, #24
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	60f8      	str	r0, [r7, #12]
 800c590:	60b9      	str	r1, [r7, #8]
 800c592:	607a      	str	r2, [r7, #4]
 800c594:	807b      	strh	r3, [r7, #2]
	VL53L1_Error status;
	HAL_GPIO_WritePin(Device_SHDNPORT, Device_SHDNPIN, GPIO_PIN_SET);
 800c596:	887b      	ldrh	r3, [r7, #2]
 800c598:	2201      	movs	r2, #1
 800c59a:	4619      	mov	r1, r3
 800c59c:	6878      	ldr	r0, [r7, #4]
 800c59e:	f7fa f963 	bl	8006868 <HAL_GPIO_WritePin>

	Device_DEV->I2cHandle = &hi2c1;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	4a26      	ldr	r2, [pc, #152]	; (800c640 <SetupVL53L1XDevices+0xb8>)
 800c5a6:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	Device_DEV->I2cDevAddr = 0x52;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2252      	movs	r2, #82	; 0x52
 800c5ae:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
	Device_DEV->comms_speed_khz = 100;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	2264      	movs	r2, #100	; 0x64
 800c5b6:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a
	Device_DEV->comms_type = 1;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	2201      	movs	r2, #1
 800c5be:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

	status = VL53L1_WaitDeviceBooted(Device_DEV);
 800c5c2:	68f8      	ldr	r0, [r7, #12]
 800c5c4:	f7f4 f8ac 	bl	8000720 <VL53L1_WaitDeviceBooted>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_SetDeviceAddress(Device_DEV, Device_ADDRESS);
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	b2db      	uxtb	r3, r3
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	68f8      	ldr	r0, [r7, #12]
 800c5d4:	f7f4 f810 	bl	80005f8 <VL53L1_SetDeviceAddress>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	75fb      	strb	r3, [r7, #23]
	Device_DEV->I2cDevAddr = Device_ADDRESS;
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	b2da      	uxtb	r2, r3
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
	status = VL53L1_DataInit(Device_DEV);
 800c5e6:	68f8      	ldr	r0, [r7, #12]
 800c5e8:	f7f4 f81e 	bl	8000628 <VL53L1_DataInit>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_StaticInit(Device_DEV);
 800c5f0:	68f8      	ldr	r0, [r7, #12]
 800c5f2:	f7f4 f86e 	bl	80006d2 <VL53L1_StaticInit>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_SetDistanceMode(Device_DEV, VL53L1_DISTANCEMODE_SHORT);
 800c5fa:	2101      	movs	r1, #1
 800c5fc:	68f8      	ldr	r0, [r7, #12]
 800c5fe:	f7f4 f9bc 	bl	800097a <VL53L1_SetDistanceMode>
 800c602:	4603      	mov	r3, r0
 800c604:	75fb      	strb	r3, [r7, #23]

	status = VL53L1_SetThresholdConfig(Device_DEV, &Detectionconfig );
 800c606:	490f      	ldr	r1, [pc, #60]	; (800c644 <SetupVL53L1XDevices+0xbc>)
 800c608:	68f8      	ldr	r0, [r7, #12]
 800c60a:	f7f5 f865 	bl	80016d8 <VL53L1_SetThresholdConfig>
 800c60e:	4603      	mov	r3, r0
 800c610:	75fb      	strb	r3, [r7, #23]

	status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(Device_DEV, LASER_SENSOR_TIMING_BUDGET_US);
 800c612:	490d      	ldr	r1, [pc, #52]	; (800c648 <SetupVL53L1XDevices+0xc0>)
 800c614:	68f8      	ldr	r0, [r7, #12]
 800c616:	f7f4 fa37 	bl	8000a88 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800c61a:	4603      	mov	r3, r0
 800c61c:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Device_DEV, LASER_SENSOR_MEASUREMENT_PERIOD_MS);
 800c61e:	2196      	movs	r1, #150	; 0x96
 800c620:	68f8      	ldr	r0, [r7, #12]
 800c622:	f7f4 fbaf 	bl	8000d84 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 800c626:	4603      	mov	r3, r0
 800c628:	75fb      	strb	r3, [r7, #23]
	status = VL53L1_StartMeasurement(Device_DEV);
 800c62a:	68f8      	ldr	r0, [r7, #12]
 800c62c:	f7f4 fd20 	bl	8001070 <VL53L1_StartMeasurement>
 800c630:	4603      	mov	r3, r0
 800c632:	75fb      	strb	r3, [r7, #23]

	return status;
 800c634:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3718      	adds	r7, #24
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}
 800c640:	20004b68 	.word	0x20004b68
 800c644:	20006348 	.word	0x20006348
 800c648:	000186a0 	.word	0x000186a0

0800c64c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800c64c:	b480      	push	{r7}
 800c64e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c650:	4a16      	ldr	r2, [pc, #88]	; (800c6ac <SystemInit+0x60>)
 800c652:	4b16      	ldr	r3, [pc, #88]	; (800c6ac <SystemInit+0x60>)
 800c654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c658:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c65c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800c660:	4a13      	ldr	r2, [pc, #76]	; (800c6b0 <SystemInit+0x64>)
 800c662:	4b13      	ldr	r3, [pc, #76]	; (800c6b0 <SystemInit+0x64>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	f043 0301 	orr.w	r3, r3, #1
 800c66a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800c66c:	4b10      	ldr	r3, [pc, #64]	; (800c6b0 <SystemInit+0x64>)
 800c66e:	2200      	movs	r2, #0
 800c670:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800c672:	4a0f      	ldr	r2, [pc, #60]	; (800c6b0 <SystemInit+0x64>)
 800c674:	4b0e      	ldr	r3, [pc, #56]	; (800c6b0 <SystemInit+0x64>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800c67c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c680:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800c682:	4b0b      	ldr	r3, [pc, #44]	; (800c6b0 <SystemInit+0x64>)
 800c684:	4a0b      	ldr	r2, [pc, #44]	; (800c6b4 <SystemInit+0x68>)
 800c686:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800c688:	4a09      	ldr	r2, [pc, #36]	; (800c6b0 <SystemInit+0x64>)
 800c68a:	4b09      	ldr	r3, [pc, #36]	; (800c6b0 <SystemInit+0x64>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800c694:	4b06      	ldr	r3, [pc, #24]	; (800c6b0 <SystemInit+0x64>)
 800c696:	2200      	movs	r2, #0
 800c698:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c69a:	4b04      	ldr	r3, [pc, #16]	; (800c6ac <SystemInit+0x60>)
 800c69c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c6a0:	609a      	str	r2, [r3, #8]
#endif
}
 800c6a2:	bf00      	nop
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr
 800c6ac:	e000ed00 	.word	0xe000ed00
 800c6b0:	40023800 	.word	0x40023800
 800c6b4:	24003010 	.word	0x24003010

0800c6b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800c6b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c6f0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800c6bc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800c6be:	e003      	b.n	800c6c8 <LoopCopyDataInit>

0800c6c0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800c6c0:	4b0c      	ldr	r3, [pc, #48]	; (800c6f4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800c6c2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800c6c4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800c6c6:	3104      	adds	r1, #4

0800c6c8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c6c8:	480b      	ldr	r0, [pc, #44]	; (800c6f8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800c6ca:	4b0c      	ldr	r3, [pc, #48]	; (800c6fc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800c6cc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c6ce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c6d0:	d3f6      	bcc.n	800c6c0 <CopyDataInit>
  ldr  r2, =_sbss
 800c6d2:	4a0b      	ldr	r2, [pc, #44]	; (800c700 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800c6d4:	e002      	b.n	800c6dc <LoopFillZerobss>

0800c6d6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800c6d6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c6d8:	f842 3b04 	str.w	r3, [r2], #4

0800c6dc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c6dc:	4b09      	ldr	r3, [pc, #36]	; (800c704 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800c6de:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c6e0:	d3f9      	bcc.n	800c6d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c6e2:	f7ff ffb3 	bl	800c64c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c6e6:	f000 f811 	bl	800c70c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c6ea:	f7fe fd23 	bl	800b134 <main>
  bx  lr    
 800c6ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800c6f0:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800c6f4:	0800d28c 	.word	0x0800d28c
  ldr  r0, =_sdata
 800c6f8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c6fc:	200000a0 	.word	0x200000a0
  ldr  r2, =_sbss
 800c700:	200000a0 	.word	0x200000a0
  ldr  r3, = _ebss
 800c704:	2000639c 	.word	0x2000639c

0800c708 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c708:	e7fe      	b.n	800c708 <ADC_IRQHandler>
	...

0800c70c <__libc_init_array>:
 800c70c:	b570      	push	{r4, r5, r6, lr}
 800c70e:	4e0d      	ldr	r6, [pc, #52]	; (800c744 <__libc_init_array+0x38>)
 800c710:	4c0d      	ldr	r4, [pc, #52]	; (800c748 <__libc_init_array+0x3c>)
 800c712:	1ba4      	subs	r4, r4, r6
 800c714:	10a4      	asrs	r4, r4, #2
 800c716:	2500      	movs	r5, #0
 800c718:	42a5      	cmp	r5, r4
 800c71a:	d109      	bne.n	800c730 <__libc_init_array+0x24>
 800c71c:	4e0b      	ldr	r6, [pc, #44]	; (800c74c <__libc_init_array+0x40>)
 800c71e:	4c0c      	ldr	r4, [pc, #48]	; (800c750 <__libc_init_array+0x44>)
 800c720:	f000 fc60 	bl	800cfe4 <_init>
 800c724:	1ba4      	subs	r4, r4, r6
 800c726:	10a4      	asrs	r4, r4, #2
 800c728:	2500      	movs	r5, #0
 800c72a:	42a5      	cmp	r5, r4
 800c72c:	d105      	bne.n	800c73a <__libc_init_array+0x2e>
 800c72e:	bd70      	pop	{r4, r5, r6, pc}
 800c730:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c734:	4798      	blx	r3
 800c736:	3501      	adds	r5, #1
 800c738:	e7ee      	b.n	800c718 <__libc_init_array+0xc>
 800c73a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c73e:	4798      	blx	r3
 800c740:	3501      	adds	r5, #1
 800c742:	e7f2      	b.n	800c72a <__libc_init_array+0x1e>
 800c744:	0800d284 	.word	0x0800d284
 800c748:	0800d284 	.word	0x0800d284
 800c74c:	0800d284 	.word	0x0800d284
 800c750:	0800d288 	.word	0x0800d288

0800c754 <memcpy>:
 800c754:	b510      	push	{r4, lr}
 800c756:	1e43      	subs	r3, r0, #1
 800c758:	440a      	add	r2, r1
 800c75a:	4291      	cmp	r1, r2
 800c75c:	d100      	bne.n	800c760 <memcpy+0xc>
 800c75e:	bd10      	pop	{r4, pc}
 800c760:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c764:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c768:	e7f7      	b.n	800c75a <memcpy+0x6>

0800c76a <memset>:
 800c76a:	4402      	add	r2, r0
 800c76c:	4603      	mov	r3, r0
 800c76e:	4293      	cmp	r3, r2
 800c770:	d100      	bne.n	800c774 <memset+0xa>
 800c772:	4770      	bx	lr
 800c774:	f803 1b01 	strb.w	r1, [r3], #1
 800c778:	e7f9      	b.n	800c76e <memset+0x4>
	...

0800c77c <siprintf>:
 800c77c:	b40e      	push	{r1, r2, r3}
 800c77e:	b500      	push	{lr}
 800c780:	b09c      	sub	sp, #112	; 0x70
 800c782:	f44f 7102 	mov.w	r1, #520	; 0x208
 800c786:	ab1d      	add	r3, sp, #116	; 0x74
 800c788:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c78c:	9002      	str	r0, [sp, #8]
 800c78e:	9006      	str	r0, [sp, #24]
 800c790:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c794:	480a      	ldr	r0, [pc, #40]	; (800c7c0 <siprintf+0x44>)
 800c796:	9104      	str	r1, [sp, #16]
 800c798:	9107      	str	r1, [sp, #28]
 800c79a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c79e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7a2:	f8ad 1016 	strh.w	r1, [sp, #22]
 800c7a6:	6800      	ldr	r0, [r0, #0]
 800c7a8:	9301      	str	r3, [sp, #4]
 800c7aa:	a902      	add	r1, sp, #8
 800c7ac:	f000 f87a 	bl	800c8a4 <_svfiprintf_r>
 800c7b0:	9b02      	ldr	r3, [sp, #8]
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	701a      	strb	r2, [r3, #0]
 800c7b6:	b01c      	add	sp, #112	; 0x70
 800c7b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7bc:	b003      	add	sp, #12
 800c7be:	4770      	bx	lr
 800c7c0:	2000003c 	.word	0x2000003c

0800c7c4 <strncpy>:
 800c7c4:	b570      	push	{r4, r5, r6, lr}
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	b902      	cbnz	r2, 800c7cc <strncpy+0x8>
 800c7ca:	bd70      	pop	{r4, r5, r6, pc}
 800c7cc:	4623      	mov	r3, r4
 800c7ce:	f811 5b01 	ldrb.w	r5, [r1], #1
 800c7d2:	f803 5b01 	strb.w	r5, [r3], #1
 800c7d6:	1e56      	subs	r6, r2, #1
 800c7d8:	b91d      	cbnz	r5, 800c7e2 <strncpy+0x1e>
 800c7da:	4414      	add	r4, r2
 800c7dc:	42a3      	cmp	r3, r4
 800c7de:	d103      	bne.n	800c7e8 <strncpy+0x24>
 800c7e0:	bd70      	pop	{r4, r5, r6, pc}
 800c7e2:	461c      	mov	r4, r3
 800c7e4:	4632      	mov	r2, r6
 800c7e6:	e7ef      	b.n	800c7c8 <strncpy+0x4>
 800c7e8:	f803 5b01 	strb.w	r5, [r3], #1
 800c7ec:	e7f6      	b.n	800c7dc <strncpy+0x18>

0800c7ee <__ssputs_r>:
 800c7ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7f2:	688e      	ldr	r6, [r1, #8]
 800c7f4:	429e      	cmp	r6, r3
 800c7f6:	4682      	mov	sl, r0
 800c7f8:	460c      	mov	r4, r1
 800c7fa:	4691      	mov	r9, r2
 800c7fc:	4698      	mov	r8, r3
 800c7fe:	d835      	bhi.n	800c86c <__ssputs_r+0x7e>
 800c800:	898a      	ldrh	r2, [r1, #12]
 800c802:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c806:	d031      	beq.n	800c86c <__ssputs_r+0x7e>
 800c808:	6825      	ldr	r5, [r4, #0]
 800c80a:	6909      	ldr	r1, [r1, #16]
 800c80c:	1a6f      	subs	r7, r5, r1
 800c80e:	6965      	ldr	r5, [r4, #20]
 800c810:	2302      	movs	r3, #2
 800c812:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c816:	fb95 f5f3 	sdiv	r5, r5, r3
 800c81a:	f108 0301 	add.w	r3, r8, #1
 800c81e:	443b      	add	r3, r7
 800c820:	429d      	cmp	r5, r3
 800c822:	bf38      	it	cc
 800c824:	461d      	movcc	r5, r3
 800c826:	0553      	lsls	r3, r2, #21
 800c828:	d531      	bpl.n	800c88e <__ssputs_r+0xa0>
 800c82a:	4629      	mov	r1, r5
 800c82c:	f000 fb2c 	bl	800ce88 <_malloc_r>
 800c830:	4606      	mov	r6, r0
 800c832:	b950      	cbnz	r0, 800c84a <__ssputs_r+0x5c>
 800c834:	230c      	movs	r3, #12
 800c836:	f8ca 3000 	str.w	r3, [sl]
 800c83a:	89a3      	ldrh	r3, [r4, #12]
 800c83c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c840:	81a3      	strh	r3, [r4, #12]
 800c842:	f04f 30ff 	mov.w	r0, #4294967295
 800c846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c84a:	463a      	mov	r2, r7
 800c84c:	6921      	ldr	r1, [r4, #16]
 800c84e:	f7ff ff81 	bl	800c754 <memcpy>
 800c852:	89a3      	ldrh	r3, [r4, #12]
 800c854:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c85c:	81a3      	strh	r3, [r4, #12]
 800c85e:	6126      	str	r6, [r4, #16]
 800c860:	6165      	str	r5, [r4, #20]
 800c862:	443e      	add	r6, r7
 800c864:	1bed      	subs	r5, r5, r7
 800c866:	6026      	str	r6, [r4, #0]
 800c868:	60a5      	str	r5, [r4, #8]
 800c86a:	4646      	mov	r6, r8
 800c86c:	4546      	cmp	r6, r8
 800c86e:	bf28      	it	cs
 800c870:	4646      	movcs	r6, r8
 800c872:	4632      	mov	r2, r6
 800c874:	4649      	mov	r1, r9
 800c876:	6820      	ldr	r0, [r4, #0]
 800c878:	f000 fa9e 	bl	800cdb8 <memmove>
 800c87c:	68a3      	ldr	r3, [r4, #8]
 800c87e:	1b9b      	subs	r3, r3, r6
 800c880:	60a3      	str	r3, [r4, #8]
 800c882:	6823      	ldr	r3, [r4, #0]
 800c884:	441e      	add	r6, r3
 800c886:	6026      	str	r6, [r4, #0]
 800c888:	2000      	movs	r0, #0
 800c88a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c88e:	462a      	mov	r2, r5
 800c890:	f000 fb58 	bl	800cf44 <_realloc_r>
 800c894:	4606      	mov	r6, r0
 800c896:	2800      	cmp	r0, #0
 800c898:	d1e1      	bne.n	800c85e <__ssputs_r+0x70>
 800c89a:	6921      	ldr	r1, [r4, #16]
 800c89c:	4650      	mov	r0, sl
 800c89e:	f000 faa5 	bl	800cdec <_free_r>
 800c8a2:	e7c7      	b.n	800c834 <__ssputs_r+0x46>

0800c8a4 <_svfiprintf_r>:
 800c8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a8:	b09d      	sub	sp, #116	; 0x74
 800c8aa:	4680      	mov	r8, r0
 800c8ac:	9303      	str	r3, [sp, #12]
 800c8ae:	898b      	ldrh	r3, [r1, #12]
 800c8b0:	061c      	lsls	r4, r3, #24
 800c8b2:	460d      	mov	r5, r1
 800c8b4:	4616      	mov	r6, r2
 800c8b6:	d50f      	bpl.n	800c8d8 <_svfiprintf_r+0x34>
 800c8b8:	690b      	ldr	r3, [r1, #16]
 800c8ba:	b96b      	cbnz	r3, 800c8d8 <_svfiprintf_r+0x34>
 800c8bc:	2140      	movs	r1, #64	; 0x40
 800c8be:	f000 fae3 	bl	800ce88 <_malloc_r>
 800c8c2:	6028      	str	r0, [r5, #0]
 800c8c4:	6128      	str	r0, [r5, #16]
 800c8c6:	b928      	cbnz	r0, 800c8d4 <_svfiprintf_r+0x30>
 800c8c8:	230c      	movs	r3, #12
 800c8ca:	f8c8 3000 	str.w	r3, [r8]
 800c8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c8d2:	e0c5      	b.n	800ca60 <_svfiprintf_r+0x1bc>
 800c8d4:	2340      	movs	r3, #64	; 0x40
 800c8d6:	616b      	str	r3, [r5, #20]
 800c8d8:	2300      	movs	r3, #0
 800c8da:	9309      	str	r3, [sp, #36]	; 0x24
 800c8dc:	2320      	movs	r3, #32
 800c8de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c8e2:	2330      	movs	r3, #48	; 0x30
 800c8e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c8e8:	f04f 0b01 	mov.w	fp, #1
 800c8ec:	4637      	mov	r7, r6
 800c8ee:	463c      	mov	r4, r7
 800c8f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d13c      	bne.n	800c972 <_svfiprintf_r+0xce>
 800c8f8:	ebb7 0a06 	subs.w	sl, r7, r6
 800c8fc:	d00b      	beq.n	800c916 <_svfiprintf_r+0x72>
 800c8fe:	4653      	mov	r3, sl
 800c900:	4632      	mov	r2, r6
 800c902:	4629      	mov	r1, r5
 800c904:	4640      	mov	r0, r8
 800c906:	f7ff ff72 	bl	800c7ee <__ssputs_r>
 800c90a:	3001      	adds	r0, #1
 800c90c:	f000 80a3 	beq.w	800ca56 <_svfiprintf_r+0x1b2>
 800c910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c912:	4453      	add	r3, sl
 800c914:	9309      	str	r3, [sp, #36]	; 0x24
 800c916:	783b      	ldrb	r3, [r7, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	f000 809c 	beq.w	800ca56 <_svfiprintf_r+0x1b2>
 800c91e:	2300      	movs	r3, #0
 800c920:	f04f 32ff 	mov.w	r2, #4294967295
 800c924:	9304      	str	r3, [sp, #16]
 800c926:	9307      	str	r3, [sp, #28]
 800c928:	9205      	str	r2, [sp, #20]
 800c92a:	9306      	str	r3, [sp, #24]
 800c92c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c930:	931a      	str	r3, [sp, #104]	; 0x68
 800c932:	2205      	movs	r2, #5
 800c934:	7821      	ldrb	r1, [r4, #0]
 800c936:	4850      	ldr	r0, [pc, #320]	; (800ca78 <_svfiprintf_r+0x1d4>)
 800c938:	f7f3 fc5a 	bl	80001f0 <memchr>
 800c93c:	1c67      	adds	r7, r4, #1
 800c93e:	9b04      	ldr	r3, [sp, #16]
 800c940:	b9d8      	cbnz	r0, 800c97a <_svfiprintf_r+0xd6>
 800c942:	06d9      	lsls	r1, r3, #27
 800c944:	bf44      	itt	mi
 800c946:	2220      	movmi	r2, #32
 800c948:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c94c:	071a      	lsls	r2, r3, #28
 800c94e:	bf44      	itt	mi
 800c950:	222b      	movmi	r2, #43	; 0x2b
 800c952:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c956:	7822      	ldrb	r2, [r4, #0]
 800c958:	2a2a      	cmp	r2, #42	; 0x2a
 800c95a:	d016      	beq.n	800c98a <_svfiprintf_r+0xe6>
 800c95c:	9a07      	ldr	r2, [sp, #28]
 800c95e:	2100      	movs	r1, #0
 800c960:	200a      	movs	r0, #10
 800c962:	4627      	mov	r7, r4
 800c964:	3401      	adds	r4, #1
 800c966:	783b      	ldrb	r3, [r7, #0]
 800c968:	3b30      	subs	r3, #48	; 0x30
 800c96a:	2b09      	cmp	r3, #9
 800c96c:	d951      	bls.n	800ca12 <_svfiprintf_r+0x16e>
 800c96e:	b1c9      	cbz	r1, 800c9a4 <_svfiprintf_r+0x100>
 800c970:	e011      	b.n	800c996 <_svfiprintf_r+0xf2>
 800c972:	2b25      	cmp	r3, #37	; 0x25
 800c974:	d0c0      	beq.n	800c8f8 <_svfiprintf_r+0x54>
 800c976:	4627      	mov	r7, r4
 800c978:	e7b9      	b.n	800c8ee <_svfiprintf_r+0x4a>
 800c97a:	4a3f      	ldr	r2, [pc, #252]	; (800ca78 <_svfiprintf_r+0x1d4>)
 800c97c:	1a80      	subs	r0, r0, r2
 800c97e:	fa0b f000 	lsl.w	r0, fp, r0
 800c982:	4318      	orrs	r0, r3
 800c984:	9004      	str	r0, [sp, #16]
 800c986:	463c      	mov	r4, r7
 800c988:	e7d3      	b.n	800c932 <_svfiprintf_r+0x8e>
 800c98a:	9a03      	ldr	r2, [sp, #12]
 800c98c:	1d11      	adds	r1, r2, #4
 800c98e:	6812      	ldr	r2, [r2, #0]
 800c990:	9103      	str	r1, [sp, #12]
 800c992:	2a00      	cmp	r2, #0
 800c994:	db01      	blt.n	800c99a <_svfiprintf_r+0xf6>
 800c996:	9207      	str	r2, [sp, #28]
 800c998:	e004      	b.n	800c9a4 <_svfiprintf_r+0x100>
 800c99a:	4252      	negs	r2, r2
 800c99c:	f043 0302 	orr.w	r3, r3, #2
 800c9a0:	9207      	str	r2, [sp, #28]
 800c9a2:	9304      	str	r3, [sp, #16]
 800c9a4:	783b      	ldrb	r3, [r7, #0]
 800c9a6:	2b2e      	cmp	r3, #46	; 0x2e
 800c9a8:	d10e      	bne.n	800c9c8 <_svfiprintf_r+0x124>
 800c9aa:	787b      	ldrb	r3, [r7, #1]
 800c9ac:	2b2a      	cmp	r3, #42	; 0x2a
 800c9ae:	f107 0101 	add.w	r1, r7, #1
 800c9b2:	d132      	bne.n	800ca1a <_svfiprintf_r+0x176>
 800c9b4:	9b03      	ldr	r3, [sp, #12]
 800c9b6:	1d1a      	adds	r2, r3, #4
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	9203      	str	r2, [sp, #12]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	bfb8      	it	lt
 800c9c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800c9c4:	3702      	adds	r7, #2
 800c9c6:	9305      	str	r3, [sp, #20]
 800c9c8:	4c2c      	ldr	r4, [pc, #176]	; (800ca7c <_svfiprintf_r+0x1d8>)
 800c9ca:	7839      	ldrb	r1, [r7, #0]
 800c9cc:	2203      	movs	r2, #3
 800c9ce:	4620      	mov	r0, r4
 800c9d0:	f7f3 fc0e 	bl	80001f0 <memchr>
 800c9d4:	b138      	cbz	r0, 800c9e6 <_svfiprintf_r+0x142>
 800c9d6:	2340      	movs	r3, #64	; 0x40
 800c9d8:	1b00      	subs	r0, r0, r4
 800c9da:	fa03 f000 	lsl.w	r0, r3, r0
 800c9de:	9b04      	ldr	r3, [sp, #16]
 800c9e0:	4303      	orrs	r3, r0
 800c9e2:	9304      	str	r3, [sp, #16]
 800c9e4:	3701      	adds	r7, #1
 800c9e6:	7839      	ldrb	r1, [r7, #0]
 800c9e8:	4825      	ldr	r0, [pc, #148]	; (800ca80 <_svfiprintf_r+0x1dc>)
 800c9ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9ee:	2206      	movs	r2, #6
 800c9f0:	1c7e      	adds	r6, r7, #1
 800c9f2:	f7f3 fbfd 	bl	80001f0 <memchr>
 800c9f6:	2800      	cmp	r0, #0
 800c9f8:	d035      	beq.n	800ca66 <_svfiprintf_r+0x1c2>
 800c9fa:	4b22      	ldr	r3, [pc, #136]	; (800ca84 <_svfiprintf_r+0x1e0>)
 800c9fc:	b9fb      	cbnz	r3, 800ca3e <_svfiprintf_r+0x19a>
 800c9fe:	9b03      	ldr	r3, [sp, #12]
 800ca00:	3307      	adds	r3, #7
 800ca02:	f023 0307 	bic.w	r3, r3, #7
 800ca06:	3308      	adds	r3, #8
 800ca08:	9303      	str	r3, [sp, #12]
 800ca0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca0c:	444b      	add	r3, r9
 800ca0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ca10:	e76c      	b.n	800c8ec <_svfiprintf_r+0x48>
 800ca12:	fb00 3202 	mla	r2, r0, r2, r3
 800ca16:	2101      	movs	r1, #1
 800ca18:	e7a3      	b.n	800c962 <_svfiprintf_r+0xbe>
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	9305      	str	r3, [sp, #20]
 800ca1e:	4618      	mov	r0, r3
 800ca20:	240a      	movs	r4, #10
 800ca22:	460f      	mov	r7, r1
 800ca24:	3101      	adds	r1, #1
 800ca26:	783a      	ldrb	r2, [r7, #0]
 800ca28:	3a30      	subs	r2, #48	; 0x30
 800ca2a:	2a09      	cmp	r2, #9
 800ca2c:	d903      	bls.n	800ca36 <_svfiprintf_r+0x192>
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d0ca      	beq.n	800c9c8 <_svfiprintf_r+0x124>
 800ca32:	9005      	str	r0, [sp, #20]
 800ca34:	e7c8      	b.n	800c9c8 <_svfiprintf_r+0x124>
 800ca36:	fb04 2000 	mla	r0, r4, r0, r2
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	e7f1      	b.n	800ca22 <_svfiprintf_r+0x17e>
 800ca3e:	ab03      	add	r3, sp, #12
 800ca40:	9300      	str	r3, [sp, #0]
 800ca42:	462a      	mov	r2, r5
 800ca44:	4b10      	ldr	r3, [pc, #64]	; (800ca88 <_svfiprintf_r+0x1e4>)
 800ca46:	a904      	add	r1, sp, #16
 800ca48:	4640      	mov	r0, r8
 800ca4a:	f3af 8000 	nop.w
 800ca4e:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ca52:	4681      	mov	r9, r0
 800ca54:	d1d9      	bne.n	800ca0a <_svfiprintf_r+0x166>
 800ca56:	89ab      	ldrh	r3, [r5, #12]
 800ca58:	065b      	lsls	r3, r3, #25
 800ca5a:	f53f af38 	bmi.w	800c8ce <_svfiprintf_r+0x2a>
 800ca5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca60:	b01d      	add	sp, #116	; 0x74
 800ca62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca66:	ab03      	add	r3, sp, #12
 800ca68:	9300      	str	r3, [sp, #0]
 800ca6a:	462a      	mov	r2, r5
 800ca6c:	4b06      	ldr	r3, [pc, #24]	; (800ca88 <_svfiprintf_r+0x1e4>)
 800ca6e:	a904      	add	r1, sp, #16
 800ca70:	4640      	mov	r0, r8
 800ca72:	f000 f881 	bl	800cb78 <_printf_i>
 800ca76:	e7ea      	b.n	800ca4e <_svfiprintf_r+0x1aa>
 800ca78:	0800d248 	.word	0x0800d248
 800ca7c:	0800d24e 	.word	0x0800d24e
 800ca80:	0800d252 	.word	0x0800d252
 800ca84:	00000000 	.word	0x00000000
 800ca88:	0800c7ef 	.word	0x0800c7ef

0800ca8c <_printf_common>:
 800ca8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca90:	4691      	mov	r9, r2
 800ca92:	461f      	mov	r7, r3
 800ca94:	688a      	ldr	r2, [r1, #8]
 800ca96:	690b      	ldr	r3, [r1, #16]
 800ca98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	bfb8      	it	lt
 800caa0:	4613      	movlt	r3, r2
 800caa2:	f8c9 3000 	str.w	r3, [r9]
 800caa6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800caaa:	4606      	mov	r6, r0
 800caac:	460c      	mov	r4, r1
 800caae:	b112      	cbz	r2, 800cab6 <_printf_common+0x2a>
 800cab0:	3301      	adds	r3, #1
 800cab2:	f8c9 3000 	str.w	r3, [r9]
 800cab6:	6823      	ldr	r3, [r4, #0]
 800cab8:	0699      	lsls	r1, r3, #26
 800caba:	bf42      	ittt	mi
 800cabc:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cac0:	3302      	addmi	r3, #2
 800cac2:	f8c9 3000 	strmi.w	r3, [r9]
 800cac6:	6825      	ldr	r5, [r4, #0]
 800cac8:	f015 0506 	ands.w	r5, r5, #6
 800cacc:	d107      	bne.n	800cade <_printf_common+0x52>
 800cace:	f104 0a19 	add.w	sl, r4, #25
 800cad2:	68e3      	ldr	r3, [r4, #12]
 800cad4:	f8d9 2000 	ldr.w	r2, [r9]
 800cad8:	1a9b      	subs	r3, r3, r2
 800cada:	429d      	cmp	r5, r3
 800cadc:	db29      	blt.n	800cb32 <_printf_common+0xa6>
 800cade:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cae2:	6822      	ldr	r2, [r4, #0]
 800cae4:	3300      	adds	r3, #0
 800cae6:	bf18      	it	ne
 800cae8:	2301      	movne	r3, #1
 800caea:	0692      	lsls	r2, r2, #26
 800caec:	d42e      	bmi.n	800cb4c <_printf_common+0xc0>
 800caee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800caf2:	4639      	mov	r1, r7
 800caf4:	4630      	mov	r0, r6
 800caf6:	47c0      	blx	r8
 800caf8:	3001      	adds	r0, #1
 800cafa:	d021      	beq.n	800cb40 <_printf_common+0xb4>
 800cafc:	6823      	ldr	r3, [r4, #0]
 800cafe:	68e5      	ldr	r5, [r4, #12]
 800cb00:	f8d9 2000 	ldr.w	r2, [r9]
 800cb04:	f003 0306 	and.w	r3, r3, #6
 800cb08:	2b04      	cmp	r3, #4
 800cb0a:	bf08      	it	eq
 800cb0c:	1aad      	subeq	r5, r5, r2
 800cb0e:	68a3      	ldr	r3, [r4, #8]
 800cb10:	6922      	ldr	r2, [r4, #16]
 800cb12:	bf0c      	ite	eq
 800cb14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb18:	2500      	movne	r5, #0
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	bfc4      	itt	gt
 800cb1e:	1a9b      	subgt	r3, r3, r2
 800cb20:	18ed      	addgt	r5, r5, r3
 800cb22:	f04f 0900 	mov.w	r9, #0
 800cb26:	341a      	adds	r4, #26
 800cb28:	454d      	cmp	r5, r9
 800cb2a:	d11b      	bne.n	800cb64 <_printf_common+0xd8>
 800cb2c:	2000      	movs	r0, #0
 800cb2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb32:	2301      	movs	r3, #1
 800cb34:	4652      	mov	r2, sl
 800cb36:	4639      	mov	r1, r7
 800cb38:	4630      	mov	r0, r6
 800cb3a:	47c0      	blx	r8
 800cb3c:	3001      	adds	r0, #1
 800cb3e:	d103      	bne.n	800cb48 <_printf_common+0xbc>
 800cb40:	f04f 30ff 	mov.w	r0, #4294967295
 800cb44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb48:	3501      	adds	r5, #1
 800cb4a:	e7c2      	b.n	800cad2 <_printf_common+0x46>
 800cb4c:	18e1      	adds	r1, r4, r3
 800cb4e:	1c5a      	adds	r2, r3, #1
 800cb50:	2030      	movs	r0, #48	; 0x30
 800cb52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cb56:	4422      	add	r2, r4
 800cb58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cb5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cb60:	3302      	adds	r3, #2
 800cb62:	e7c4      	b.n	800caee <_printf_common+0x62>
 800cb64:	2301      	movs	r3, #1
 800cb66:	4622      	mov	r2, r4
 800cb68:	4639      	mov	r1, r7
 800cb6a:	4630      	mov	r0, r6
 800cb6c:	47c0      	blx	r8
 800cb6e:	3001      	adds	r0, #1
 800cb70:	d0e6      	beq.n	800cb40 <_printf_common+0xb4>
 800cb72:	f109 0901 	add.w	r9, r9, #1
 800cb76:	e7d7      	b.n	800cb28 <_printf_common+0x9c>

0800cb78 <_printf_i>:
 800cb78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb7c:	4617      	mov	r7, r2
 800cb7e:	7e0a      	ldrb	r2, [r1, #24]
 800cb80:	b085      	sub	sp, #20
 800cb82:	2a6e      	cmp	r2, #110	; 0x6e
 800cb84:	4698      	mov	r8, r3
 800cb86:	4606      	mov	r6, r0
 800cb88:	460c      	mov	r4, r1
 800cb8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb8c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800cb90:	f000 80bc 	beq.w	800cd0c <_printf_i+0x194>
 800cb94:	d81a      	bhi.n	800cbcc <_printf_i+0x54>
 800cb96:	2a63      	cmp	r2, #99	; 0x63
 800cb98:	d02e      	beq.n	800cbf8 <_printf_i+0x80>
 800cb9a:	d80a      	bhi.n	800cbb2 <_printf_i+0x3a>
 800cb9c:	2a00      	cmp	r2, #0
 800cb9e:	f000 80c8 	beq.w	800cd32 <_printf_i+0x1ba>
 800cba2:	2a58      	cmp	r2, #88	; 0x58
 800cba4:	f000 808a 	beq.w	800ccbc <_printf_i+0x144>
 800cba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cbac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800cbb0:	e02a      	b.n	800cc08 <_printf_i+0x90>
 800cbb2:	2a64      	cmp	r2, #100	; 0x64
 800cbb4:	d001      	beq.n	800cbba <_printf_i+0x42>
 800cbb6:	2a69      	cmp	r2, #105	; 0x69
 800cbb8:	d1f6      	bne.n	800cba8 <_printf_i+0x30>
 800cbba:	6821      	ldr	r1, [r4, #0]
 800cbbc:	681a      	ldr	r2, [r3, #0]
 800cbbe:	f011 0f80 	tst.w	r1, #128	; 0x80
 800cbc2:	d023      	beq.n	800cc0c <_printf_i+0x94>
 800cbc4:	1d11      	adds	r1, r2, #4
 800cbc6:	6019      	str	r1, [r3, #0]
 800cbc8:	6813      	ldr	r3, [r2, #0]
 800cbca:	e027      	b.n	800cc1c <_printf_i+0xa4>
 800cbcc:	2a73      	cmp	r2, #115	; 0x73
 800cbce:	f000 80b4 	beq.w	800cd3a <_printf_i+0x1c2>
 800cbd2:	d808      	bhi.n	800cbe6 <_printf_i+0x6e>
 800cbd4:	2a6f      	cmp	r2, #111	; 0x6f
 800cbd6:	d02a      	beq.n	800cc2e <_printf_i+0xb6>
 800cbd8:	2a70      	cmp	r2, #112	; 0x70
 800cbda:	d1e5      	bne.n	800cba8 <_printf_i+0x30>
 800cbdc:	680a      	ldr	r2, [r1, #0]
 800cbde:	f042 0220 	orr.w	r2, r2, #32
 800cbe2:	600a      	str	r2, [r1, #0]
 800cbe4:	e003      	b.n	800cbee <_printf_i+0x76>
 800cbe6:	2a75      	cmp	r2, #117	; 0x75
 800cbe8:	d021      	beq.n	800cc2e <_printf_i+0xb6>
 800cbea:	2a78      	cmp	r2, #120	; 0x78
 800cbec:	d1dc      	bne.n	800cba8 <_printf_i+0x30>
 800cbee:	2278      	movs	r2, #120	; 0x78
 800cbf0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800cbf4:	496e      	ldr	r1, [pc, #440]	; (800cdb0 <_printf_i+0x238>)
 800cbf6:	e064      	b.n	800ccc2 <_printf_i+0x14a>
 800cbf8:	681a      	ldr	r2, [r3, #0]
 800cbfa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800cbfe:	1d11      	adds	r1, r2, #4
 800cc00:	6019      	str	r1, [r3, #0]
 800cc02:	6813      	ldr	r3, [r2, #0]
 800cc04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc08:	2301      	movs	r3, #1
 800cc0a:	e0a3      	b.n	800cd54 <_printf_i+0x1dc>
 800cc0c:	f011 0f40 	tst.w	r1, #64	; 0x40
 800cc10:	f102 0104 	add.w	r1, r2, #4
 800cc14:	6019      	str	r1, [r3, #0]
 800cc16:	d0d7      	beq.n	800cbc8 <_printf_i+0x50>
 800cc18:	f9b2 3000 	ldrsh.w	r3, [r2]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	da03      	bge.n	800cc28 <_printf_i+0xb0>
 800cc20:	222d      	movs	r2, #45	; 0x2d
 800cc22:	425b      	negs	r3, r3
 800cc24:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cc28:	4962      	ldr	r1, [pc, #392]	; (800cdb4 <_printf_i+0x23c>)
 800cc2a:	220a      	movs	r2, #10
 800cc2c:	e017      	b.n	800cc5e <_printf_i+0xe6>
 800cc2e:	6820      	ldr	r0, [r4, #0]
 800cc30:	6819      	ldr	r1, [r3, #0]
 800cc32:	f010 0f80 	tst.w	r0, #128	; 0x80
 800cc36:	d003      	beq.n	800cc40 <_printf_i+0xc8>
 800cc38:	1d08      	adds	r0, r1, #4
 800cc3a:	6018      	str	r0, [r3, #0]
 800cc3c:	680b      	ldr	r3, [r1, #0]
 800cc3e:	e006      	b.n	800cc4e <_printf_i+0xd6>
 800cc40:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cc44:	f101 0004 	add.w	r0, r1, #4
 800cc48:	6018      	str	r0, [r3, #0]
 800cc4a:	d0f7      	beq.n	800cc3c <_printf_i+0xc4>
 800cc4c:	880b      	ldrh	r3, [r1, #0]
 800cc4e:	4959      	ldr	r1, [pc, #356]	; (800cdb4 <_printf_i+0x23c>)
 800cc50:	2a6f      	cmp	r2, #111	; 0x6f
 800cc52:	bf14      	ite	ne
 800cc54:	220a      	movne	r2, #10
 800cc56:	2208      	moveq	r2, #8
 800cc58:	2000      	movs	r0, #0
 800cc5a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800cc5e:	6865      	ldr	r5, [r4, #4]
 800cc60:	60a5      	str	r5, [r4, #8]
 800cc62:	2d00      	cmp	r5, #0
 800cc64:	f2c0 809c 	blt.w	800cda0 <_printf_i+0x228>
 800cc68:	6820      	ldr	r0, [r4, #0]
 800cc6a:	f020 0004 	bic.w	r0, r0, #4
 800cc6e:	6020      	str	r0, [r4, #0]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d13f      	bne.n	800ccf4 <_printf_i+0x17c>
 800cc74:	2d00      	cmp	r5, #0
 800cc76:	f040 8095 	bne.w	800cda4 <_printf_i+0x22c>
 800cc7a:	4675      	mov	r5, lr
 800cc7c:	2a08      	cmp	r2, #8
 800cc7e:	d10b      	bne.n	800cc98 <_printf_i+0x120>
 800cc80:	6823      	ldr	r3, [r4, #0]
 800cc82:	07da      	lsls	r2, r3, #31
 800cc84:	d508      	bpl.n	800cc98 <_printf_i+0x120>
 800cc86:	6923      	ldr	r3, [r4, #16]
 800cc88:	6862      	ldr	r2, [r4, #4]
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	bfde      	ittt	le
 800cc8e:	2330      	movle	r3, #48	; 0x30
 800cc90:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cc94:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cc98:	ebae 0305 	sub.w	r3, lr, r5
 800cc9c:	6123      	str	r3, [r4, #16]
 800cc9e:	f8cd 8000 	str.w	r8, [sp]
 800cca2:	463b      	mov	r3, r7
 800cca4:	aa03      	add	r2, sp, #12
 800cca6:	4621      	mov	r1, r4
 800cca8:	4630      	mov	r0, r6
 800ccaa:	f7ff feef 	bl	800ca8c <_printf_common>
 800ccae:	3001      	adds	r0, #1
 800ccb0:	d155      	bne.n	800cd5e <_printf_i+0x1e6>
 800ccb2:	f04f 30ff 	mov.w	r0, #4294967295
 800ccb6:	b005      	add	sp, #20
 800ccb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccbc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800ccc0:	493c      	ldr	r1, [pc, #240]	; (800cdb4 <_printf_i+0x23c>)
 800ccc2:	6822      	ldr	r2, [r4, #0]
 800ccc4:	6818      	ldr	r0, [r3, #0]
 800ccc6:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ccca:	f100 0504 	add.w	r5, r0, #4
 800ccce:	601d      	str	r5, [r3, #0]
 800ccd0:	d001      	beq.n	800ccd6 <_printf_i+0x15e>
 800ccd2:	6803      	ldr	r3, [r0, #0]
 800ccd4:	e002      	b.n	800ccdc <_printf_i+0x164>
 800ccd6:	0655      	lsls	r5, r2, #25
 800ccd8:	d5fb      	bpl.n	800ccd2 <_printf_i+0x15a>
 800ccda:	8803      	ldrh	r3, [r0, #0]
 800ccdc:	07d0      	lsls	r0, r2, #31
 800ccde:	bf44      	itt	mi
 800cce0:	f042 0220 	orrmi.w	r2, r2, #32
 800cce4:	6022      	strmi	r2, [r4, #0]
 800cce6:	b91b      	cbnz	r3, 800ccf0 <_printf_i+0x178>
 800cce8:	6822      	ldr	r2, [r4, #0]
 800ccea:	f022 0220 	bic.w	r2, r2, #32
 800ccee:	6022      	str	r2, [r4, #0]
 800ccf0:	2210      	movs	r2, #16
 800ccf2:	e7b1      	b.n	800cc58 <_printf_i+0xe0>
 800ccf4:	4675      	mov	r5, lr
 800ccf6:	fbb3 f0f2 	udiv	r0, r3, r2
 800ccfa:	fb02 3310 	mls	r3, r2, r0, r3
 800ccfe:	5ccb      	ldrb	r3, [r1, r3]
 800cd00:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cd04:	4603      	mov	r3, r0
 800cd06:	2800      	cmp	r0, #0
 800cd08:	d1f5      	bne.n	800ccf6 <_printf_i+0x17e>
 800cd0a:	e7b7      	b.n	800cc7c <_printf_i+0x104>
 800cd0c:	6808      	ldr	r0, [r1, #0]
 800cd0e:	681a      	ldr	r2, [r3, #0]
 800cd10:	6949      	ldr	r1, [r1, #20]
 800cd12:	f010 0f80 	tst.w	r0, #128	; 0x80
 800cd16:	d004      	beq.n	800cd22 <_printf_i+0x1aa>
 800cd18:	1d10      	adds	r0, r2, #4
 800cd1a:	6018      	str	r0, [r3, #0]
 800cd1c:	6813      	ldr	r3, [r2, #0]
 800cd1e:	6019      	str	r1, [r3, #0]
 800cd20:	e007      	b.n	800cd32 <_printf_i+0x1ba>
 800cd22:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cd26:	f102 0004 	add.w	r0, r2, #4
 800cd2a:	6018      	str	r0, [r3, #0]
 800cd2c:	6813      	ldr	r3, [r2, #0]
 800cd2e:	d0f6      	beq.n	800cd1e <_printf_i+0x1a6>
 800cd30:	8019      	strh	r1, [r3, #0]
 800cd32:	2300      	movs	r3, #0
 800cd34:	6123      	str	r3, [r4, #16]
 800cd36:	4675      	mov	r5, lr
 800cd38:	e7b1      	b.n	800cc9e <_printf_i+0x126>
 800cd3a:	681a      	ldr	r2, [r3, #0]
 800cd3c:	1d11      	adds	r1, r2, #4
 800cd3e:	6019      	str	r1, [r3, #0]
 800cd40:	6815      	ldr	r5, [r2, #0]
 800cd42:	6862      	ldr	r2, [r4, #4]
 800cd44:	2100      	movs	r1, #0
 800cd46:	4628      	mov	r0, r5
 800cd48:	f7f3 fa52 	bl	80001f0 <memchr>
 800cd4c:	b108      	cbz	r0, 800cd52 <_printf_i+0x1da>
 800cd4e:	1b40      	subs	r0, r0, r5
 800cd50:	6060      	str	r0, [r4, #4]
 800cd52:	6863      	ldr	r3, [r4, #4]
 800cd54:	6123      	str	r3, [r4, #16]
 800cd56:	2300      	movs	r3, #0
 800cd58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cd5c:	e79f      	b.n	800cc9e <_printf_i+0x126>
 800cd5e:	6923      	ldr	r3, [r4, #16]
 800cd60:	462a      	mov	r2, r5
 800cd62:	4639      	mov	r1, r7
 800cd64:	4630      	mov	r0, r6
 800cd66:	47c0      	blx	r8
 800cd68:	3001      	adds	r0, #1
 800cd6a:	d0a2      	beq.n	800ccb2 <_printf_i+0x13a>
 800cd6c:	6823      	ldr	r3, [r4, #0]
 800cd6e:	079b      	lsls	r3, r3, #30
 800cd70:	d507      	bpl.n	800cd82 <_printf_i+0x20a>
 800cd72:	2500      	movs	r5, #0
 800cd74:	f104 0919 	add.w	r9, r4, #25
 800cd78:	68e3      	ldr	r3, [r4, #12]
 800cd7a:	9a03      	ldr	r2, [sp, #12]
 800cd7c:	1a9b      	subs	r3, r3, r2
 800cd7e:	429d      	cmp	r5, r3
 800cd80:	db05      	blt.n	800cd8e <_printf_i+0x216>
 800cd82:	68e0      	ldr	r0, [r4, #12]
 800cd84:	9b03      	ldr	r3, [sp, #12]
 800cd86:	4298      	cmp	r0, r3
 800cd88:	bfb8      	it	lt
 800cd8a:	4618      	movlt	r0, r3
 800cd8c:	e793      	b.n	800ccb6 <_printf_i+0x13e>
 800cd8e:	2301      	movs	r3, #1
 800cd90:	464a      	mov	r2, r9
 800cd92:	4639      	mov	r1, r7
 800cd94:	4630      	mov	r0, r6
 800cd96:	47c0      	blx	r8
 800cd98:	3001      	adds	r0, #1
 800cd9a:	d08a      	beq.n	800ccb2 <_printf_i+0x13a>
 800cd9c:	3501      	adds	r5, #1
 800cd9e:	e7eb      	b.n	800cd78 <_printf_i+0x200>
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d1a7      	bne.n	800ccf4 <_printf_i+0x17c>
 800cda4:	780b      	ldrb	r3, [r1, #0]
 800cda6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cdaa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cdae:	e765      	b.n	800cc7c <_printf_i+0x104>
 800cdb0:	0800d26a 	.word	0x0800d26a
 800cdb4:	0800d259 	.word	0x0800d259

0800cdb8 <memmove>:
 800cdb8:	4288      	cmp	r0, r1
 800cdba:	b510      	push	{r4, lr}
 800cdbc:	eb01 0302 	add.w	r3, r1, r2
 800cdc0:	d803      	bhi.n	800cdca <memmove+0x12>
 800cdc2:	1e42      	subs	r2, r0, #1
 800cdc4:	4299      	cmp	r1, r3
 800cdc6:	d10c      	bne.n	800cde2 <memmove+0x2a>
 800cdc8:	bd10      	pop	{r4, pc}
 800cdca:	4298      	cmp	r0, r3
 800cdcc:	d2f9      	bcs.n	800cdc2 <memmove+0xa>
 800cdce:	1881      	adds	r1, r0, r2
 800cdd0:	1ad2      	subs	r2, r2, r3
 800cdd2:	42d3      	cmn	r3, r2
 800cdd4:	d100      	bne.n	800cdd8 <memmove+0x20>
 800cdd6:	bd10      	pop	{r4, pc}
 800cdd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cddc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800cde0:	e7f7      	b.n	800cdd2 <memmove+0x1a>
 800cde2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cde6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800cdea:	e7eb      	b.n	800cdc4 <memmove+0xc>

0800cdec <_free_r>:
 800cdec:	b538      	push	{r3, r4, r5, lr}
 800cdee:	4605      	mov	r5, r0
 800cdf0:	2900      	cmp	r1, #0
 800cdf2:	d045      	beq.n	800ce80 <_free_r+0x94>
 800cdf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cdf8:	1f0c      	subs	r4, r1, #4
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	bfb8      	it	lt
 800cdfe:	18e4      	addlt	r4, r4, r3
 800ce00:	f000 f8d6 	bl	800cfb0 <__malloc_lock>
 800ce04:	4a1f      	ldr	r2, [pc, #124]	; (800ce84 <_free_r+0x98>)
 800ce06:	6813      	ldr	r3, [r2, #0]
 800ce08:	4610      	mov	r0, r2
 800ce0a:	b933      	cbnz	r3, 800ce1a <_free_r+0x2e>
 800ce0c:	6063      	str	r3, [r4, #4]
 800ce0e:	6014      	str	r4, [r2, #0]
 800ce10:	4628      	mov	r0, r5
 800ce12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce16:	f000 b8cc 	b.w	800cfb2 <__malloc_unlock>
 800ce1a:	42a3      	cmp	r3, r4
 800ce1c:	d90c      	bls.n	800ce38 <_free_r+0x4c>
 800ce1e:	6821      	ldr	r1, [r4, #0]
 800ce20:	1862      	adds	r2, r4, r1
 800ce22:	4293      	cmp	r3, r2
 800ce24:	bf04      	itt	eq
 800ce26:	681a      	ldreq	r2, [r3, #0]
 800ce28:	685b      	ldreq	r3, [r3, #4]
 800ce2a:	6063      	str	r3, [r4, #4]
 800ce2c:	bf04      	itt	eq
 800ce2e:	1852      	addeq	r2, r2, r1
 800ce30:	6022      	streq	r2, [r4, #0]
 800ce32:	6004      	str	r4, [r0, #0]
 800ce34:	e7ec      	b.n	800ce10 <_free_r+0x24>
 800ce36:	4613      	mov	r3, r2
 800ce38:	685a      	ldr	r2, [r3, #4]
 800ce3a:	b10a      	cbz	r2, 800ce40 <_free_r+0x54>
 800ce3c:	42a2      	cmp	r2, r4
 800ce3e:	d9fa      	bls.n	800ce36 <_free_r+0x4a>
 800ce40:	6819      	ldr	r1, [r3, #0]
 800ce42:	1858      	adds	r0, r3, r1
 800ce44:	42a0      	cmp	r0, r4
 800ce46:	d10b      	bne.n	800ce60 <_free_r+0x74>
 800ce48:	6820      	ldr	r0, [r4, #0]
 800ce4a:	4401      	add	r1, r0
 800ce4c:	1858      	adds	r0, r3, r1
 800ce4e:	4282      	cmp	r2, r0
 800ce50:	6019      	str	r1, [r3, #0]
 800ce52:	d1dd      	bne.n	800ce10 <_free_r+0x24>
 800ce54:	6810      	ldr	r0, [r2, #0]
 800ce56:	6852      	ldr	r2, [r2, #4]
 800ce58:	605a      	str	r2, [r3, #4]
 800ce5a:	4401      	add	r1, r0
 800ce5c:	6019      	str	r1, [r3, #0]
 800ce5e:	e7d7      	b.n	800ce10 <_free_r+0x24>
 800ce60:	d902      	bls.n	800ce68 <_free_r+0x7c>
 800ce62:	230c      	movs	r3, #12
 800ce64:	602b      	str	r3, [r5, #0]
 800ce66:	e7d3      	b.n	800ce10 <_free_r+0x24>
 800ce68:	6820      	ldr	r0, [r4, #0]
 800ce6a:	1821      	adds	r1, r4, r0
 800ce6c:	428a      	cmp	r2, r1
 800ce6e:	bf04      	itt	eq
 800ce70:	6811      	ldreq	r1, [r2, #0]
 800ce72:	6852      	ldreq	r2, [r2, #4]
 800ce74:	6062      	str	r2, [r4, #4]
 800ce76:	bf04      	itt	eq
 800ce78:	1809      	addeq	r1, r1, r0
 800ce7a:	6021      	streq	r1, [r4, #0]
 800ce7c:	605c      	str	r4, [r3, #4]
 800ce7e:	e7c7      	b.n	800ce10 <_free_r+0x24>
 800ce80:	bd38      	pop	{r3, r4, r5, pc}
 800ce82:	bf00      	nop
 800ce84:	20003f0c 	.word	0x20003f0c

0800ce88 <_malloc_r>:
 800ce88:	b570      	push	{r4, r5, r6, lr}
 800ce8a:	1ccd      	adds	r5, r1, #3
 800ce8c:	f025 0503 	bic.w	r5, r5, #3
 800ce90:	3508      	adds	r5, #8
 800ce92:	2d0c      	cmp	r5, #12
 800ce94:	bf38      	it	cc
 800ce96:	250c      	movcc	r5, #12
 800ce98:	2d00      	cmp	r5, #0
 800ce9a:	4606      	mov	r6, r0
 800ce9c:	db01      	blt.n	800cea2 <_malloc_r+0x1a>
 800ce9e:	42a9      	cmp	r1, r5
 800cea0:	d903      	bls.n	800ceaa <_malloc_r+0x22>
 800cea2:	230c      	movs	r3, #12
 800cea4:	6033      	str	r3, [r6, #0]
 800cea6:	2000      	movs	r0, #0
 800cea8:	bd70      	pop	{r4, r5, r6, pc}
 800ceaa:	f000 f881 	bl	800cfb0 <__malloc_lock>
 800ceae:	4a23      	ldr	r2, [pc, #140]	; (800cf3c <_malloc_r+0xb4>)
 800ceb0:	6814      	ldr	r4, [r2, #0]
 800ceb2:	4621      	mov	r1, r4
 800ceb4:	b991      	cbnz	r1, 800cedc <_malloc_r+0x54>
 800ceb6:	4c22      	ldr	r4, [pc, #136]	; (800cf40 <_malloc_r+0xb8>)
 800ceb8:	6823      	ldr	r3, [r4, #0]
 800ceba:	b91b      	cbnz	r3, 800cec4 <_malloc_r+0x3c>
 800cebc:	4630      	mov	r0, r6
 800cebe:	f000 f867 	bl	800cf90 <_sbrk_r>
 800cec2:	6020      	str	r0, [r4, #0]
 800cec4:	4629      	mov	r1, r5
 800cec6:	4630      	mov	r0, r6
 800cec8:	f000 f862 	bl	800cf90 <_sbrk_r>
 800cecc:	1c43      	adds	r3, r0, #1
 800cece:	d126      	bne.n	800cf1e <_malloc_r+0x96>
 800ced0:	230c      	movs	r3, #12
 800ced2:	6033      	str	r3, [r6, #0]
 800ced4:	4630      	mov	r0, r6
 800ced6:	f000 f86c 	bl	800cfb2 <__malloc_unlock>
 800ceda:	e7e4      	b.n	800cea6 <_malloc_r+0x1e>
 800cedc:	680b      	ldr	r3, [r1, #0]
 800cede:	1b5b      	subs	r3, r3, r5
 800cee0:	d41a      	bmi.n	800cf18 <_malloc_r+0x90>
 800cee2:	2b0b      	cmp	r3, #11
 800cee4:	d90f      	bls.n	800cf06 <_malloc_r+0x7e>
 800cee6:	600b      	str	r3, [r1, #0]
 800cee8:	50cd      	str	r5, [r1, r3]
 800ceea:	18cc      	adds	r4, r1, r3
 800ceec:	4630      	mov	r0, r6
 800ceee:	f000 f860 	bl	800cfb2 <__malloc_unlock>
 800cef2:	f104 000b 	add.w	r0, r4, #11
 800cef6:	1d23      	adds	r3, r4, #4
 800cef8:	f020 0007 	bic.w	r0, r0, #7
 800cefc:	1ac3      	subs	r3, r0, r3
 800cefe:	d01b      	beq.n	800cf38 <_malloc_r+0xb0>
 800cf00:	425a      	negs	r2, r3
 800cf02:	50e2      	str	r2, [r4, r3]
 800cf04:	bd70      	pop	{r4, r5, r6, pc}
 800cf06:	428c      	cmp	r4, r1
 800cf08:	bf0d      	iteet	eq
 800cf0a:	6863      	ldreq	r3, [r4, #4]
 800cf0c:	684b      	ldrne	r3, [r1, #4]
 800cf0e:	6063      	strne	r3, [r4, #4]
 800cf10:	6013      	streq	r3, [r2, #0]
 800cf12:	bf18      	it	ne
 800cf14:	460c      	movne	r4, r1
 800cf16:	e7e9      	b.n	800ceec <_malloc_r+0x64>
 800cf18:	460c      	mov	r4, r1
 800cf1a:	6849      	ldr	r1, [r1, #4]
 800cf1c:	e7ca      	b.n	800ceb4 <_malloc_r+0x2c>
 800cf1e:	1cc4      	adds	r4, r0, #3
 800cf20:	f024 0403 	bic.w	r4, r4, #3
 800cf24:	42a0      	cmp	r0, r4
 800cf26:	d005      	beq.n	800cf34 <_malloc_r+0xac>
 800cf28:	1a21      	subs	r1, r4, r0
 800cf2a:	4630      	mov	r0, r6
 800cf2c:	f000 f830 	bl	800cf90 <_sbrk_r>
 800cf30:	3001      	adds	r0, #1
 800cf32:	d0cd      	beq.n	800ced0 <_malloc_r+0x48>
 800cf34:	6025      	str	r5, [r4, #0]
 800cf36:	e7d9      	b.n	800ceec <_malloc_r+0x64>
 800cf38:	bd70      	pop	{r4, r5, r6, pc}
 800cf3a:	bf00      	nop
 800cf3c:	20003f0c 	.word	0x20003f0c
 800cf40:	20003f10 	.word	0x20003f10

0800cf44 <_realloc_r>:
 800cf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf46:	4607      	mov	r7, r0
 800cf48:	4614      	mov	r4, r2
 800cf4a:	460e      	mov	r6, r1
 800cf4c:	b921      	cbnz	r1, 800cf58 <_realloc_r+0x14>
 800cf4e:	4611      	mov	r1, r2
 800cf50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cf54:	f7ff bf98 	b.w	800ce88 <_malloc_r>
 800cf58:	b922      	cbnz	r2, 800cf64 <_realloc_r+0x20>
 800cf5a:	f7ff ff47 	bl	800cdec <_free_r>
 800cf5e:	4625      	mov	r5, r4
 800cf60:	4628      	mov	r0, r5
 800cf62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf64:	f000 f826 	bl	800cfb4 <_malloc_usable_size_r>
 800cf68:	4284      	cmp	r4, r0
 800cf6a:	d90f      	bls.n	800cf8c <_realloc_r+0x48>
 800cf6c:	4621      	mov	r1, r4
 800cf6e:	4638      	mov	r0, r7
 800cf70:	f7ff ff8a 	bl	800ce88 <_malloc_r>
 800cf74:	4605      	mov	r5, r0
 800cf76:	2800      	cmp	r0, #0
 800cf78:	d0f2      	beq.n	800cf60 <_realloc_r+0x1c>
 800cf7a:	4631      	mov	r1, r6
 800cf7c:	4622      	mov	r2, r4
 800cf7e:	f7ff fbe9 	bl	800c754 <memcpy>
 800cf82:	4631      	mov	r1, r6
 800cf84:	4638      	mov	r0, r7
 800cf86:	f7ff ff31 	bl	800cdec <_free_r>
 800cf8a:	e7e9      	b.n	800cf60 <_realloc_r+0x1c>
 800cf8c:	4635      	mov	r5, r6
 800cf8e:	e7e7      	b.n	800cf60 <_realloc_r+0x1c>

0800cf90 <_sbrk_r>:
 800cf90:	b538      	push	{r3, r4, r5, lr}
 800cf92:	4c06      	ldr	r4, [pc, #24]	; (800cfac <_sbrk_r+0x1c>)
 800cf94:	2300      	movs	r3, #0
 800cf96:	4605      	mov	r5, r0
 800cf98:	4608      	mov	r0, r1
 800cf9a:	6023      	str	r3, [r4, #0]
 800cf9c:	f000 f814 	bl	800cfc8 <_sbrk>
 800cfa0:	1c43      	adds	r3, r0, #1
 800cfa2:	d102      	bne.n	800cfaa <_sbrk_r+0x1a>
 800cfa4:	6823      	ldr	r3, [r4, #0]
 800cfa6:	b103      	cbz	r3, 800cfaa <_sbrk_r+0x1a>
 800cfa8:	602b      	str	r3, [r5, #0]
 800cfaa:	bd38      	pop	{r3, r4, r5, pc}
 800cfac:	20006398 	.word	0x20006398

0800cfb0 <__malloc_lock>:
 800cfb0:	4770      	bx	lr

0800cfb2 <__malloc_unlock>:
 800cfb2:	4770      	bx	lr

0800cfb4 <_malloc_usable_size_r>:
 800cfb4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800cfb8:	2800      	cmp	r0, #0
 800cfba:	f1a0 0004 	sub.w	r0, r0, #4
 800cfbe:	bfbc      	itt	lt
 800cfc0:	580b      	ldrlt	r3, [r1, r0]
 800cfc2:	18c0      	addlt	r0, r0, r3
 800cfc4:	4770      	bx	lr
	...

0800cfc8 <_sbrk>:
 800cfc8:	4b04      	ldr	r3, [pc, #16]	; (800cfdc <_sbrk+0x14>)
 800cfca:	6819      	ldr	r1, [r3, #0]
 800cfcc:	4602      	mov	r2, r0
 800cfce:	b909      	cbnz	r1, 800cfd4 <_sbrk+0xc>
 800cfd0:	4903      	ldr	r1, [pc, #12]	; (800cfe0 <_sbrk+0x18>)
 800cfd2:	6019      	str	r1, [r3, #0]
 800cfd4:	6818      	ldr	r0, [r3, #0]
 800cfd6:	4402      	add	r2, r0
 800cfd8:	601a      	str	r2, [r3, #0]
 800cfda:	4770      	bx	lr
 800cfdc:	20003f14 	.word	0x20003f14
 800cfe0:	2000639c 	.word	0x2000639c

0800cfe4 <_init>:
 800cfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfe6:	bf00      	nop
 800cfe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfea:	bc08      	pop	{r3}
 800cfec:	469e      	mov	lr, r3
 800cfee:	4770      	bx	lr

0800cff0 <_fini>:
 800cff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cff2:	bf00      	nop
 800cff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cff6:	bc08      	pop	{r3}
 800cff8:	469e      	mov	lr, r3
 800cffa:	4770      	bx	lr
