$comment
	File created using the following command:
		vcd file Lab3_3bit_Cnt.msim.vcd -direction
$end
$date
	Mon Mar 03 01:28:28 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab3_3bit_cnt_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # BA $end
$var wire 1 $ C $end
$var wire 1 % CLK $end
$var wire 1 & CLR0 $end
$var wire 1 ' CLR1 $end
$var wire 1 ( CLR2 $end
$var wire 1 ) D $end
$var wire 1 * E $end
$var wire 1 + F $end
$var wire 1 , FO $end
$var wire 1 - G $end
$var wire 1 . Q0 $end
$var wire 1 / Q1 $end
$var wire 1 0 Q2 $end
$var wire 1 1 SET0 $end
$var wire 1 2 SET1 $end
$var wire 1 3 SET2 $end
$var wire 1 4 Sp_L $end
$var wire 1 5 X [3] $end
$var wire 1 6 X [2] $end
$var wire 1 7 X [1] $end
$var wire 1 8 X [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_Q0 $end
$var wire 1 C ww_CLR0 $end
$var wire 1 D ww_CLK $end
$var wire 1 E ww_Q2 $end
$var wire 1 F ww_CLR2 $end
$var wire 1 G ww_B $end
$var wire 1 H ww_X [3] $end
$var wire 1 I ww_X [2] $end
$var wire 1 J ww_X [1] $end
$var wire 1 K ww_X [0] $end
$var wire 1 L ww_Q1 $end
$var wire 1 M ww_CLR1 $end
$var wire 1 N ww_F $end
$var wire 1 O ww_SET1 $end
$var wire 1 P ww_Sp_L $end
$var wire 1 Q ww_SET2 $end
$var wire 1 R ww_SET0 $end
$var wire 1 S ww_A $end
$var wire 1 T ww_C $end
$var wire 1 U ww_D $end
$var wire 1 V ww_E $end
$var wire 1 W ww_G $end
$var wire 1 X ww_FO $end
$var wire 1 Y ww_BA $end
$var wire 1 Z \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 [ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 \ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 ] \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 ^ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 _ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 ` \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 a \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 b \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 c \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 d \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 e \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 f \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 g \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 h \FO~input_o\ $end
$var wire 1 i \BA~input_o\ $end
$var wire 1 j \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 k \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 l \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 m \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 n \Q0~output_o\ $end
$var wire 1 o \Q2~output_o\ $end
$var wire 1 p \B~output_o\ $end
$var wire 1 q \X[3]~output_o\ $end
$var wire 1 r \X[2]~output_o\ $end
$var wire 1 s \X[1]~output_o\ $end
$var wire 1 t \X[0]~output_o\ $end
$var wire 1 u \Q1~output_o\ $end
$var wire 1 v \F~output_o\ $end
$var wire 1 w \Sp_L~output_o\ $end
$var wire 1 x \A~output_o\ $end
$var wire 1 y \C~output_o\ $end
$var wire 1 z \D~output_o\ $end
$var wire 1 { \E~output_o\ $end
$var wire 1 | \G~output_o\ $end
$var wire 1 } \SET0~input_o\ $end
$var wire 1 ~ \CLR0~input_o\ $end
$var wire 1 !! \inst44~1_combout\ $end
$var wire 1 "! \CLK~input_o\ $end
$var wire 1 #! \CLK~inputclkctrl_outclk\ $end
$var wire 1 $! \SET1~input_o\ $end
$var wire 1 %! \CLR1~input_o\ $end
$var wire 1 &! \inst9~1_combout\ $end
$var wire 1 '! \SET2~input_o\ $end
$var wire 1 (! \CLR2~input_o\ $end
$var wire 1 )! \inst45~1_combout\ $end
$var wire 1 *! \inst1|inst50~1_combout\ $end
$var wire 1 +! \inst14~1_combout\ $end
$var wire 1 ,! \inst14~0_combout\ $end
$var wire 1 -! \inst45~3_combout\ $end
$var wire 1 .! \inst45~0_combout\ $end
$var wire 1 /! \inst45~_emulated_q\ $end
$var wire 1 0! \inst45~2_combout\ $end
$var wire 1 1! \inst48~0_combout\ $end
$var wire 1 2! \inst14~2_combout\ $end
$var wire 1 3! \inst9~3_combout\ $end
$var wire 1 4! \inst9~0_combout\ $end
$var wire 1 5! \inst9~_emulated_q\ $end
$var wire 1 6! \inst9~2_combout\ $end
$var wire 1 7! \inst44~5_combout\ $end
$var wire 1 8! \inst44~3_combout\ $end
$var wire 1 9! \inst44~0_combout\ $end
$var wire 1 :! \inst44~_emulated_q\ $end
$var wire 1 ;! \inst44~2_combout\ $end
$var wire 1 <! \inst25~0_combout\ $end
$var wire 1 =! \inst1|boom2~0_combout\ $end
$var wire 1 >! \inst1|BOOF~0_combout\ $end
$var wire 1 ?! \inst1|boom3~0_combout\ $end
$var wire 1 @! \inst1|boom~combout\ $end
$var wire 1 A! \inst1|boom~0_combout\ $end
$var wire 1 B! \inst1|inst17~0_combout\ $end
$var wire 1 C! \ALT_INV_inst25~0_combout\ $end
$var wire 1 D! \inst1|ALT_INV_BOOF~0_combout\ $end
$var wire 1 E! \inst1|ALT_INV_inst17~0_combout\ $end
$var wire 1 F! \inst1|ALT_INV_boom3~0_combout\ $end
$var wire 1 G! \inst1|ALT_INV_boom2~0_combout\ $end
$var wire 1 H! \inst1|ALT_INV_boom~combout\ $end
$var wire 1 I! \ALT_INV_inst9~0_combout\ $end
$var wire 1 J! \ALT_INV_inst44~0_combout\ $end
$var wire 1 K! \ALT_INV_inst45~0_combout\ $end
$var wire 1 L! \inst1|ALT_INV_inst50~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
1-
0.
0/
00
01
02
03
04
09
1:
x;
1<
1=
1>
1?
1@
1A
0B
0C
0D
0E
0F
0G
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0h
0i
0j
zk
zl
zm
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
1+!
0,!
0-!
1.!
0/!
00!
11!
02!
03!
14!
05!
06!
17!
08!
19!
0:!
0;!
1<!
1=!
1>!
1?!
1@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0H
0I
0J
0K
1d
1e
1f
0g
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
05
06
07
08
$end
#1000000
