Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica3/p3ej2_tb_isim_beh.exe -prj C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica3/p3ej2_tb_beh.prj work.p3ej2_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica3/p3ej2.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica3/Testbenches/p3ej2_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/Practica3/Testbenches/p3ej2_tb.vhd" Line 18: Formal port <INIT> does not exist in entity <p3ej2>.  Please compare the definition of block <p3ej2> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit p3ej2_tb in library work failed
