verilog work ../../clk_wiz_0.v
verilog work ../example_design/clk_wiz_0_exdes.v
