Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Mar  2 00:23:10 2026
| Host         : G-MF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.459        0.000                      0                33184        0.036        0.000                      0                33184        3.870        0.000                       0                 11726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.459        0.000                      0                33184        0.036        0.000                      0                33184        3.870        0.000                       0                 11726  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 3.932ns (54.175%)  route 3.326ns (45.825%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          1.149     9.730    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.105     9.835 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[1]_i_1/O
                         net (fo=1, routed)           0.000     9.835    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_1_fu_388_p3[1]
    SLICE_X51Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.243    12.225    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X51Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[1]/C
                         clock pessimism              0.193    12.418    
                         clock uncertainty           -0.154    12.264    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.030    12.294    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[1]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 3.932ns (54.197%)  route 3.323ns (45.803%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          1.146     9.727    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.105     9.832 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[2]_i_1/O
                         net (fo=1, routed)           0.000     9.832    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_1_fu_388_p3[2]
    SLICE_X51Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.243    12.225    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X51Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[2]/C
                         clock pessimism              0.193    12.418    
                         clock uncertainty           -0.154    12.264    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.032    12.296    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[2]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 3.932ns (54.359%)  route 3.301ns (45.641%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          1.124     9.705    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X51Y46         LUT5 (Prop_lut5_I4_O)        0.105     9.810 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[3]_i_1/O
                         net (fo=1, routed)           0.000     9.810    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_1_fu_388_p3[3]
    SLICE_X51Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.243    12.225    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X51Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[3]/C
                         clock pessimism              0.193    12.418    
                         clock uncertainty           -0.154    12.264    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.032    12.296    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[3]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 3.932ns (55.291%)  route 3.179ns (44.709%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          1.002     9.583    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.105     9.688 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[1]_i_1/O
                         net (fo=1, routed)           0.000     9.688    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_1_fu_377_p3[1]
    SLICE_X39Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.254    12.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X39Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[1]/C
                         clock pessimism              0.109    12.345    
                         clock uncertainty           -0.154    12.191    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.030    12.221    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[1]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.379ns (5.496%)  route 6.517ns (94.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.437     2.516    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y84         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_fdre_C_Q)         0.379     2.895 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          6.517     9.412    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.366    12.349    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.097    12.445    
                         clock uncertainty           -0.154    12.291    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332    11.959    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 3.932ns (55.791%)  route 3.116ns (44.209%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.939     9.519    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.105     9.624 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[12]_i_1/O
                         net (fo=1, routed)           0.000     9.624    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_1_fu_377_p3[12]
    SLICE_X32Y47         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.254    12.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X32Y47         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[12]/C
                         clock pessimism              0.109    12.345    
                         clock uncertainty           -0.154    12.191    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.072    12.263    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[12]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 3.932ns (56.362%)  route 3.044ns (43.638%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 12.235 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.867     9.448    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.553 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[0]_i_1/O
                         net (fo=1, routed)           0.000     9.553    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_1_fu_388_p3[0]
    SLICE_X40Y48         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.253    12.235    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X40Y48         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[0]/C
                         clock pessimism              0.109    12.344    
                         clock uncertainty           -0.154    12.190    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.030    12.220    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/class_idx_11_fu_84_reg[0]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 3.932ns (56.378%)  route 3.042ns (43.623%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.865     9.446    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.105     9.551 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[3]_i_1/O
                         net (fo=1, routed)           0.000     9.551    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_1_fu_377_p3[3]
    SLICE_X39Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.254    12.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X39Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[3]/C
                         clock pessimism              0.109    12.345    
                         clock uncertainty           -0.154    12.191    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.032    12.223    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[3]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 3.932ns (56.564%)  route 3.019ns (43.436%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.842     9.423    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X37Y49         LUT5 (Prop_lut5_I0_O)        0.105     9.528 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[26]_i_1/O
                         net (fo=1, routed)           0.000     9.528    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9_n_56
    SLICE_X37Y49         FDSE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.254    12.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X37Y49         FDSE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[26]/C
                         clock pessimism              0.109    12.345    
                         clock uncertainty           -0.154    12.191    
    SLICE_X37Y49         FDSE (Setup_fdse_C_D)        0.030    12.221    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[26]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 3.932ns (56.335%)  route 3.048ns (43.665%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 12.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.498     2.577    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.702 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.215     5.917    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/DOADO[3]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.022 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.022    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U_n_4
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.462 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.462    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.658 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.658    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.756 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.756    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.936 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/final_score_fu_361_p2_carry__4/O[0]
                         net (fo=3, routed)           0.516     7.452    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/sext_ln89_fu_367_p1[20]
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.249     7.701 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.446     8.147    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.481 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.481    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.581 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/icmp_ln93_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.871     9.451    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.105     9.556 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/mac_muladd_7ns_6s_31s_31_4_1_U9/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[2]_i_1/O
                         net (fo=1, routed)           0.000     9.556    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_1_fu_377_p3[2]
    SLICE_X36Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.254    12.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_clk
    SLICE_X36Y46         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[2]/C
                         clock pessimism              0.109    12.345    
                         clock uncertainty           -0.154    12.191    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.072    12.263    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/max_score_12_fu_88_reg[2]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  2.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.637     0.973    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y109        FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/Q
                         net (fo=1, routed)           0.055     1.169    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X42Y109        RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.909     1.275    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X42Y109        RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.289     0.986    
    SLICE_X42Y109        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.133    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.551     0.887    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X47Y66         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.055     1.083    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X46Y66         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.817     1.183    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y66         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.283     0.900    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.047    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.555     0.891    system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X47Y92         FDRE                                         r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.055     1.087    system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X46Y92         RAMD32                                       r  system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.823     1.189    system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X46Y92         RAMD32                                       r  system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.051    system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1103]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.628%)  route 0.231ns (55.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.580     0.916    system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X65Y50         FDRE                                         r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_base_reg[30]/Q
                         net (fo=2, routed)           0.231     1.287    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1128]_0[40]
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.332 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i[1103]_i_1/O
                         net (fo=1, routed)           0.000     1.332    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i[1103]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.854     1.220    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X65Y49         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1103]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1103]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.795%)  route 0.198ns (57.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.556     0.892    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/Q
                         net (fo=1, routed)           0.198     1.237    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.859     1.225    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     1.186    system_i/bram_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/radiation_injector_0/inst/xor_ln22_reg_219_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.573     0.909    system_i/radiation_injector_0/inst/ap_clk
    SLICE_X55Y87         FDRE                                         r  system_i/radiation_injector_0/inst/xor_ln22_reg_219_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  system_i/radiation_injector_0/inst/xor_ln22_reg_219_reg[3]/Q
                         net (fo=1, routed)           0.108     1.158    system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[31]_0[3]
    SLICE_X54Y86         SRLC32E                                      r  system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.840     1.206    system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/ap_clk
    SLICE_X54Y86         SRLC32E                                      r  system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31/CLK
                         clock pessimism             -0.283     0.923    
    SLICE_X54Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.291%)  route 0.169ns (39.709%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.563     0.899    system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/ap_clk
    SLICE_X43Y49         FDRE                                         r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[4]/Q
                         net (fo=4, routed)           0.169     1.208    system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[6]_0[4]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.253 r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/p_0_out__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.253    system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0_n_65
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.323 r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/p_0_out__21_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.323    system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[8]_0[4]
    SLICE_X43Y50         FDRE                                         r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.825     1.191    system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/ap_clk
    SLICE_X43Y50         FDRE                                         r  system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.266    system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.464%)  route 0.213ns (56.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.551     0.887    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y83         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[33]/Q
                         net (fo=1, routed)           0.213     1.264    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_wdata[13]
    SLICE_X50Y82         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.812     1.178    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X50Y82         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[13]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.059     1.202    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.538%)  route 0.192ns (56.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.552     0.888    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y84         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[48]/Q
                         net (fo=1, routed)           0.192     1.228    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_wdata[26]
    SLICE_X51Y79         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.809     1.175    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X51Y79         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[26]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.023     1.163    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.605%)  route 0.170ns (53.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.552     0.888    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y84         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[52]/Q
                         net (fo=1, routed)           0.170     1.205    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_wdata[30]
    SLICE_X51Y84         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.814     1.180    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X51Y84         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[30]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)        -0.006     1.139    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y12  system_i/bgn_inference_0/inst/control_s_axi_U/int_input_img/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X3Y22  system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X3Y22  system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X3Y32  system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X3Y32  system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y12  system_i/bgn_inference_0/inst/control_s_axi_U/int_input_img/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y14  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/bn_offset_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y15  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/bn_scale_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y18  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/bias_l2_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y8   system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/weights_l2_U/q0_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y72  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.141ns  (logic 0.105ns (4.904%)  route 2.036ns (95.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.036     2.036    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X88Y89         LUT1 (Prop_lut1_I0_O)        0.105     2.141 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.141    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X88Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.292     2.275    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X88Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.045ns (3.968%)  route 1.089ns (96.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.089     1.089    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X88Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.134 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.134    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X88Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.851     1.217    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X88Y89         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 0.498ns (7.627%)  route 6.031ns (92.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.627     8.615    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y75         LUT1 (Prop_lut1_I0_O)        0.119     8.734 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     9.138    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y75         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.257     2.240    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y75         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 0.498ns (7.627%)  route 6.031ns (92.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.627     8.615    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y75         LUT1 (Prop_lut1_I0_O)        0.119     8.734 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     9.138    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y75         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.257     2.240    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y75         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 0.498ns (7.627%)  route 6.031ns (92.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.627     8.615    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y75         LUT1 (Prop_lut1_I0_O)        0.119     8.734 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     9.138    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y75         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.257     2.240    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y75         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.475ns  (logic 0.484ns (7.475%)  route 5.991ns (92.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.627     8.615    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y75         LUT1 (Prop_lut1_I0_O)        0.105     8.720 f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.364     9.084    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y75         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.221     2.204    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y75         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.475ns  (logic 0.484ns (7.475%)  route 5.991ns (92.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.627     8.615    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y75         LUT1 (Prop_lut1_I0_O)        0.105     8.720 f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.364     9.084    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y75         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.221     2.204    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y75         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.475ns  (logic 0.484ns (7.475%)  route 5.991ns (92.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.627     8.615    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y75         LUT1 (Prop_lut1_I0_O)        0.105     8.720 f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.364     9.084    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y75         FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.221     2.204    system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y75         FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.484ns (7.556%)  route 5.922ns (92.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.436     8.424    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y69         LUT1 (Prop_lut1_I0_O)        0.105     8.529 f  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.486     9.015    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y69         FDCE                                         f  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.263     2.246    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y69         FDCE                                         r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.484ns (7.556%)  route 5.922ns (92.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.436     8.424    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y69         LUT1 (Prop_lut1_I0_O)        0.105     8.529 f  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.486     9.015    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y69         FDCE                                         f  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.263     2.246    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y69         FDCE                                         r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.484ns (7.556%)  route 5.922ns (92.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.436     8.424    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y69         LUT1 (Prop_lut1_I0_O)        0.105     8.529 f  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.486     9.015    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y69         FDCE                                         f  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.263     2.246    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y69         FDCE                                         r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 0.500ns (7.903%)  route 5.827ns (92.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.530     2.609    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.379     2.988 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          5.436     8.424    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y69         LUT1 (Prop_lut1_I0_O)        0.121     8.545 f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.391     8.936    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y68         FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       1.268     2.251    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y68         FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.183ns (27.667%)  route 0.478ns (72.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.274     1.373    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.042     1.415 f  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.205     1.619    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y126        FDCE                                         f  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.895     1.261    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y126        FDCE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.183ns (27.667%)  route 0.478ns (72.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.274     1.373    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.042     1.415 f  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.205     1.619    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y126        FDCE                                         f  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.895     1.261    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y126        FDCE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.183ns (27.667%)  route 0.478ns (72.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.274     1.373    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.042     1.415 f  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.205     1.619    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y126        FDCE                                         f  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.895     1.261    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y126        FDCE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.586%)  route 0.514ns (73.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.397     1.496    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.541 f  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.658    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y128        FDCE                                         f  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.898     1.264    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y128        FDCE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.586%)  route 0.514ns (73.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.397     1.496    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.541 f  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.658    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y128        FDCE                                         f  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.898     1.264    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y128        FDCE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.586%)  route 0.514ns (73.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.397     1.496    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.541 f  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.658    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y128        FDCE                                         f  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.898     1.264    system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y128        FDCE                                         r  system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.366%)  route 0.577ns (75.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.274     1.373    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.304     1.721    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y125        FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.894     1.260    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y125        FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.366%)  route 0.577ns (75.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.274     1.373    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.304     1.721    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y125        FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.894     1.260    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y125        FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.366%)  route 0.577ns (75.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.274     1.373    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y125        LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.304     1.721    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y125        FDCE                                         f  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.894     1.260    system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y125        FDCE                                         r  system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.132%)  route 0.694ns (78.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.622     0.958    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X53Y126        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=39, routed)          0.519     1.618    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.663 f  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.838    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y121        FDCE                                         f  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11726, routed)       0.898     1.264    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y121        FDCE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





