<module name="DSS0_DISPC_0_COMMON_M" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS0_COMMON_DSS_REVISION" acronym="DSS0_COMMON_DSS_REVISION" offset="0x4" width="32" description="This register contains the K3_DSS revision number">
    <bitfield id="MODID" width="16" begin="31" end="16" resetval="0x6400" description="Module ID Field" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x6" description="RTL Revision" range="" rwaccess="R"/>
    <bitfield id="REVMAJOR" width="3" begin="10" end="8" resetval="0x2" description="Major Revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_DSS_SYSCONFIG" acronym="DSS0_COMMON_DSS_SYSCONFIG" offset="0x8" width="32" description="This register controls various parameters related to software reset and IP idle">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Write 0's for future compatibility." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Write 0's for future compatibility." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Write 0's for future compatibility." range="" rwaccess="R"/>
    <bitfield id="WARMRESET" width="1" begin="5" end="5" resetval="0x0" description="Warm reset." range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Deprecated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0's for future compatibility." range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset." range="" rwaccess="RW"/>
    <bitfield id="AUTOCLKGATING" width="1" begin="0" end="0" resetval="0x1" description="Internal clock gating strategy" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DSS_SYSSTATUS" acronym="DSS0_COMMON_DSS_SYSSTATUS" offset="0x20" width="32" description="This register provides status information about the module, excluding the interrupt status information">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISPC_IDLE_STATUS" width="1" begin="9" end="9" resetval="0x1" description="Idle status of DISPC" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISPC_VP_RESETDONE" width="4" begin="4" end="1" resetval="0xF" description="Reset status of VP" range="" rwaccess="R"/>
    <bitfield id="DISPC_FUNC_RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Reset status of DISPC Functional clock domain" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQSTATUS_RAW" acronym="DSS0_COMMON_DISPC_IRQSTATUS_RAW" offset="0x28" width="32" description="RAW Interrupt status. Raw status is set even if interrupt is not enabled. Write 1 to set the RAW status">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ STATUS- Reserved for future use" range="" rwaccess="RW1S"/>
    <bitfield id="DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ STATUS- Reserved for future use" range="" rwaccess="RW1S"/>
    <bitfield id="WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ STATUS." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ STATUS." range="" rwaccess="RW1S"/>
    <bitfield id="VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP" range="" rwaccess="RW1S"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQSTATUS" acronym="DSS0_COMMON_DISPC_IRQSTATUS" offset="0x2C" width="32" description="Interrupt status. Enabled status, isn't set unless event is enabled. Write 1 to clear the status after interrupt has been serviced. RAW status also gets cleared, i.e. even if not enabled">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ STATUS-Reserved for future use" range="" rwaccess="RW1C"/>
    <bitfield id="DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ STATUS-Reserved for future use" range="" rwaccess="RW1C"/>
    <bitfield id="WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ STATUS." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ STATUS." range="" rwaccess="RW1C"/>
    <bitfield id="VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQENABLE_SET" acronym="DSS0_COMMON_DISPC_IRQENABLE_SET" offset="0x30" width="32" description="SET Interrupt enable. Write 1 to set interrupt enable. Readout equal to corresponding _CLR register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ" range="" rwaccess="RW1S"/>
    <bitfield id="SET_DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ" range="" rwaccess="RW1S"/>
    <bitfield id="SET_WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ, if WB pipeline is present" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ." range="" rwaccess="RW1S"/>
    <bitfield id="SET_VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP" range="" rwaccess="RW1S"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQENABLE_CLR" acronym="DSS0_COMMON_DISPC_IRQENABLE_CLR" offset="0x34" width="32" description="CLR Interrupt enable. Write 1 to clear interrupt enable">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR_DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ" range="" rwaccess="RW1C"/>
    <bitfield id="CLR_DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ" range="" rwaccess="RW1C"/>
    <bitfield id="CLR_WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ, if WB pipeline is present" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR_VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ.[0] -&amp;amp;gt; VID1, [1] -&amp;amp;gt; VIDL1, [2] -&amp;amp;gt; VID2, [3] -&amp;amp;gt; VIDL2" range="" rwaccess="RW1C"/>
    <bitfield id="CLR_VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQENABLE_0" acronym="DSS0_COMMON_VID_IRQENABLE_0" offset="0x38" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW"/>
    <bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQENABLE_1" acronym="DSS0_COMMON_VID_IRQENABLE_1" offset="0x3C" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW"/>
    <bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQENABLE_2" acronym="DSS0_COMMON_VID_IRQENABLE_2" offset="0x40" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW"/>
    <bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQENABLE_3" acronym="DSS0_COMMON_VID_IRQENABLE_3" offset="0x44" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW"/>
    <bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQSTATUS_0" acronym="DSS0_COMMON_VID_IRQSTATUS_0" offset="0x48" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW1C"/>
    <bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQSTATUS_1" acronym="DSS0_COMMON_VID_IRQSTATUS_1" offset="0x4C" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW1C"/>
    <bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQSTATUS_2" acronym="DSS0_COMMON_VID_IRQSTATUS_2" offset="0x50" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW1C"/>
    <bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VID_IRQSTATUS_3" acronym="DSS0_COMMON_VID_IRQSTATUS_3" offset="0x54" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field.[0] -&amp;gt; VID1, [1] -&amp;gt; VIDL1, [2] -&amp;gt; VID2, [3] -&amp;gt; VIDL2">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="" rwaccess="RW1C"/>
    <bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window." range="" rwaccess="RW1C"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQENABLE_0" acronym="DSS0_COMMON_VP_IRQENABLE_0" offset="0x58" width="32" description="This register allows to mask/unmask the VP_0 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQENABLE_1" acronym="DSS0_COMMON_VP_IRQENABLE_1" offset="0x5C" width="32" description="This register allows to mask/unmask the VP_1 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQENABLE_2" acronym="DSS0_COMMON_VP_IRQENABLE_2" offset="0x60" width="32" description="This register allows to mask/unmask the VP_2 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQENABLE_3" acronym="DSS0_COMMON_VP_IRQENABLE_3" offset="0x64" width="32" description="This register allows to mask/unmask the VP_3 internal sources of interrupt, on an event-by-event basis">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW"/>
    <bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP." range="" rwaccess="RW"/>
    <bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW"/>
    <bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW"/>
    <bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="" rwaccess="RW"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="" rwaccess="RW"/>
    <bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="" rwaccess="RW"/>
    <bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQSTATUS_0" acronym="DSS0_COMMON_VP_IRQSTATUS_0" offset="0x68" width="32" description="This register groups all the status of the VP_0 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQSTATUS_1" acronym="DSS0_COMMON_VP_IRQSTATUS_1" offset="0x6C" width="32" description="This register groups all the status of the VP_1 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQSTATUS_2" acronym="DSS0_COMMON_VP_IRQSTATUS_2" offset="0x70" width="32" description="This register groups all the status of the VP_2 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_VP_IRQSTATUS_3" acronym="DSS0_COMMON_VP_IRQSTATUS_3" offset="0x74" width="32" description="This register groups all the status of the VP_3 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="" rwaccess="RW1C"/>
    <bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field." range="" rwaccess="RW1C"/>
    <bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output." range="" rwaccess="RW1C"/>
    <bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP." range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_WB_IRQENABLE" acronym="DSS0_COMMON_WB_IRQENABLE" offset="0x78" width="32" description="This register allows to mask/unmask the WB internal sources of interrupt, if WB pipeline is present, on an event-by-event basis">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WBSYNC_EN" width="1" begin="4" end="4" resetval="0x0" description="Write-back sync IRQ." range="" rwaccess="RW"/>
    <bitfield id="SECURITYVIOLATION_EN" width="1" begin="3" end="3" resetval="0x0" description="Security Violation IRQ." range="" rwaccess="RW"/>
    <bitfield id="WBFRAMEDONE_EN" width="1" begin="2" end="2" resetval="0x0" description="Write-back Frame Done" range="" rwaccess="RW"/>
    <bitfield id="WBUNCOMPLETEERROR_EN" width="1" begin="1" end="1" resetval="0x0" description="The write back buffer has been flushed before been fully drained." range="" rwaccess="RW"/>
    <bitfield id="WBBUFFEROVERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Write-back DMA Buffer Overflow." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_WB_IRQSTATUS" acronym="DSS0_COMMON_WB_IRQSTATUS" offset="0x7C" width="32" description="This register groups all the status of the WB internal events that generate an interrupt, if WB pipeline is present. Write 1 to a given bit resets this bit">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WBSYNC_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Write-back sync IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Security Violation IRQ." range="" rwaccess="RW1C"/>
    <bitfield id="WBFRAMEDONE_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Write-back Frame Done" range="" rwaccess="RW1C"/>
    <bitfield id="WBUNCOMPLETEERROR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Write back DMA buffer is flushed before been completely drained." range="" rwaccess="RW1C"/>
    <bitfield id="WBBUFFEROVERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Write-back DMA Buffer Overflow The DMA buffer is full" range="" rwaccess="RW1C"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQ_EOI_FUNC" acronym="DSS0_COMMON_DISPC_IRQ_EOI_FUNC" offset="0x80" width="32" description="End-Of-Interrupt register for FUNC interrupts, to be used if pulse interrupts are used The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQ_EOI_SAFETY" acronym="DSS0_COMMON_DISPC_IRQ_EOI_SAFETY" offset="0x84" width="32" description="End-Of-Interrupt register for SAFETY interrupts, to be used if pulse interrupts are used The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_COMMON_DISPC_IRQ_EOI_SECURITY" acronym="DSS0_COMMON_DISPC_IRQ_EOI_SECURITY" offset="0x88" width="32" description="End-Of-Interrupt register for SECURITY interrupts, to be used if pulse interrupts are used The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="" rwaccess="W"/>
  </register>
  <register id="DSS0_COMMON_DISPC_SECURE_DISABLE" acronym="DSS0_COMMON_DISPC_SECURE_DISABLE" offset="0x90" width="32" description="Disable security settings throughout DSS IP. COMMON_1.DISPC_SECURE bits are honoured only if COMMON. =0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SECURE_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="Secure disable bit" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_GLOBAL_MFLAG_ATTRIBUTE" acronym="DSS0_COMMON_DISPC_GLOBAL_MFLAG_ATTRIBUTE" offset="0x98" width="32" description="MFLAG control register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MFLAG_START" width="1" begin="6" end="6" resetval="0x0" description="MFLAG_START for DMA master port" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MFLAG_CTRL" width="2" begin="1" end="0" resetval="0x0" description="MFLAG_CTRL for DMA master port" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_GLOBAL_OUTPUT_ENABLE" acronym="DSS0_COMMON_DISPC_GLOBAL_OUTPUT_ENABLE" offset="0x9C" width="32" description="DISPC global output enable register. The ENABLE or GO bit for a particular output port is set when either the corresponding bit in this register is set or the corresponding bit within the sub-module is set. This register allows enabling multiple outputs synchronously [simultaneously], which is not possible if the ENABLE/GO bits are present only within the sub-module">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP_GO" width="4" begin="19" end="16" resetval="0x0" description="Global GO Command for the VP" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP_ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Global VP" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_GLOBAL_BUFFER" acronym="DSS0_COMMON_DISPC_GLOBAL_BUFFER" offset="0xA0" width="32" description="The register configures the DMA buffers allocations to the pipelines for DMA">
    <bitfield id="BUFFERFILLING" width="1" begin="31" end="31" resetval="0x0" description="Controls if the DMA buffers are re-filled only when the LOW threshold is reached or if all DMA buffers are re-filled when at least one of them reaches the LOW threshold" range="" rwaccess="RW"/>
    <bitfield id="SHAREDBUFENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable Shared DMA Buffer feature" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="28" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WB_BUFFER" width="3" begin="14" end="12" resetval="0x4" description="WB DMA buffer allocation to one of the pipelines, if WB pipeline is present" range="" rwaccess="RW"/>
    <bitfield id="VIDL2_BUFFER" width="3" begin="11" end="9" resetval="0x3" description="VIDL2 DMA buffer allocation to one of the pipelines, if VIDL2 is present" range="" rwaccess="RW"/>
    <bitfield id="VID2_BUFFER" width="3" begin="8" end="6" resetval="0x2" description="VID2 DMA buffer allocation to one of the pipelines, if VID2 is present" range="" rwaccess="RW"/>
    <bitfield id="VIDL1_BUFFER" width="3" begin="5" end="3" resetval="0x1" description="VIDL1 DMA buffer allocation to one of the pipelines" range="" rwaccess="RW"/>
    <bitfield id="VID1_BUFFER" width="3" begin="2" end="0" resetval="0x0" description="VID1 DMA buffer allocation to one of the pipelines" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DSS_CBA_CFG" acronym="DSS0_COMMON_DSS_CBA_CFG" offset="0xA4" width="32" description="This register contains CBA specific config bits in DSS">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_BACKLOGSTATUS_DISABLE_VAL" width="2" begin="8" end="7" resetval="0x0" description="IP Internal - Tie-off value on DMA_BACKLOGSTATUS pins when DMA Backlog Status reporting is disabled" range="" rwaccess="RW"/>
    <bitfield id="DMA_BACKLOGSTATUS_DISABLE" width="1" begin="6" end="6" resetval="0x0" description="IP Internal - Disable generation of DMA Backlog Status reporting to interconnect" range="" rwaccess="RW"/>
    <bitfield id="PRI_HI" width="3" begin="5" end="3" resetval="0x1" description="The value sent out on the PRI_HI bus from DSS to CBA Indicates the priority level for high-priority [MFLAG] transactions." range="" rwaccess="RW"/>
    <bitfield id="PRI_LO" width="3" begin="2" end="0" resetval="0x4" description="The value sent out on the PRI_LO bus from DSS to CBA Indicates the priority level for normal [non-MFLAG] transactions." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_DBG_CONTROL" acronym="DSS0_COMMON_DISPC_DBG_CONTROL" offset="0xA8" width="32" description="DISPC debug status control register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBGMUXSEL" width="8" begin="8" end="1" resetval="0x0" description="Mux select for the debug status" range="" rwaccess="RW"/>
    <bitfield id="DBGEN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug ports" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_DBG_STATUS" acronym="DSS0_COMMON_DISPC_DBG_STATUS" offset="0xAC" width="32" description="DISPC debug status register">
    <bitfield id="DBGOUT" width="32" begin="31" end="0" resetval="0x0" description="Debug status" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_DISPC_CLKGATING_DISABLE" acronym="DSS0_COMMON_DISPC_CLKGATING_DISABLE" offset="0xB0" width="32" description="Register to control clock gating at DISPC sub-module level">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP" width="4" begin="21" end="18" resetval="0x0" description="Clock gating control for VP" range="" rwaccess="RW"/>
    <bitfield id="OVR" width="4" begin="17" end="14" resetval="0x0" description="Clock gating control for OVR" range="" rwaccess="RW"/>
    <bitfield id="WB" width="1" begin="13" end="13" resetval="0x0" description="Clock gating control for WB, if WB pipeline is present" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID" width="4" begin="6" end="3" resetval="0x0" description="Clock gating control for VID." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA" width="1" begin="0" end="0" resetval="0x0" description="Clock gating control for DMA" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_FBDC_REVISION_1" acronym="DSS0_COMMON_FBDC_REVISION_1" offset="0xB8" width="32" description="This register contains the FBDC Product Code">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRODUCTCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Product Code" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_FBDC_REVISION_2" acronym="DSS0_COMMON_FBDC_REVISION_2" offset="0xBC" width="32" description="This register contains the FBDC Branch Code">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BRANCHCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Branch Code" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_FBDC_REVISION_3" acronym="DSS0_COMMON_FBDC_REVISION_3" offset="0xC0" width="32" description="This register contains the FBDC Version Code">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VERSIONCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Version Code" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_FBDC_REVISION_4" acronym="DSS0_COMMON_FBDC_REVISION_4" offset="0xC4" width="32" description="This register contains the FBDC Scalable Core Code">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORECODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Scalable Core Code" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_FBDC_REVISION_5" acronym="DSS0_COMMON_FBDC_REVISION_5" offset="0xC8" width="32" description="This register contains the FBDC Configuration Code">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CONFIGCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Configuration Code" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_FBDC_REVISION_6" acronym="DSS0_COMMON_FBDC_REVISION_6" offset="0xCC" width="32" description="This register contains the FBDC Changelist Code">
    <bitfield id="CHANGELISTCODE" width="32" begin="31" end="0" resetval="0x0" description="FBDC Changelist Code" range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_FBDC_COMMON_CONTROL" acronym="DSS0_COMMON_FBDC_COMMON_CONTROL" offset="0xD0" width="32" description="This register contains the common control signals for FBDC">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GPUTYPE" width="1" begin="2" end="2" resetval="0x0" description="GPU Selection" range="" rwaccess="RW"/>
    <bitfield id="CLKGATE" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="IDLEGATE" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_FBDC_CONSTANT_COLOR_0" acronym="DSS0_COMMON_FBDC_CONSTANT_COLOR_0" offset="0xD4" width="32" description="Defines the Constant Color-0 value to be used for the FBDC">
    <bitfield id="CONSTCOLOR" width="32" begin="31" end="0" resetval="0x0" description="Defines the Constant Color-0 value to be used for the FBDC" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_FBDC_CONSTANT_COLOR_1" acronym="DSS0_COMMON_FBDC_CONSTANT_COLOR_1" offset="0xD8" width="32" description="Defines the Constant Color-1 value to be used for the FBDC">
    <bitfield id="CONSTCOLOR" width="32" begin="31" end="0" resetval="0x0" description="Defines the Constant Color-1 value to be used for the FBDC" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_CONNECTIONS" acronym="DSS0_COMMON_DISPC_CONNECTIONS" offset="0xE4" width="32" description="Connections of various sub-modules within DISPC, as well as some peripherals outside. One hot encoding">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VIRTUALVP_CONN" width="4" begin="27" end="24" resetval="0x0" description="Defines the connection to VIRTUAL_VP output" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WB_CONN" width="5" begin="20" end="16" resetval="0x0" description="Defines the connection to WB pipe" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DPI_1_CONN" width="4" begin="7" end="4" resetval="0x0" description="Defines the connection to DPI-1 output." range="" rwaccess="RW"/>
    <bitfield id="DPI_0_CONN" width="4" begin="3" end="0" resetval="0x0" description="Defines the connection to DPI-0 output." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_MSS_VP1" acronym="DSS0_COMMON_DISPC_MSS_VP1" offset="0xE8" width="32" description="This register controls the Merge_Split_Sync operation for VP1">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSSFORMAT" width="1" begin="3" end="3" resetval="0x0" description="Merge Split format" range="" rwaccess="RW"/>
    <bitfield id="MSSTYPE" width="2" begin="2" end="1" resetval="0x0" description="Merge-Split-Sync operation type" range="" rwaccess="RW"/>
    <bitfield id="MSSENABLE" width="1" begin="0" end="0" resetval="0x0" description="Merge-Split-Sync operation Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_DISPC_MSS_VP3" acronym="DSS0_COMMON_DISPC_MSS_VP3" offset="0xEC" width="32" description="This register controls the Merge_Split_Sync operation for VP3">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSSFORMAT" width="1" begin="3" end="3" resetval="0x0" description="Merge Split format" range="" rwaccess="RW"/>
    <bitfield id="MSSTYPE" width="2" begin="2" end="1" resetval="0x0" description="Merge-Split-Sync operation type" range="" rwaccess="RW"/>
    <bitfield id="MSSENABLE" width="1" begin="0" end="0" resetval="0x0" description="Merge-Split-Sync operation Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_GLOBAL_DMA_THREADSIZE" acronym="DSS0_COMMON_GLOBAL_DMA_THREADSIZE" offset="0xF0" width="32" description="This register configures the DMA buffer size allocated to the different threads - Shared memory feature">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WBTHREADSIZE" width="5" begin="24" end="20" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to WB THREAD4.If the value programmed is n, then the allocated buffer size is 16KB*n." range="" rwaccess="RW"/>
    <bitfield id="VP3THREADSIZE" width="5" begin="19" end="15" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to VP3 THREAD3.If the value programmed is n, then the allocated buffer size is 16KB*n." range="" rwaccess="RW"/>
    <bitfield id="VP2THREADSIZE" width="5" begin="14" end="10" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to VP2 THREAD2.If the value programmed is n, then the allocated buffer size is 16KB*n." range="" rwaccess="RW"/>
    <bitfield id="VP1THREADSIZE" width="5" begin="9" end="5" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to VP1 THREAD1.If the value programmed is n, then the allocated buffer size is 16KB*n." range="" rwaccess="RW"/>
    <bitfield id="VP0THREADSIZE" width="5" begin="4" end="0" resetval="0x10" description="Total DMA buffer size for all the pipelines connected to VP0 THREAD0.If the value programmed is n, then the allocated buffer size is 16KB*n." range="" rwaccess="RW"/>
  </register>
  <register id="DSS0_COMMON_GLOBAL_DMA_THREADSIZESTATUS" acronym="DSS0_COMMON_GLOBAL_DMA_THREADSIZESTATUS" offset="0xF4" width="32" description="This register read the synchronized value of DMA buffer size allocated to the different threads - Shared memory feature">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WBTHREADSIZE" width="5" begin="24" end="20" resetval="0x0" description="Synchronized version of WB THREADSIZE." range="" rwaccess="R"/>
    <bitfield id="VP3THREADSIZE" width="5" begin="19" end="15" resetval="0x0" description="Synchronized version of VP3 THREADSIZE." range="" rwaccess="R"/>
    <bitfield id="VP2THREADSIZE" width="5" begin="14" end="10" resetval="0x0" description="Synchronized version of VP2 THREADSIZE." range="" rwaccess="R"/>
    <bitfield id="VP1THREADSIZE" width="5" begin="9" end="5" resetval="0x0" description="Synchronized version of VP1 THREADSIZE." range="" rwaccess="R"/>
    <bitfield id="VP0THREADSIZE" width="5" begin="4" end="0" resetval="0x10" description="Synchronized version of VP0 THREADSIZE." range="" rwaccess="R"/>
  </register>
  <register id="DSS0_COMMON_GLOBAL_GOBITMODE" acronym="DSS0_COMMON_GLOBAL_GOBITMODE" offset="0xF8" width="32" description="settings">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE" width="1" begin="0" end="0" resetval="0x0" description="Go bit" range="" rwaccess="RW"/>
  </register>
</module>
