

================================================================
== Vitis HLS Report for 'pip_crossing2'
================================================================
* Date:           Thu Apr 28 16:41:10 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.075 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.44>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e2_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_y"   --->   Operation 9 'read' 'e2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e1_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_y"   --->   Operation 10 'read' 'e1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_y"   --->   Operation 11 'read' 'p_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.93ns)   --->   "%icmp_ln1497 = icmp_sgt  i18 %e1_y_read, i18 %p_y_read"   --->   Operation 12 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.93ns)   --->   "%icmp_ln1497_1 = icmp_sgt  i18 %e2_y_read, i18 %p_y_read"   --->   Operation 13 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %p_y_read"   --->   Operation 14 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i18 %e1_y_read"   --->   Operation 15 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.12ns)   --->   "%ret_V_4 = sub i19 %sext_ln703, i19 %sext_ln1193"   --->   Operation 16 'sub' 'ret_V_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_4, i32"   --->   Operation 17 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_3 = trunc i19 %ret_V_4"   --->   Operation 18 'trunc' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_4, i32"   --->   Operation 19 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln785 = xor i1 %p_Result_8, i1"   --->   Operation 20 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln785"   --->   Operation 21 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786 = xor i1 %p_Result_9, i1"   --->   Operation 22 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow = and i1 %p_Result_8, i1 %xor_ln786"   --->   Operation 23 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.14ns)   --->   "%xor_ln340 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 24 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln340_2 = xor i1 %xor_ln340, i1"   --->   Operation 25 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_2 = or i1 %overflow, i1 %xor_ln340_2"   --->   Operation 26 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%select_ln340_1 = select i1 %xor_ln340, i18, i18 %p_Val2_3"   --->   Operation 27 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow, i18, i18 %p_Val2_3"   --->   Operation 28 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_2, i18 %select_ln340_1, i18 %select_ln388_1"   --->   Operation 29 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i18 %e2_y_read"   --->   Operation 30 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.12ns)   --->   "%ret_V_5 = sub i19 %sext_ln1193_1, i19 %sext_ln1193"   --->   Operation 31 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_5, i32"   --->   Operation 32 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_5 = trunc i19 %ret_V_5"   --->   Operation 33 'trunc' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_5, i32"   --->   Operation 34 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln785_1 = xor i1 %p_Result_10, i1"   --->   Operation 35 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%overflow_2 = and i1 %p_Result_11, i1 %xor_ln785_1"   --->   Operation 36 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_1 = xor i1 %p_Result_11, i1"   --->   Operation 37 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%underflow_1 = and i1 %p_Result_10, i1 %xor_ln786_1"   --->   Operation 38 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.14ns)   --->   "%xor_ln340_1 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 39 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln340_3 = xor i1 %xor_ln340_1, i1"   --->   Operation 40 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%or_ln340_3 = or i1 %overflow_2, i1 %xor_ln340_3"   --->   Operation 41 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%select_ln340_3 = select i1 %xor_ln340_1, i18, i18 %p_Val2_5"   --->   Operation 42 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %underflow_1, i18, i18 %p_Val2_5"   --->   Operation 43 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.35ns) (out node of the LUT)   --->   "%b_V = select i1 %or_ln340_3, i18 %select_ln340_3, i18 %select_ln388_2"   --->   Operation 44 'select' 'b_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %b_V, i32, i32"   --->   Operation 45 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %b_V, i32"   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i18 %b_V"   --->   Operation 47 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8"   --->   Operation 48 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.93ns)   --->   "%add_ln695 = add i10, i10 %p_Result_i"   --->   Operation 49 'add' 'add_ln695' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%select_ln850 = select i1 %icmp_ln851, i10 %p_Result_i, i10 %add_ln695"   --->   Operation 50 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln850_1 = select i1 %p_Result_s, i10 %select_ln850, i10 %p_Result_i"   --->   Operation 51 'select' 'select_ln850_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i10 %select_ln850_1" [pip_kernel.cpp:29]   --->   Operation 52 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%div_table_V_addr = getelementptr i18 %div_table_V, i64, i64 %sext_ln29" [pip_kernel.cpp:29]   --->   Operation 53 'getelementptr' 'div_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.29ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:29]   --->   Operation 54 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:29]   --->   Operation 55 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i18 %select_ln340_4"   --->   Operation 56 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %one_div_b_V"   --->   Operation 57 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1116_1, i36 %sext_ln1118_1"   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 59 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1116_1, i36 %sext_ln1118_1"   --->   Operation 59 'mul' 'r_V' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 60 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1116_1, i36 %sext_ln1118_1"   --->   Operation 60 'mul' 'r_V' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.91>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%e2_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_x"   --->   Operation 61 'read' 'e2_x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%e1_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_x"   --->   Operation 62 'read' 'e1_x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1116_1, i36 %sext_ln1118_1"   --->   Operation 63 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32"   --->   Operation 64 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_8 = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %r_V, i32, i32"   --->   Operation 65 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32"   --->   Operation 66 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32"   --->   Operation 67 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_9"   --->   Operation 68 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.12ns)   --->   "%p_Val2_9 = add i18 %zext_ln415, i18 %p_Val2_8"   --->   Operation 69 'add' 'p_Val2_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_9, i32"   --->   Operation 70 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416_1 = xor i1 %p_Result_14, i1"   --->   Operation 71 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.14ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_13, i1 %xor_ln416_1"   --->   Operation 72 'and' 'carry_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i9 @_ssdm_op_PartSelect.i9.i36.i32.i32, i36 %r_V, i32, i32"   --->   Operation 73 'partselect' 'p_Result_2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.73ns)   --->   "%Range2_all_ones_1 = icmp_eq  i9 %p_Result_2_i, i9"   --->   Operation 74 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_3_i = partselect i10 @_ssdm_op_PartSelect.i10.i36.i32.i32, i36 %r_V, i32, i32"   --->   Operation 75 'partselect' 'p_Result_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.76ns)   --->   "%Range1_all_ones_3 = icmp_eq  i10 %p_Result_3_i, i10"   --->   Operation 76 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.76ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i10 %p_Result_3_i, i10"   --->   Operation 77 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1"   --->   Operation 78 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32"   --->   Operation 79 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln780 = xor i1 %tmp_11, i1"   --->   Operation 80 'xor' 'xor_ln780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln780_1 = and i1 %Range2_all_ones_1, i1 %xor_ln780"   --->   Operation 81 'and' 'and_ln780_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%deleted_ones_3 = select i1 %carry_1, i1 %and_ln780_1, i1 %Range1_all_ones_3"   --->   Operation 82 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.14ns)   --->   "%and_ln781_1 = and i1 %carry_1, i1 %Range1_all_ones_3"   --->   Operation 83 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_4 = xor i1 %deleted_zeros_1, i1"   --->   Operation 84 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_1 = or i1 %p_Result_14, i1 %xor_ln785_4"   --->   Operation 85 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.14ns)   --->   "%xor_ln785_5 = xor i1 %p_Result_12, i1"   --->   Operation 86 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%overflow_3 = and i1 %or_ln785_1, i1 %xor_ln785_5"   --->   Operation 87 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %p_Result_14, i1 %deleted_ones_3"   --->   Operation 88 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786 = or i1 %and_ln781_1, i1 %and_ln786_3"   --->   Operation 89 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786, i1"   --->   Operation 90 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.14ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_12, i1 %xor_ln786_2"   --->   Operation 91 'and' 'underflow_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.34ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %underflow_2, i1 %overflow_3"   --->   Operation 92 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node vt_V)   --->   "%or_ln340_5 = or i1 %and_ln786_3, i1 %xor_ln785_5"   --->   Operation 93 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node vt_V)   --->   "%or_ln340_6 = or i1 %or_ln340_5, i1 %and_ln781_1"   --->   Operation 94 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_4, i18, i18 %p_Val2_9"   --->   Operation 95 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node vt_V)   --->   "%select_ln388_3 = select i1 %underflow_2, i18, i18 %p_Val2_9"   --->   Operation 96 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.35ns) (out node of the LUT)   --->   "%vt_V = select i1 %or_ln340_6, i18 %select_ln340_6, i18 %select_ln388_3"   --->   Operation 97 'select' 'vt_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i18 %e2_x_read"   --->   Operation 98 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i18 %e1_x_read"   --->   Operation 99 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (2.48ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = sub i19 %sext_ln703_1, i19 %sext_ln703_2"   --->   Operation 100 'sub' 'ret_V' <Predicate = true> <Delay = 2.48> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %vt_V"   --->   Operation 101 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%sext_ln1118 = sext i19 %ret_V"   --->   Operation 102 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [4/4] (1.08ns) (root node of the DSP)   --->   "%r_V_1 = mul i37 %sext_ln1116, i37 %sext_ln1118"   --->   Operation 103 'mul' 'r_V_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.08>
ST_6 : Operation 104 [3/4] (1.08ns) (root node of the DSP)   --->   "%r_V_1 = mul i37 %sext_ln1116, i37 %sext_ln1118"   --->   Operation 104 'mul' 'r_V_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.08>
ST_7 : Operation 105 [2/4] (1.08ns) (root node of the DSP)   --->   "%r_V_1 = mul i37 %sext_ln1116, i37 %sext_ln1118"   --->   Operation 105 'mul' 'r_V_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%p_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_x"   --->   Operation 106 'read' 'p_x_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln1352)   --->   "%xor_ln1497 = xor i1 %icmp_ln1497, i1 %icmp_ln1497_1"   --->   Operation 107 'xor' 'xor_ln1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i37 %sext_ln1116, i37 %sext_ln1118"   --->   Operation 108 'mul' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i18.i8, i18 %e1_x_read, i8"   --->   Operation 109 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i26 %lhs_V"   --->   Operation 110 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.16ns)   --->   "%ret_V_6 = add i37 %r_V_1, i37 %sext_ln1192"   --->   Operation 111 'add' 'ret_V_6' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_6, i32"   --->   Operation 112 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_11 = partselect i18 @_ssdm_op_PartSelect.i18.i37.i32.i32, i37 %ret_V_6, i32, i32"   --->   Operation 113 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_6, i32"   --->   Operation 114 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %r_V_1, i32"   --->   Operation 115 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_14"   --->   Operation 116 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.12ns)   --->   "%ix_V = add i18 %zext_ln415_1, i18 %p_Val2_11"   --->   Operation 117 'add' 'ix_V' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %ix_V, i32"   --->   Operation 118 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416 = xor i1 %p_Result_17, i1"   --->   Operation 119 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.14ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_16, i1 %xor_ln416"   --->   Operation 120 'and' 'carry_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i37.i32.i32, i37 %ret_V_6, i32, i32"   --->   Operation 121 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.76ns)   --->   "%Range2_all_ones = icmp_eq  i10 %tmp, i10"   --->   Operation 122 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i37.i32.i32, i37 %ret_V_6, i32, i32"   --->   Operation 123 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.79ns)   --->   "%Range1_all_ones = icmp_eq  i11 %tmp_2, i11"   --->   Operation 124 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.79ns)   --->   "%Range1_all_zeros = icmp_eq  i11 %tmp_2, i11"   --->   Operation 125 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_3, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 126 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_6, i32"   --->   Operation 127 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln780_1 = xor i1 %tmp_16, i1"   --->   Operation 128 'xor' 'xor_ln780_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln780 = and i1 %Range2_all_ones, i1 %xor_ln780_1"   --->   Operation 129 'and' 'and_ln780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_3, i1 %and_ln780, i1 %Range1_all_ones"   --->   Operation 130 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.14ns)   --->   "%and_ln781 = and i1 %carry_3, i1 %Range1_all_ones"   --->   Operation 131 'and' 'and_ln781' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785_2 = xor i1 %deleted_zeros, i1"   --->   Operation 132 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_17, i1 %xor_ln785_2"   --->   Operation 133 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.14ns)   --->   "%xor_ln785_3 = xor i1 %p_Result_15, i1"   --->   Operation 134 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow_4 = and i1 %or_ln785, i1 %xor_ln785_3"   --->   Operation 135 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_17, i1 %deleted_ones"   --->   Operation 136 'and' 'and_ln786' <Predicate = true> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln786_1 = or i1 %and_ln781, i1 %and_ln786"   --->   Operation 137 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %or_ln786_1, i1"   --->   Operation 138 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.14ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_15, i1 %xor_ln786_3"   --->   Operation 139 'and' 'underflow_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.34ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow_3, i1 %overflow_4"   --->   Operation 140 'or' 'or_ln340' <Predicate = true> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340_7 = or i1 %and_ln786, i1 %xor_ln785_3"   --->   Operation 141 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340_1 = or i1 %or_ln340_7, i1 %and_ln781"   --->   Operation 142 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18, i18 %ix_V"   --->   Operation 143 'select' 'select_ln340' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%select_ln388 = select i1 %underflow_3, i18, i18 %ix_V"   --->   Operation 144 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388"   --->   Operation 145 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.93ns) (out node of the LUT)   --->   "%icmp_ln1495 = icmp_sgt  i18 %select_ln340_2, i18 %p_x_read"   --->   Operation 146 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1352 = and i1 %xor_ln1497, i1 %icmp_ln1495"   --->   Operation 147 'and' 'and_ln1352' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i1 %and_ln1352" [pip_kernel.cpp:45]   --->   Operation 148 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.45ns
The critical path consists of the following:
	wire read on port 'e2_y' [9]  (0 ns)
	'sub' operation ('ret.V') [35]  (1.12 ns)
	'select' operation ('select_ln388_2') [47]  (0.359 ns)
	'select' operation ('b.V') [48]  (0.359 ns)
	'add' operation ('add_ln695') [53]  (0.933 ns)
	'select' operation ('select_ln850') [54]  (0 ns)
	'select' operation ('select_ln850_1') [55]  (0.374 ns)
	'getelementptr' operation ('div_table_V_addr', pip_kernel.cpp:29) [57]  (0 ns)
	'load' operation ('one_div_b.V', pip_kernel.cpp:29) on array 'div_table_V' [58]  (1.3 ns)

 <State 2>: 1.99ns
The critical path consists of the following:
	'load' operation ('one_div_b.V', pip_kernel.cpp:29) on array 'div_table_V' [58]  (1.3 ns)
	'mul' operation of DSP[61] ('r.V') [61]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('r.V') [61]  (0.698 ns)

 <State 4>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('r.V') [61]  (0.698 ns)

 <State 5>: 3.92ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('r.V') [61]  (0 ns)
	'add' operation ('__Val2__') [67]  (1.12 ns)
	'xor' operation ('xor_ln416_1') [69]  (0 ns)
	'and' operation ('carry') [70]  (0.148 ns)
	'select' operation ('deleted_ones') [80]  (0 ns)
	'and' operation ('and_ln786_3') [86]  (0.345 ns)
	'or' operation ('or_ln786') [87]  (0 ns)
	'xor' operation ('xor_ln786_2') [88]  (0 ns)
	'and' operation ('underflow') [89]  (0.148 ns)
	'or' operation ('or_ln340_4') [90]  (0.345 ns)
	'select' operation ('this.V') [93]  (0.359 ns)
	'select' operation ('vt.V') [95]  (0.359 ns)
	'mul' operation of DSP[101] ('r.V') [101]  (1.09 ns)

 <State 6>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('r.V') [101]  (1.09 ns)

 <State 7>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('r.V') [101]  (1.09 ns)

 <State 8>: 5.08ns
The critical path consists of the following:
	'mul' operation of DSP[101] ('r.V') [101]  (0 ns)
	'add' operation ('ret.V') [104]  (1.17 ns)
	'add' operation ('ix.V') [110]  (1.12 ns)
	'xor' operation ('xor_ln416') [112]  (0 ns)
	'and' operation ('carry') [113]  (0.148 ns)
	'select' operation ('deleted_ones') [123]  (0 ns)
	'and' operation ('and_ln786') [129]  (0.345 ns)
	'or' operation ('or_ln786_1') [130]  (0 ns)
	'xor' operation ('xor_ln786_3') [131]  (0 ns)
	'and' operation ('underflow') [132]  (0.148 ns)
	'or' operation ('or_ln340') [133]  (0.345 ns)
	'select' operation ('select_ln340') [136]  (0.359 ns)
	'select' operation ('select_ln340_2') [138]  (0.359 ns)
	'icmp' operation ('icmp_ln1495') [139]  (0.931 ns)
	'and' operation ('this.V') [140]  (0.148 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
