// Seed: 2990110907
module module_0 (
    output tri1 id_0,
    input supply1 id_1
);
  wire id_3;
  tri0 id_4;
  final begin : LABEL_0
    id_4 = 1;
  end
  tri1 id_5 = 1 !== (id_1);
  wire id_6;
  wire id_7;
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output wire id_2,
    output wire id_3,
    output wand id_4,
    input tri0 id_5
    , id_16,
    input wor id_6,
    inout supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output wire id_11,
    input wor id_12,
    output tri1 id_13,
    input tri1 id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
