
BowieGlove.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012e48  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00022be8  08013018  08013018  00014018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08035c00  08035c00  0003738c  2**0
                  CONTENTS
  4 .ARM          00000008  08035c00  08035c00  00036c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08035c08  08035c08  0003738c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08035c08  08035c08  00036c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08035c0c  08035c0c  00036c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000038c  20000000  08035c10  00037000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000503c  20000390  08035f9c  00037390  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200053cc  08035f9c  000373cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003738c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000283ca  00000000  00000000  000373bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006780  00000000  00000000  0005f786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f60  00000000  00000000  00065f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002f411  00000000  00000000  00067e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002c362  00000000  00000000  00097279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00101269  00000000  00000000  000c35db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  001c4844  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00001860  00000000  00000000  001c4887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009320  00000000  00000000  001c60e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  001cf408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000390 	.word	0x20000390
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08013000 	.word	0x08013000

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000394 	.word	0x20000394
 800020c:	08013000 	.word	0x08013000

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <cobs_encode>:
 *                 operation and the length of the result (that was written to
 *                 dst_buf_ptr)
 */
cobs_encode_result cobs_encode(void * dst_buf_ptr, size_t dst_buf_len,
                               const void * src_ptr, size_t src_len)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b08f      	sub	sp, #60	@ 0x3c
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
 8000ee4:	603b      	str	r3, [r7, #0]
    cobs_encode_result  result              = { 0, COBS_ENCODE_OK };
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	613b      	str	r3, [r7, #16]
 8000eea:	2300      	movs	r3, #0
 8000eec:	753b      	strb	r3, [r7, #20]
    const uint8_t *     src_read_ptr        = src_ptr;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	637b      	str	r3, [r7, #52]	@ 0x34
    const uint8_t *     src_end_ptr         = src_read_ptr + src_len;
 8000ef2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000ef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ef6:	4413      	add	r3, r2
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t *           dst_buf_start_ptr   = dst_buf_ptr;
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	623b      	str	r3, [r7, #32]
    uint8_t *           dst_buf_end_ptr     = dst_buf_start_ptr + dst_buf_len;
 8000efe:	6a3a      	ldr	r2, [r7, #32]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	61fb      	str	r3, [r7, #28]
    uint8_t *           dst_code_write_ptr  = dst_buf_ptr;
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	633b      	str	r3, [r7, #48]	@ 0x30
    uint8_t *           dst_write_ptr       = dst_code_write_ptr + 1;
 8000f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t             src_byte            = 0;
 8000f10:	2300      	movs	r3, #0
 8000f12:	76fb      	strb	r3, [r7, #27]
    uint8_t             search_len          = 1;
 8000f14:	2301      	movs	r3, #1
 8000f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b


    /* First, do a NULL pointer check and return immediately if it fails. */
    if ((dst_buf_ptr == NULL) || (src_ptr == NULL))
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d002      	beq.n	8000f26 <cobs_encode+0x4e>
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d10a      	bne.n	8000f3c <cobs_encode+0x64>
    {
        result.status = COBS_ENCODE_NULL_POINTER;
 8000f26:	2301      	movs	r3, #1
 8000f28:	753b      	strb	r3, [r7, #20]
        return result;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	f107 0310 	add.w	r3, r7, #16
 8000f32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f36:	e882 0003 	stmia.w	r2, {r0, r1}
 8000f3a:	e066      	b.n	800100a <cobs_encode+0x132>
    }

    if (src_len != 0)
 8000f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d040      	beq.n	8000fc4 <cobs_encode+0xec>
    {
        /* Iterate over the source bytes */
        for (;;)
        {
            /* Check for running out of output buffer space */
            if (dst_write_ptr >= dst_buf_end_ptr)
 8000f42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d305      	bcc.n	8000f56 <cobs_encode+0x7e>
            {
                result.status |= COBS_ENCODE_OUT_BUFFER_OVERFLOW;
 8000f4a:	7d3b      	ldrb	r3, [r7, #20]
 8000f4c:	f043 0302 	orr.w	r3, r3, #2
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	753b      	strb	r3, [r7, #20]
                break;
 8000f54:	e036      	b.n	8000fc4 <cobs_encode+0xec>
            }

            src_byte = *src_read_ptr++;
 8000f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	637a      	str	r2, [r7, #52]	@ 0x34
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	76fb      	strb	r3, [r7, #27]
            if (src_byte == 0)
 8000f60:	7efb      	ldrb	r3, [r7, #27]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d10f      	bne.n	8000f86 <cobs_encode+0xae>
            {
                /* We found a zero byte */
                *dst_code_write_ptr = search_len;
 8000f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f68:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000f6c:	701a      	strb	r2, [r3, #0]
                dst_code_write_ptr = dst_write_ptr++;
 8000f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f70:	1c5a      	adds	r2, r3, #1
 8000f72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000f74:	633b      	str	r3, [r7, #48]	@ 0x30
                search_len = 1;
 8000f76:	2301      	movs	r3, #1
 8000f78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                if (src_read_ptr >= src_end_ptr)
 8000f7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d3de      	bcc.n	8000f42 <cobs_encode+0x6a>
                {
                    break;
 8000f84:	e01e      	b.n	8000fc4 <cobs_encode+0xec>
                }
            }
            else
            {
                /* Copy the non-zero byte to the destination buffer */
                *dst_write_ptr++ = src_byte;
 8000f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000f8c:	7efa      	ldrb	r2, [r7, #27]
 8000f8e:	701a      	strb	r2, [r3, #0]
                search_len++;
 8000f90:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000f94:	3301      	adds	r3, #1
 8000f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                if (src_read_ptr >= src_end_ptr)
 8000f9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d20f      	bcs.n	8000fc2 <cobs_encode+0xea>
                {
                    break;
                }
                if (search_len == 0xFF)
 8000fa2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000fa6:	2bff      	cmp	r3, #255	@ 0xff
 8000fa8:	d1cb      	bne.n	8000f42 <cobs_encode+0x6a>
                {
                    /* We have a long string of non-zero bytes, so we need
                     * to write out a length code of 0xFF. */
                    *dst_code_write_ptr = search_len;
 8000faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fac:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000fb0:	701a      	strb	r2, [r3, #0]
                    dst_code_write_ptr = dst_write_ptr++;
 8000fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb4:	1c5a      	adds	r2, r3, #1
 8000fb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000fb8:	633b      	str	r3, [r7, #48]	@ 0x30
                    search_len = 1;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            if (dst_write_ptr >= dst_buf_end_ptr)
 8000fc0:	e7bf      	b.n	8000f42 <cobs_encode+0x6a>
                    break;
 8000fc2:	bf00      	nop

    /* We've reached the end of the source data (or possibly run out of output buffer)
     * Finalise the remaining output. In particular, write the code (length) byte.
     * Update the pointer to calculate the final output length.
     */
    if (dst_code_write_ptr >= dst_buf_end_ptr)
 8000fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d307      	bcc.n	8000fdc <cobs_encode+0x104>
    {
        /* We've run out of output buffer to write the code byte. */
        result.status |= COBS_ENCODE_OUT_BUFFER_OVERFLOW;
 8000fcc:	7d3b      	ldrb	r3, [r7, #20]
 8000fce:	f043 0302 	orr.w	r3, r3, #2
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	753b      	strb	r3, [r7, #20]
        dst_write_ptr = dst_buf_end_ptr;
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fda:	e00a      	b.n	8000ff2 <cobs_encode+0x11a>
    }
    else
    {
        /* Write the last code (length) byte. */
        *dst_code_write_ptr = search_len;
 8000fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fde:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000fe2:	701a      	strb	r2, [r3, #0]
        /* Write null byte terminator for frame */
        dst_code_write_ptr = dst_write_ptr++;
 8000fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000fea:	633b      	str	r3, [r7, #48]	@ 0x30
        *dst_code_write_ptr = 0x00;
 8000fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
    }

    /* Calculate the output length, from the value of dst_code_write_ptr */
    result.out_len = dst_write_ptr - dst_buf_start_ptr;
 8000ff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ff4:	6a3b      	ldr	r3, [r7, #32]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	613b      	str	r3, [r7, #16]

    return result;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	f107 0310 	add.w	r3, r7, #16
 8001002:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001006:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	373c      	adds	r7, #60	@ 0x3c
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <load_descriptor_values>:
 */

#include "pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
 8001016:	b480      	push	{r7}
 8001018:	b08f      	sub	sp, #60	@ 0x3c
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	891a      	ldrh	r2, [r3, #8]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	8a1b      	ldrh	r3, [r3, #16]
 8001028:	429a      	cmp	r2, r3
 800102a:	d301      	bcc.n	8001030 <load_descriptor_values+0x1a>
        return false;
 800102c:	2300      	movs	r3, #0
 800102e:	e156      	b.n	80012de <load_descriptor_values+0x2c8>

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	895b      	ldrh	r3, [r3, #10]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4413      	add	r3, r2
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	62fb      	str	r3, [r7, #44]	@ 0x2c
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
 8001042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001044:	0a1b      	lsrs	r3, r3, #8
 8001046:	b2da      	uxtb	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	759a      	strb	r2, [r3, #22]

    switch(word0 & 3)
 800104c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d05a      	beq.n	800110c <load_descriptor_values+0xf6>
 8001056:	2b02      	cmp	r3, #2
 8001058:	f200 8094 	bhi.w	8001184 <load_descriptor_values+0x16e>
 800105c:	2b00      	cmp	r3, #0
 800105e:	d002      	beq.n	8001066 <load_descriptor_values+0x50>
 8001060:	2b01      	cmp	r3, #1
 8001062:	d01f      	beq.n	80010a4 <load_descriptor_values+0x8e>
 8001064:	e08e      	b.n	8001184 <load_descriptor_values+0x16e>
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
 800106c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	b29b      	uxth	r3, r3
 8001072:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001076:	b29a      	uxth	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
 800107c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800107e:	0e1b      	lsrs	r3, r3, #24
 8001080:	b25b      	sxtb	r3, r3
 8001082:	f003 030f 	and.w	r3, r3, #15
 8001086:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = (word0 >> 16) & 0xFF;
 800108a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800108c:	0c1b      	lsrs	r3, r3, #16
 800108e:	b2db      	uxtb	r3, r3
 8001090:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
 8001092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001094:	0f1b      	lsrs	r3, r3, #28
 8001096:	b29b      	uxth	r3, r3
 8001098:	f003 030f 	and.w	r3, r3, #15
 800109c:	b29a      	uxth	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	825a      	strh	r2, [r3, #18]
            break;
 80010a2:	e0b4      	b.n	800120e <load_descriptor_values+0x1f8>
        }

        case 1: {
            /* 2-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	895b      	ldrh	r3, [r3, #10]
 80010ae:	3301      	adds	r3, #1
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4413      	add	r3, r2
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	61fb      	str	r3, [r7, #28]

            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
 80010b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ba:	0c1b      	lsrs	r3, r3, #16
 80010bc:	b29b      	uxth	r3, r3
 80010be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
 80010c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ca:	089b      	lsrs	r3, r3, #2
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	0f1b      	lsrs	r3, r3, #28
 80010d8:	b29b      	uxth	r3, r3
 80010da:	019b      	lsls	r3, r3, #6
 80010dc:	b29b      	uxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	b29a      	uxth	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
 80010e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e8:	0f1b      	lsrs	r3, r3, #28
 80010ea:	b25b      	sxtb	r3, r3
 80010ec:	f003 030f 	and.w	r3, r3, #15
 80010f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word1 & 0xFFFF;
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	0c1b      	lsrs	r3, r3, #16
 80010fe:	b29b      	uxth	r3, r3
 8001100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001104:	b29a      	uxth	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	825a      	strh	r2, [r3, #18]
            break;
 800110a:	e080      	b.n	800120e <load_descriptor_values+0x1f8>
        }

        case 2: {
            /* 4-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	895b      	ldrh	r3, [r3, #10]
 8001116:	3301      	adds	r3, #1
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	895b      	ldrh	r3, [r3, #10]
 800112a:	3302      	adds	r3, #2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4413      	add	r3, r2
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	627b      	str	r3, [r7, #36]	@ 0x24
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	895b      	ldrh	r3, [r3, #10]
 800113e:	3303      	adds	r3, #3
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	623b      	str	r3, [r7, #32]

            iter->array_size = (pb_size_t)(word0 >> 16);
 8001148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800114a:	0c1b      	lsrs	r3, r3, #16
 800114c:	b29a      	uxth	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 8001152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	b29b      	uxth	r3, r3
 8001158:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800115c:	b29a      	uxth	r2, r3
 800115e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001160:	0a1b      	lsrs	r3, r3, #8
 8001162:	b29b      	uxth	r3, r3
 8001164:	019b      	lsls	r3, r3, #6
 8001166:	b29b      	uxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b29a      	uxth	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 8001170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001172:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word2;
 8001176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001178:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)word3;
 800117a:	6a3b      	ldr	r3, [r7, #32]
 800117c:	b29a      	uxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	825a      	strh	r2, [r3, #18]
            break;
 8001182:	e044      	b.n	800120e <load_descriptor_values+0x1f8>
        }

        default: {
            /* 8-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	895b      	ldrh	r3, [r3, #10]
 800118e:	3301      	adds	r3, #1
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4413      	add	r3, r2
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	61bb      	str	r3, [r7, #24]
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	895b      	ldrh	r3, [r3, #10]
 80011a2:	3302      	adds	r3, #2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	617b      	str	r3, [r7, #20]
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	895b      	ldrh	r3, [r3, #10]
 80011b6:	3303      	adds	r3, #3
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	4413      	add	r3, r2
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	613b      	str	r3, [r7, #16]
            uint32_t word4 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 4]);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	895b      	ldrh	r3, [r3, #10]
 80011ca:	3304      	adds	r3, #4
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4413      	add	r3, r2
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	60fb      	str	r3, [r7, #12]

            iter->array_size = (pb_size_t)word4;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 80011dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	0a1b      	lsrs	r3, r3, #8
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	019b      	lsls	r3, r3, #6
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word2;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)word3;
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	b29a      	uxth	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	825a      	strh	r2, [r3, #18]
            break;
 800120c:	bf00      	nop
        }
    }

    if (!iter->message)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d106      	bne.n	8001224 <load_descriptor_values+0x20e>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2200      	movs	r2, #0
 800121a:	619a      	str	r2, [r3, #24]
        iter->pSize = NULL;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	621a      	str	r2, [r3, #32]
 8001222:	e041      	b.n	80012a8 <load_descriptor_values+0x292>
    }
    else
    {
        iter->pField = (char*)iter->message + data_offset;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800122a:	441a      	add	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	619a      	str	r2, [r3, #24]

        if (size_offset)
 8001230:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001234:	2b00      	cmp	r3, #0
 8001236:	d008      	beq.n	800124a <load_descriptor_values+0x234>
        {
            iter->pSize = (char*)iter->pField - size_offset;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	699a      	ldr	r2, [r3, #24]
 800123c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001240:	425b      	negs	r3, r3
 8001242:	441a      	add	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	621a      	str	r2, [r3, #32]
 8001248:	e01a      	b.n	8001280 <load_descriptor_values+0x26a>
        }
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	7d9b      	ldrb	r3, [r3, #22]
 800124e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001252:	2b20      	cmp	r3, #32
 8001254:	d111      	bne.n	800127a <load_descriptor_values+0x264>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	7d9b      	ldrb	r3, [r3, #22]
 800125a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 800125e:	2b00      	cmp	r3, #0
 8001260:	d005      	beq.n	800126e <load_descriptor_values+0x258>
                  PB_ATYPE(iter->type) == PB_ATYPE_POINTER))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	7d9b      	ldrb	r3, [r3, #22]
 8001266:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 800126a:	2b80      	cmp	r3, #128	@ 0x80
 800126c:	d105      	bne.n	800127a <load_descriptor_values+0x264>
        {
            /* Fixed count array */
            iter->pSize = &iter->array_size;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f103 0214 	add.w	r2, r3, #20
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	621a      	str	r2, [r3, #32]
 8001278:	e002      	b.n	8001280 <load_descriptor_values+0x26a>
        }
        else
        {
            iter->pSize = NULL;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
        }

        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7d9b      	ldrb	r3, [r3, #22]
 8001284:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001288:	2b80      	cmp	r3, #128	@ 0x80
 800128a:	d109      	bne.n	80012a0 <load_descriptor_values+0x28a>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d005      	beq.n	80012a0 <load_descriptor_values+0x28a>
        {
            iter->pData = *(void**)iter->pField;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	61da      	str	r2, [r3, #28]
 800129e:	e003      	b.n	80012a8 <load_descriptor_values+0x292>
        }
        else
        {
            iter->pData = iter->pField;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	699a      	ldr	r2, [r3, #24]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	61da      	str	r2, [r3, #28]
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7d9b      	ldrb	r3, [r3, #22]
 80012ac:	f003 030f 	and.w	r3, r3, #15
 80012b0:	2b08      	cmp	r3, #8
 80012b2:	d005      	beq.n	80012c0 <load_descriptor_values+0x2aa>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	7d9b      	ldrb	r3, [r3, #22]
 80012b8:	f003 030f 	and.w	r3, r3, #15
 80012bc:	2b09      	cmp	r3, #9
 80012be:	d10a      	bne.n	80012d6 <load_descriptor_values+0x2c0>
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	89db      	ldrh	r3, [r3, #14]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80012d4:	e002      	b.n	80012dc <load_descriptor_values+0x2c6>
    }
    else
    {
        iter->submsg_desc = NULL;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    return true;
 80012dc:	2301      	movs	r3, #1
}
 80012de:	4618      	mov	r0, r3
 80012e0:	373c      	adds	r7, #60	@ 0x3c
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b085      	sub	sp, #20
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
    iter->index++;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	891b      	ldrh	r3, [r3, #8]
 80012f6:	3301      	adds	r3, #1
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	811a      	strh	r2, [r3, #8]

    if (iter->index >= iter->descriptor->field_count)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	891a      	ldrh	r2, [r3, #8]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	8a1b      	ldrh	r3, [r3, #16]
 8001308:	429a      	cmp	r2, r3
 800130a:	d30c      	bcc.n	8001326 <advance_iterator+0x3c>
    {
        /* Restart */
        iter->index = 0;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	811a      	strh	r2, [r3, #8]
        iter->field_info_index = 0;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	815a      	strh	r2, [r3, #10]
        iter->submessage_index = 0;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	81da      	strh	r2, [r3, #14]
        iter->required_field_index = 0;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	819a      	strh	r2, [r3, #12]
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
    }
}
 8001324:	e03b      	b.n	800139e <advance_iterator+0xb4>
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	895b      	ldrh	r3, [r3, #10]
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	60fb      	str	r3, [r7, #12]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	0a1b      	lsrs	r3, r3, #8
 800133c:	72fb      	strb	r3, [r7, #11]
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f003 0303 	and.w	r3, r3, #3
 8001344:	2201      	movs	r2, #1
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	813b      	strh	r3, [r7, #8]
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	895a      	ldrh	r2, [r3, #10]
 8001350:	893b      	ldrh	r3, [r7, #8]
 8001352:	4413      	add	r3, r2
 8001354:	b29a      	uxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	815a      	strh	r2, [r3, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	899b      	ldrh	r3, [r3, #12]
 800135e:	7afa      	ldrb	r2, [r7, #11]
 8001360:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8001364:	2a00      	cmp	r2, #0
 8001366:	bf0c      	ite	eq
 8001368:	2201      	moveq	r2, #1
 800136a:	2200      	movne	r2, #0
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	4413      	add	r3, r2
 8001370:	b29a      	uxth	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	819a      	strh	r2, [r3, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	89da      	ldrh	r2, [r3, #14]
 800137a:	7afb      	ldrb	r3, [r7, #11]
 800137c:	f003 030f 	and.w	r3, r3, #15
 8001380:	2b08      	cmp	r3, #8
 8001382:	d004      	beq.n	800138e <advance_iterator+0xa4>
 8001384:	7afb      	ldrb	r3, [r7, #11]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	2b09      	cmp	r3, #9
 800138c:	d101      	bne.n	8001392 <advance_iterator+0xa8>
 800138e:	2301      	movs	r3, #1
 8001390:	e000      	b.n	8001394 <advance_iterator+0xaa>
 8001392:	2300      	movs	r3, #0
 8001394:	b29b      	uxth	r3, r3
 8001396:	4413      	add	r3, r2
 8001398:	b29a      	uxth	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	81da      	strh	r2, [r3, #14]
}
 800139e:	bf00      	nop
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b084      	sub	sp, #16
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	60f8      	str	r0, [r7, #12]
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
    memset(iter, 0, sizeof(*iter));
 80013b6:	2228      	movs	r2, #40	@ 0x28
 80013b8:	2100      	movs	r1, #0
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f00f ff90 	bl	80112e0 <memset>

    iter->descriptor = desc;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	601a      	str	r2, [r3, #0]
    iter->message = message;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	605a      	str	r2, [r3, #4]

    return load_descriptor_values(iter);
 80013cc:	68f8      	ldr	r0, [r7, #12]
 80013ce:	f7ff fe22 	bl	8001016 <load_descriptor_values>
 80013d2:	4603      	mov	r3, r0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	613b      	str	r3, [r7, #16]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	60fb      	str	r3, [r7, #12]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	0a1b      	lsrs	r3, r3, #8
 80013fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80013fe:	2b80      	cmp	r3, #128	@ 0x80
 8001400:	d109      	bne.n	8001416 <pb_field_iter_begin_extension+0x3a>
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	3304      	adds	r3, #4
 8001406:	461a      	mov	r2, r3
 8001408:	6939      	ldr	r1, [r7, #16]
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff ffcd 	bl	80013aa <pb_field_iter_begin>
 8001410:	4603      	mov	r3, r0
 8001412:	75fb      	strb	r3, [r7, #23]
 8001414:	e008      	b.n	8001428 <pb_field_iter_begin_extension+0x4c>
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	461a      	mov	r2, r3
 800141c:	6939      	ldr	r1, [r7, #16]
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ffc3 	bl	80013aa <pb_field_iter_begin>
 8001424:	4603      	mov	r3, r0
 8001426:	75fb      	strb	r3, [r7, #23]
    }

    iter->pSize = &extension->found;
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	f103 020c 	add.w	r2, r3, #12
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	621a      	str	r2, [r3, #32]
    return status;
 8001432:	7dfb      	ldrb	r3, [r7, #23]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
    advance_iterator(iter);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff50 	bl	80012ea <advance_iterator>
    (void)load_descriptor_values(iter);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff fde3 	bl	8001016 <load_descriptor_values>
    return iter->index != 0;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	891b      	ldrh	r3, [r3, #8]
 8001454:	2b00      	cmp	r3, #0
 8001456:	bf14      	ite	ne
 8001458:	2301      	movne	r3, #1
 800145a:	2300      	moveq	r3, #0
 800145c:	b2db      	uxtb	r3, r3
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <pb_const_cast>:
        return false;
    }
}

static void *pb_const_cast(const void *p)
{
 8001466:	b480      	push	{r7}
 8001468:	b085      	sub	sp, #20
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
     * to avoid spurious compiler warnings. */
    union {
        void *p1;
        const void *p2;
    } t;
    t.p2 = p;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	60fb      	str	r3, [r7, #12]
    return t.p1;
 8001472:	68fb      	ldr	r3, [r7, #12]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <pb_field_iter_begin_const>:

bool pb_field_iter_begin_const(pb_field_iter_t *iter, const pb_msgdesc_t *desc, const void *message)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
    return pb_field_iter_begin(iter, desc, pb_const_cast(message));
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff ffea 	bl	8001466 <pb_const_cast>
 8001492:	4603      	mov	r3, r0
 8001494:	461a      	mov	r2, r3
 8001496:	68b9      	ldr	r1, [r7, #8]
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f7ff ff86 	bl	80013aa <pb_field_iter_begin>
 800149e:	4603      	mov	r3, r0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <pb_field_iter_begin_extension_const>:

bool pb_field_iter_begin_extension_const(pb_field_iter_t *iter, const pb_extension_t *extension)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
    return pb_field_iter_begin_extension(iter, (pb_extension_t*)pb_const_cast(extension));
 80014b2:	6838      	ldr	r0, [r7, #0]
 80014b4:	f7ff ffd7 	bl	8001466 <pb_const_cast>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4619      	mov	r1, r3
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff8d 	bl	80013dc <pb_field_iter_begin_extension>
 80014c2:	4603      	mov	r3, r0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <pb_default_field_callback>:

bool pb_default_field_callback(pb_istream_t *istream, pb_ostream_t *ostream, const pb_field_t *field)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
    if (field->data_size == sizeof(pb_callback_t))
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	8a5b      	ldrh	r3, [r3, #18]
 80014dc:	2b08      	cmp	r3, #8
 80014de:	d125      	bne.n	800152c <pb_default_field_callback+0x60>
    {
        pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	69db      	ldr	r3, [r3, #28]
 80014e4:	617b      	str	r3, [r7, #20]

        if (pCallback != NULL)
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d01f      	beq.n	800152c <pb_default_field_callback+0x60>
        {
            if (istream != NULL && pCallback->funcs.decode != NULL)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00c      	beq.n	800150c <pb_default_field_callback+0x40>
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d008      	beq.n	800150c <pb_default_field_callback+0x40>
            {
                return pCallback->funcs.decode(istream, field, &pCallback->arg);
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	3204      	adds	r2, #4
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	68f8      	ldr	r0, [r7, #12]
 8001506:	4798      	blx	r3
 8001508:	4603      	mov	r3, r0
 800150a:	e010      	b.n	800152e <pb_default_field_callback+0x62>
            }

            if (ostream != NULL && pCallback->funcs.encode != NULL)
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d00c      	beq.n	800152c <pb_default_field_callback+0x60>
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d008      	beq.n	800152c <pb_default_field_callback+0x60>
            {
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	3204      	adds	r2, #4
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	68b8      	ldr	r0, [r7, #8]
 8001526:	4798      	blx	r3
 8001528:	4603      	mov	r3, r0
 800152a:	e000      	b.n	800152e <pb_default_field_callback+0x62>
            }
        }
    }

    return true; /* Success, but didn't do anything */
 800152c:	2301      	movs	r3, #1

}
 800152e:	4618      	mov	r0, r3
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <buf_write>:
/*******************************
 * pb_ostream_t implementation *
 *******************************/

static bool checkreturn buf_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b086      	sub	sp, #24
 800153a:	af00      	add	r7, sp, #0
 800153c:	60f8      	str	r0, [r7, #12]
 800153e:	60b9      	str	r1, [r7, #8]
 8001540:	607a      	str	r2, [r7, #4]
    pb_byte_t *dest = (pb_byte_t*)stream->state;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	617b      	str	r3, [r7, #20]
    stream->state = dest + count;
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	441a      	add	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	605a      	str	r2, [r3, #4]
    
    memcpy(dest, buf, count * sizeof(pb_byte_t));
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	68b9      	ldr	r1, [r7, #8]
 8001556:	6978      	ldr	r0, [r7, #20]
 8001558:	f00f ff41 	bl	80113de <memcpy>
    
    return true;
 800155c:	2301      	movs	r3, #1
}
 800155e:	4618      	mov	r0, r3
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <pb_ostream_from_buffer>:

pb_ostream_t pb_ostream_from_buffer(pb_byte_t *buf, size_t bufsize)
{
 8001568:	b4b0      	push	{r4, r5, r7}
 800156a:	b08b      	sub	sp, #44	@ 0x2c
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
     * NULL pointer marks a sizing field, so put a non-NULL value to mark a buffer stream.
     */
    static const int marker = 0;
    stream.callback = &marker;
#else
    stream.callback = &buf_write;
 8001574:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <pb_ostream_from_buffer+0x3c>)
 8001576:	617b      	str	r3, [r7, #20]
#endif
    stream.state = buf;
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	61bb      	str	r3, [r7, #24]
    stream.max_size = bufsize;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	61fb      	str	r3, [r7, #28]
    stream.bytes_written = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    stream.errmsg = NULL;
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    return stream;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	461d      	mov	r5, r3
 800158c:	f107 0414 	add.w	r4, r7, #20
 8001590:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001592:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001594:	6823      	ldr	r3, [r4, #0]
 8001596:	602b      	str	r3, [r5, #0]
}
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	372c      	adds	r7, #44	@ 0x2c
 800159c:	46bd      	mov	sp, r7
 800159e:	bcb0      	pop	{r4, r5, r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	08001537 	.word	0x08001537

080015a8 <pb_write>:

bool checkreturn pb_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
    if (count > 0 && stream->callback != NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d037      	beq.n	800162a <pb_write+0x82>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d033      	beq.n	800162a <pb_write+0x82>
    {
        if (stream->bytes_written + count < stream->bytes_written ||
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	68da      	ldr	r2, [r3, #12]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	441a      	add	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d307      	bcc.n	80015e2 <pb_write+0x3a>
            stream->bytes_written + count > stream->max_size)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	68da      	ldr	r2, [r3, #12]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	441a      	add	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	689b      	ldr	r3, [r3, #8]
        if (stream->bytes_written + count < stream->bytes_written ||
 80015de:	429a      	cmp	r2, r3
 80015e0:	d90b      	bls.n	80015fa <pb_write+0x52>
        {
            PB_RETURN_ERROR(stream, "stream full");
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <pb_write+0x48>
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	e000      	b.n	80015f2 <pb_write+0x4a>
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <pb_write+0x98>)
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	6113      	str	r3, [r2, #16]
 80015f6:	2300      	movs	r3, #0
 80015f8:	e01e      	b.n	8001638 <pb_write+0x90>

#ifdef PB_BUFFER_ONLY
        if (!buf_write(stream, buf, count))
            PB_RETURN_ERROR(stream, "io error");
#else        
        if (!stream->callback(stream, buf, count))
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	68f8      	ldr	r0, [r7, #12]
 8001604:	4798      	blx	r3
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d00b      	beq.n	800162a <pb_write+0x82>
            PB_RETURN_ERROR(stream, "io error");
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d002      	beq.n	8001620 <pb_write+0x78>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	e000      	b.n	8001622 <pb_write+0x7a>
 8001620:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <pb_write+0x9c>)
 8001622:	68fa      	ldr	r2, [r7, #12]
 8001624:	6113      	str	r3, [r2, #16]
 8001626:	2300      	movs	r3, #0
 8001628:	e006      	b.n	8001638 <pb_write+0x90>
#endif
    }
    
    stream->bytes_written += count;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	68da      	ldr	r2, [r3, #12]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	441a      	add	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	60da      	str	r2, [r3, #12]
    return true;
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	08013018 	.word	0x08013018
 8001644:	08013024 	.word	0x08013024

08001648 <safe_read_bool>:
/* Read a bool value without causing undefined behavior even if the value
 * is invalid. See issue #434 and
 * https://stackoverflow.com/questions/27661768/weird-results-for-conditional
 */
static bool safe_read_bool(const void *pSize)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    const char *p = (const char *)pSize;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	60bb      	str	r3, [r7, #8]
    size_t i;
    for (i = 0; i < sizeof(bool); i++)
 8001654:	2300      	movs	r3, #0
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	e00a      	b.n	8001670 <safe_read_bool+0x28>
    {
        if (p[i] != 0)
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <safe_read_bool+0x22>
            return true;
 8001666:	2301      	movs	r3, #1
 8001668:	e006      	b.n	8001678 <safe_read_bool+0x30>
    for (i = 0; i < sizeof(bool); i++)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	3301      	adds	r3, #1
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d0f1      	beq.n	800165a <safe_read_bool+0x12>
    }
    return false;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <encode_array>:

/* Encode a static array. Handles the size calculations and possible packing. */
static bool checkreturn encode_array(pb_ostream_t *stream, pb_field_iter_t *field)
{
 8001684:	b5b0      	push	{r4, r5, r7, lr}
 8001686:	b08c      	sub	sp, #48	@ 0x30
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
    pb_size_t count;
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    size_t size;
#endif

    count = *(pb_size_t*)field->pSize;
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	6a1b      	ldr	r3, [r3, #32]
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	84bb      	strh	r3, [r7, #36]	@ 0x24

    if (count == 0)
 8001696:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001698:	2b00      	cmp	r3, #0
 800169a:	d101      	bne.n	80016a0 <encode_array+0x1c>
        return true;
 800169c:	2301      	movs	r3, #1
 800169e:	e13d      	b.n	800191c <encode_array+0x298>

    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	7d9b      	ldrb	r3, [r3, #22]
 80016a4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80016a8:	2b80      	cmp	r3, #128	@ 0x80
 80016aa:	d010      	beq.n	80016ce <encode_array+0x4a>
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	8a9b      	ldrh	r3, [r3, #20]
 80016b0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d90b      	bls.n	80016ce <encode_array+0x4a>
        PB_RETURN_ERROR(stream, "array max size exceeded");
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d002      	beq.n	80016c4 <encode_array+0x40>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	e000      	b.n	80016c6 <encode_array+0x42>
 80016c4:	4b97      	ldr	r3, [pc, #604]	@ (8001924 <encode_array+0x2a0>)
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6113      	str	r3, [r2, #16]
 80016ca:	2300      	movs	r3, #0
 80016cc:	e126      	b.n	800191c <encode_array+0x298>
    
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    /* We always pack arrays if the datatype allows it. */
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	7d9b      	ldrb	r3, [r3, #22]
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	2b05      	cmp	r3, #5
 80016d8:	f200 80b3 	bhi.w	8001842 <encode_array+0x1be>
    {
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	8a1b      	ldrh	r3, [r3, #16]
 80016e0:	461a      	mov	r2, r3
 80016e2:	2102      	movs	r1, #2
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f000 fcdd 	bl	80020a4 <pb_encode_tag>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <encode_array+0x76>
            return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e110      	b.n	800191c <encode_array+0x298>
        
        /* Determine the total size of packed array. */
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	7d9b      	ldrb	r3, [r3, #22]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	2b04      	cmp	r3, #4
 8001704:	d103      	bne.n	800170e <encode_array+0x8a>
        {
            size = 4 * (size_t)count;
 8001706:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800170c:	e047      	b.n	800179e <encode_array+0x11a>
        }
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	7d9b      	ldrb	r3, [r3, #22]
 8001712:	f003 030f 	and.w	r3, r3, #15
 8001716:	2b05      	cmp	r3, #5
 8001718:	d103      	bne.n	8001722 <encode_array+0x9e>
        {
            size = 8 * (size_t)count;
 800171a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800171c:	00db      	lsls	r3, r3, #3
 800171e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001720:	e03d      	b.n	800179e <encode_array+0x11a>
        }
        else
        { 
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
 8001722:	f107 0308 	add.w	r3, r7, #8
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	611a      	str	r2, [r3, #16]
            void *pData_orig = field->pData;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	61fb      	str	r3, [r7, #28]
            for (i = 0; i < count; i++)
 8001738:	2300      	movs	r3, #0
 800173a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800173c:	e026      	b.n	800178c <encode_array+0x108>
            {
                if (!pb_enc_varint(&sizestream, field))
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	6839      	ldr	r1, [r7, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f000 fdef 	bl	8002328 <pb_enc_varint>
 800174a:	4603      	mov	r3, r0
 800174c:	f083 0301 	eor.w	r3, r3, #1
 8001750:	b2db      	uxtb	r3, r3
 8001752:	2b00      	cmp	r3, #0
 8001754:	d010      	beq.n	8001778 <encode_array+0xf4>
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d002      	beq.n	8001764 <encode_array+0xe0>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	e005      	b.n	8001770 <encode_array+0xec>
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <encode_array+0xea>
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	e000      	b.n	8001770 <encode_array+0xec>
 800176e:	4b6e      	ldr	r3, [pc, #440]	@ (8001928 <encode_array+0x2a4>)
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6113      	str	r3, [r2, #16]
 8001774:	2300      	movs	r3, #0
 8001776:	e0d1      	b.n	800191c <encode_array+0x298>
                field->pData = (char*)field->pData + field->data_size;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	69db      	ldr	r3, [r3, #28]
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	8a52      	ldrh	r2, [r2, #18]
 8001780:	441a      	add	r2, r3
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	61da      	str	r2, [r3, #28]
            for (i = 0; i < count; i++)
 8001786:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001788:	3301      	adds	r3, #1
 800178a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800178c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800178e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001790:	429a      	cmp	r2, r3
 8001792:	d3d4      	bcc.n	800173e <encode_array+0xba>
            }
            field->pData = pData_orig;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	69fa      	ldr	r2, [r7, #28]
 8001798:	61da      	str	r2, [r3, #28]
            size = sizestream.bytes_written;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
        
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800179e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017a0:	2200      	movs	r2, #0
 80017a2:	461c      	mov	r4, r3
 80017a4:	4615      	mov	r5, r2
 80017a6:	4622      	mov	r2, r4
 80017a8:	462b      	mov	r3, r5
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 fbf7 	bl	8001f9e <pb_encode_varint>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f083 0301 	eor.w	r3, r3, #1
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <encode_array+0x13c>
            return false;
 80017bc:	2300      	movs	r3, #0
 80017be:	e0ad      	b.n	800191c <encode_array+0x298>
        
        if (stream->callback == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d106      	bne.n	80017d6 <encode_array+0x152>
            return pb_write(stream, NULL, size); /* Just sizing.. */
 80017c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017ca:	2100      	movs	r1, #0
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff feeb 	bl	80015a8 <pb_write>
 80017d2:	4603      	mov	r3, r0
 80017d4:	e0a2      	b.n	800191c <encode_array+0x298>
        
        /* Write the data */
        for (i = 0; i < count; i++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80017da:	e02d      	b.n	8001838 <encode_array+0x1b4>
        {
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	7d9b      	ldrb	r3, [r3, #22]
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	2b04      	cmp	r3, #4
 80017e6:	d005      	beq.n	80017f4 <encode_array+0x170>
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	7d9b      	ldrb	r3, [r3, #22]
 80017ec:	f003 030f 	and.w	r3, r3, #15
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d10b      	bne.n	800180c <encode_array+0x188>
            {
                if (!pb_enc_fixed(stream, field))
 80017f4:	6839      	ldr	r1, [r7, #0]
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 fe58 	bl	80024ac <pb_enc_fixed>
 80017fc:	4603      	mov	r3, r0
 80017fe:	f083 0301 	eor.w	r3, r3, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00d      	beq.n	8001824 <encode_array+0x1a0>
                    return false;
 8001808:	2300      	movs	r3, #0
 800180a:	e087      	b.n	800191c <encode_array+0x298>
            }
            else
            {
                if (!pb_enc_varint(stream, field))
 800180c:	6839      	ldr	r1, [r7, #0]
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 fd8a 	bl	8002328 <pb_enc_varint>
 8001814:	4603      	mov	r3, r0
 8001816:	f083 0301 	eor.w	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <encode_array+0x1a0>
                    return false;
 8001820:	2300      	movs	r3, #0
 8001822:	e07b      	b.n	800191c <encode_array+0x298>
            }

            field->pData = (char*)field->pData + field->data_size;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	69db      	ldr	r3, [r3, #28]
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	8a52      	ldrh	r2, [r2, #18]
 800182c:	441a      	add	r2, r3
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	61da      	str	r2, [r3, #28]
        for (i = 0; i < count; i++)
 8001832:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001834:	3301      	adds	r3, #1
 8001836:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001838:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800183a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800183c:	429a      	cmp	r2, r3
 800183e:	d3cd      	bcc.n	80017dc <encode_array+0x158>
 8001840:	e06b      	b.n	800191a <encode_array+0x296>
        }
    }
    else /* Unpacked fields */
#endif
    {
        for (i = 0; i < count; i++)
 8001842:	2300      	movs	r3, #0
 8001844:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001846:	e064      	b.n	8001912 <encode_array+0x28e>
        {
            /* Normally the data is stored directly in the array entries, but
             * for pointer-type string and bytes fields, the array entries are
             * actually pointers themselves also. So we have to dereference once
             * more to get to the actual data. */
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	7d9b      	ldrb	r3, [r3, #22]
 800184c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001850:	2b80      	cmp	r3, #128	@ 0x80
 8001852:	d147      	bne.n	80018e4 <encode_array+0x260>
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	7d9b      	ldrb	r3, [r3, #22]
 8001858:	f003 030f 	and.w	r3, r3, #15
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 800185c:	2b07      	cmp	r3, #7
 800185e:	d005      	beq.n	800186c <encode_array+0x1e8>
                 PB_LTYPE(field->type) == PB_LTYPE_BYTES))
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	7d9b      	ldrb	r3, [r3, #22]
 8001864:	f003 030f 	and.w	r3, r3, #15
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 8001868:	2b06      	cmp	r3, #6
 800186a:	d13b      	bne.n	80018e4 <encode_array+0x260>
            {
                bool status;
                void *pData_orig = field->pData;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	69db      	ldr	r3, [r3, #28]
 8001870:	623b      	str	r3, [r7, #32]
                field->pData = *(void* const*)field->pData;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	61da      	str	r2, [r3, #28]

                if (!field->pData)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	69db      	ldr	r3, [r3, #28]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d11c      	bne.n	80018be <encode_array+0x23a>
                {
                    /* Null pointer in array is treated as empty string / bytes */
                    status = pb_encode_tag_for_field(stream, field) &&
 8001884:	6839      	ldr	r1, [r7, #0]
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f000 fc36 	bl	80020f8 <pb_encode_tag_for_field>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00b      	beq.n	80018aa <encode_array+0x226>
                             pb_encode_varint(stream, 0);
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	f04f 0300 	mov.w	r3, #0
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f000 fb7f 	bl	8001f9e <pb_encode_varint>
 80018a0:	4603      	mov	r3, r0
                    status = pb_encode_tag_for_field(stream, field) &&
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <encode_array+0x226>
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <encode_array+0x228>
 80018aa:	2300      	movs	r3, #0
 80018ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018bc:	e006      	b.n	80018cc <encode_array+0x248>
                }
                else
                {
                    status = encode_basic_field(stream, field);
 80018be:	6839      	ldr	r1, [r7, #0]
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f000 f951 	bl	8001b68 <encode_basic_field>
 80018c6:	4603      	mov	r3, r0
 80018c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }

                field->pData = pData_orig;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	6a3a      	ldr	r2, [r7, #32]
 80018d0:	61da      	str	r2, [r3, #28]

                if (!status)
 80018d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018d6:	f083 0301 	eor.w	r3, r3, #1
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d00d      	beq.n	80018fc <encode_array+0x278>
                    return false;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e01b      	b.n	800191c <encode_array+0x298>
            }
            else
            {
                if (!encode_basic_field(stream, field))
 80018e4:	6839      	ldr	r1, [r7, #0]
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 f93e 	bl	8001b68 <encode_basic_field>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f083 0301 	eor.w	r3, r3, #1
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d002      	beq.n	80018fe <encode_array+0x27a>
                    return false;
 80018f8:	2300      	movs	r3, #0
 80018fa:	e00f      	b.n	800191c <encode_array+0x298>
            {
 80018fc:	bf00      	nop
            }
            field->pData = (char*)field->pData + field->data_size;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	8a52      	ldrh	r2, [r2, #18]
 8001906:	441a      	add	r2, r3
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	61da      	str	r2, [r3, #28]
        for (i = 0; i < count; i++)
 800190c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800190e:	3301      	adds	r3, #1
 8001910:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001912:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001914:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001916:	429a      	cmp	r2, r3
 8001918:	d396      	bcc.n	8001848 <encode_array+0x1c4>
        }
    }
    
    return true;
 800191a:	2301      	movs	r3, #1
}
 800191c:	4618      	mov	r0, r3
 800191e:	3730      	adds	r7, #48	@ 0x30
 8001920:	46bd      	mov	sp, r7
 8001922:	bdb0      	pop	{r4, r5, r7, pc}
 8001924:	08013030 	.word	0x08013030
 8001928:	08013048 	.word	0x08013048

0800192c <pb_check_proto3_default_value>:

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool checkreturn pb_check_proto3_default_value(const pb_field_iter_t *field)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b092      	sub	sp, #72	@ 0x48
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
    pb_type_t type = field->type;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	7d9b      	ldrb	r3, [r3, #22]
 8001938:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 800193c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001940:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001944:	2b00      	cmp	r3, #0
 8001946:	f040 80c9 	bne.w	8001adc <pb_check_proto3_default_value+0x1b0>
    {
        if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
 800194a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800194e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <pb_check_proto3_default_value+0x2e>
        {
            /* Required proto2 fields inside proto3 submessage, pretty rare case */
            return false;
 8001956:	2300      	movs	r3, #0
 8001958:	e100      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
 800195a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800195e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001962:	2b20      	cmp	r3, #32
 8001964:	d108      	bne.n	8001978 <pb_check_proto3_default_value+0x4c>
        {
            /* Repeated fields inside proto3 submessage: present if count != 0 */
            return *(const pb_size_t*)field->pSize == 0;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	bf0c      	ite	eq
 8001970:	2301      	moveq	r3, #1
 8001972:	2300      	movne	r3, #0
 8001974:	b2db      	uxtb	r3, r3
 8001976:	e0f1      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
 8001978:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800197c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001980:	2b30      	cmp	r3, #48	@ 0x30
 8001982:	d108      	bne.n	8001996 <pb_check_proto3_default_value+0x6a>
        {
            /* Oneof fields */
            return *(const pb_size_t*)field->pSize == 0;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	bf0c      	ite	eq
 800198e:	2301      	moveq	r3, #1
 8001990:	2300      	movne	r3, #0
 8001992:	b2db      	uxtb	r3, r3
 8001994:	e0e2      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
 8001996:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800199a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800199e:	2b10      	cmp	r3, #16
 80019a0:	d115      	bne.n	80019ce <pb_check_proto3_default_value+0xa2>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d011      	beq.n	80019ce <pb_check_proto3_default_value+0xa2>
        {
            /* Proto2 optional fields inside proto3 message, or proto3
             * submessage fields. */
            return safe_read_bool(field->pSize) == false;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff fe4a 	bl	8001648 <safe_read_bool>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	bf14      	ite	ne
 80019ba:	2301      	movne	r3, #1
 80019bc:	2300      	moveq	r3, #0
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	f083 0301 	eor.w	r3, r3, #1
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	e0c6      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (field->descriptor->default_value)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <pb_check_proto3_default_value+0xb0>
            /* Proto3 messages do not have default values, but proto2 messages
             * can contain optional fields without has_fields (generator option 'proto3').
             * In this case they must always be encoded, to make sure that the
             * non-zero default value is overwritten.
             */
            return false;
 80019d8:	2300      	movs	r3, #0
 80019da:	e0bf      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }

        /* Rest is proto3 singular fields */
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
 80019dc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	2b05      	cmp	r3, #5
 80019e6:	d81c      	bhi.n	8001a22 <pb_check_proto3_default_value+0xf6>
        {
            /* Simple integer / float fields */
            pb_size_t i;
            const char *p = (const char*)field->pData;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	69db      	ldr	r3, [r3, #28]
 80019ec:	637b      	str	r3, [r7, #52]	@ 0x34
            for (i = 0; i < field->data_size; i++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80019f4:	e00d      	b.n	8001a12 <pb_check_proto3_default_value+0xe6>
            {
                if (p[i] != 0)
 80019f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80019fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80019fc:	4413      	add	r3, r2
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <pb_check_proto3_default_value+0xdc>
                {
                    return false;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e0a9      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
            for (i = 0; i < field->data_size; i++)
 8001a08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	8a5b      	ldrh	r3, [r3, #18]
 8001a16:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d3eb      	bcc.n	80019f6 <pb_check_proto3_default_value+0xca>
                }
            }

            return true;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e09c      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
 8001a22:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d10a      	bne.n	8001a44 <pb_check_proto3_default_value+0x118>
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)field->pData;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	63bb      	str	r3, [r7, #56]	@ 0x38
            return bytes->size == 0;
 8001a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	bf0c      	ite	eq
 8001a3c:	2301      	moveq	r3, #1
 8001a3e:	2300      	movne	r3, #0
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	e08b      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
 8001a44:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a48:	f003 030f 	and.w	r3, r3, #15
 8001a4c:	2b07      	cmp	r3, #7
 8001a4e:	d108      	bne.n	8001a62 <pb_check_proto3_default_value+0x136>
        {
            return *(const char*)field->pData == '\0';
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	bf0c      	ite	eq
 8001a5a:	2301      	moveq	r3, #1
 8001a5c:	2300      	movne	r3, #0
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	e07c      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
 8001a62:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a66:	f003 030f 	and.w	r3, r3, #15
 8001a6a:	2b0b      	cmp	r3, #11
 8001a6c:	d107      	bne.n	8001a7e <pb_check_proto3_default_value+0x152>
        {
            /* Fixed length bytes is only empty if its length is fixed
             * as 0. Which would be pretty strange, but we can check
             * it anyway. */
            return field->data_size == 0;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	8a5b      	ldrh	r3, [r3, #18]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	bf0c      	ite	eq
 8001a76:	2301      	moveq	r3, #1
 8001a78:	2300      	movne	r3, #0
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	e06e      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE_IS_SUBMSG(type))
 8001a7e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a82:	f003 030f 	and.w	r3, r3, #15
 8001a86:	2b08      	cmp	r3, #8
 8001a88:	d005      	beq.n	8001a96 <pb_check_proto3_default_value+0x16a>
 8001a8a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	2b09      	cmp	r3, #9
 8001a94:	d161      	bne.n	8001b5a <pb_check_proto3_default_value+0x22e>
             * because the C struct may contain padding bytes that must
             * be skipped. Note that usually proto3 submessages have
             * a separate has_field that is checked earlier in this if.
             */
            pb_field_iter_t iter;
            if (pb_field_iter_begin(&iter, field->submsg_desc, field->pData))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	69da      	ldr	r2, [r3, #28]
 8001a9e:	f107 030c 	add.w	r3, r7, #12
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fc81 	bl	80013aa <pb_field_iter_begin>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d014      	beq.n	8001ad8 <pb_check_proto3_default_value+0x1ac>
            {
                do
                {
                    if (!pb_check_proto3_default_value(&iter))
 8001aae:	f107 030c 	add.w	r3, r7, #12
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff ff3a 	bl	800192c <pb_check_proto3_default_value>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f083 0301 	eor.w	r3, r3, #1
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <pb_check_proto3_default_value+0x19c>
                    {
                        return false;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e049      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
                    }
                } while (pb_field_iter_next(&iter));
 8001ac8:	f107 030c 	add.w	r3, r7, #12
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fcb5 	bl	800143c <pb_field_iter_next>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1ea      	bne.n	8001aae <pb_check_proto3_default_value+0x182>
            }
            return true;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e03f      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
    }
     else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 8001adc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001ae0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001ae4:	2b80      	cmp	r3, #128	@ 0x80
 8001ae6:	d107      	bne.n	8001af8 <pb_check_proto3_default_value+0x1cc>
    {
        return field->pData == NULL;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	bf0c      	ite	eq
 8001af0:	2301      	moveq	r3, #1
 8001af2:	2300      	movne	r3, #0
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	e031      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
    }
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
 8001af8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001afc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001b00:	2b40      	cmp	r3, #64	@ 0x40
 8001b02:	d12a      	bne.n	8001b5a <pb_check_proto3_default_value+0x22e>
    {
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 8001b04:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001b08:	f003 030f 	and.w	r3, r3, #15
 8001b0c:	2b0a      	cmp	r3, #10
 8001b0e:	d10a      	bne.n	8001b26 <pb_check_proto3_default_value+0x1fa>
        {
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	69db      	ldr	r3, [r3, #28]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
            return extension == NULL;
 8001b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	bf0c      	ite	eq
 8001b1e:	2301      	moveq	r3, #1
 8001b20:	2300      	movne	r3, #0
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	e01a      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (field->descriptor->field_callback == pb_default_field_callback)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b64 <pb_check_proto3_default_value+0x238>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d10a      	bne.n	8001b48 <pb_check_proto3_default_value+0x21c>
        {
            pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	643b      	str	r3, [r7, #64]	@ 0x40
            return pCallback->funcs.encode == NULL;
 8001b38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	bf0c      	ite	eq
 8001b40:	2301      	moveq	r3, #1
 8001b42:	2300      	movne	r3, #0
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	e009      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else
        {
            return field->descriptor->field_callback == NULL;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	bf0c      	ite	eq
 8001b52:	2301      	moveq	r3, #1
 8001b54:	2300      	movne	r3, #0
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	e000      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
    }

    return false; /* Not typically reached, safe default for weird special cases. */
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3748      	adds	r7, #72	@ 0x48
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	080014cd 	.word	0x080014cd

08001b68 <encode_basic_field>:

/* Encode a field with static or pointer allocation, i.e. one whose data
 * is available to the encoder directly. */
static bool checkreturn encode_basic_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
    if (!field->pData)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <encode_basic_field+0x16>
    {
        /* Missing pointer field */
        return true;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e061      	b.n	8001c42 <encode_basic_field+0xda>
    }

    if (!pb_encode_tag_for_field(stream, field))
 8001b7e:	6839      	ldr	r1, [r7, #0]
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 fab9 	bl	80020f8 <pb_encode_tag_for_field>
 8001b86:	4603      	mov	r3, r0
 8001b88:	f083 0301 	eor.w	r3, r3, #1
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <encode_basic_field+0x2e>
        return false;
 8001b92:	2300      	movs	r3, #0
 8001b94:	e055      	b.n	8001c42 <encode_basic_field+0xda>

    switch (PB_LTYPE(field->type))
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	7d9b      	ldrb	r3, [r3, #22]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	2b0b      	cmp	r3, #11
 8001ba0:	d844      	bhi.n	8001c2c <encode_basic_field+0xc4>
 8001ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <encode_basic_field+0x40>)
 8001ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba8:	08001bd9 	.word	0x08001bd9
 8001bac:	08001be5 	.word	0x08001be5
 8001bb0:	08001be5 	.word	0x08001be5
 8001bb4:	08001be5 	.word	0x08001be5
 8001bb8:	08001bf1 	.word	0x08001bf1
 8001bbc:	08001bf1 	.word	0x08001bf1
 8001bc0:	08001bfd 	.word	0x08001bfd
 8001bc4:	08001c09 	.word	0x08001c09
 8001bc8:	08001c15 	.word	0x08001c15
 8001bcc:	08001c15 	.word	0x08001c15
 8001bd0:	08001c2d 	.word	0x08001c2d
 8001bd4:	08001c21 	.word	0x08001c21
    {
        case PB_LTYPE_BOOL:
            return pb_enc_bool(stream, field);
 8001bd8:	6839      	ldr	r1, [r7, #0]
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 fb8a 	bl	80022f4 <pb_enc_bool>
 8001be0:	4603      	mov	r3, r0
 8001be2:	e02e      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            return pb_enc_varint(stream, field);
 8001be4:	6839      	ldr	r1, [r7, #0]
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 fb9e 	bl	8002328 <pb_enc_varint>
 8001bec:	4603      	mov	r3, r0
 8001bee:	e028      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_FIXED32:
        case PB_LTYPE_FIXED64:
            return pb_enc_fixed(stream, field);
 8001bf0:	6839      	ldr	r1, [r7, #0]
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f000 fc5a 	bl	80024ac <pb_enc_fixed>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	e022      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_BYTES:
            return pb_enc_bytes(stream, field);
 8001bfc:	6839      	ldr	r1, [r7, #0]
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 fc82 	bl	8002508 <pb_enc_bytes>
 8001c04:	4603      	mov	r3, r0
 8001c06:	e01c      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_STRING:
            return pb_enc_string(stream, field);
 8001c08:	6839      	ldr	r1, [r7, #0]
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 fcba 	bl	8002584 <pb_enc_string>
 8001c10:	4603      	mov	r3, r0
 8001c12:	e016      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
            return pb_enc_submessage(stream, field);
 8001c14:	6839      	ldr	r1, [r7, #0]
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 fd12 	bl	8002640 <pb_enc_submessage>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	e010      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_FIXED_LENGTH_BYTES:
            return pb_enc_fixed_length_bytes(stream, field);
 8001c20:	6839      	ldr	r1, [r7, #0]
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 fd52 	bl	80026cc <pb_enc_fixed_length_bytes>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	e00a      	b.n	8001c42 <encode_basic_field+0xda>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <encode_basic_field+0xd2>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	e000      	b.n	8001c3c <encode_basic_field+0xd4>
 8001c3a:	4b04      	ldr	r3, [pc, #16]	@ (8001c4c <encode_basic_field+0xe4>)
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6113      	str	r3, [r2, #16]
 8001c40:	2300      	movs	r3, #0
    }
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	08013050 	.word	0x08013050

08001c50 <encode_callback_field>:

/* Encode a field with callback semantics. This means that a user function is
 * called to provide and encode the actual data. */
static bool checkreturn encode_callback_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
    if (field->descriptor->field_callback != NULL)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d018      	beq.n	8001c96 <encode_callback_field+0x46>
    {
        if (!field->descriptor->field_callback(NULL, stream, field))
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	2000      	movs	r0, #0
 8001c70:	4798      	blx	r3
 8001c72:	4603      	mov	r3, r0
 8001c74:	f083 0301 	eor.w	r3, r3, #1
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00b      	beq.n	8001c96 <encode_callback_field+0x46>
            PB_RETURN_ERROR(stream, "callback error");
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d002      	beq.n	8001c8c <encode_callback_field+0x3c>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	e000      	b.n	8001c8e <encode_callback_field+0x3e>
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <encode_callback_field+0x50>)
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6113      	str	r3, [r2, #16]
 8001c92:	2300      	movs	r3, #0
 8001c94:	e000      	b.n	8001c98 <encode_callback_field+0x48>
    }
    return true;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	08013064 	.word	0x08013064

08001ca4 <encode_field>:

/* Encode a single field of any callback, pointer or static type. */
static bool checkreturn encode_field(pb_ostream_t *stream, pb_field_iter_t *field)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
    /* Check field presence */
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	7d9b      	ldrb	r3, [r3, #22]
 8001cb2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001cb6:	2b30      	cmp	r3, #48	@ 0x30
 8001cb8:	d108      	bne.n	8001ccc <encode_field+0x28>
    {
        if (*(const pb_size_t*)field->pSize != field->tag)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	6a1b      	ldr	r3, [r3, #32]
 8001cbe:	881a      	ldrh	r2, [r3, #0]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	8a1b      	ldrh	r3, [r3, #16]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d026      	beq.n	8001d16 <encode_field+0x72>
        {
            /* Different type oneof field */
            return true;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e059      	b.n	8001d80 <encode_field+0xdc>
        }
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	7d9b      	ldrb	r3, [r3, #22]
 8001cd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001cd4:	2b10      	cmp	r3, #16
 8001cd6:	d11e      	bne.n	8001d16 <encode_field+0x72>
    {
        if (field->pSize)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d00c      	beq.n	8001cfa <encode_field+0x56>
        {
            if (safe_read_bool(field->pSize) == false)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fcaf 	bl	8001648 <safe_read_bool>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f083 0301 	eor.w	r3, r3, #1
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d00f      	beq.n	8001d16 <encode_field+0x72>
            {
                /* Missing optional field */
                return true;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e042      	b.n	8001d80 <encode_field+0xdc>
            }
        }
        else if (PB_ATYPE(field->type) == PB_ATYPE_STATIC)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	7d9b      	ldrb	r3, [r3, #22]
 8001cfe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d107      	bne.n	8001d16 <encode_field+0x72>
        {
            /* Proto3 singular field */
            if (pb_check_proto3_default_value(field))
 8001d06:	6838      	ldr	r0, [r7, #0]
 8001d08:	f7ff fe10 	bl	800192c <pb_check_proto3_default_value>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <encode_field+0x72>
                return true;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e034      	b.n	8001d80 <encode_field+0xdc>
        }
    }

    if (!field->pData)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d113      	bne.n	8001d46 <encode_field+0xa2>
    {
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	7d9b      	ldrb	r3, [r3, #22]
 8001d22:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10b      	bne.n	8001d42 <encode_field+0x9e>
            PB_RETURN_ERROR(stream, "missing required field");
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d002      	beq.n	8001d38 <encode_field+0x94>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	e000      	b.n	8001d3a <encode_field+0x96>
 8001d38:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <encode_field+0xe4>)
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	6113      	str	r3, [r2, #16]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e01e      	b.n	8001d80 <encode_field+0xdc>

        /* Pointer field set to NULL */
        return true;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e01c      	b.n	8001d80 <encode_field+0xdc>
    }

    /* Then encode field contents */
    if (PB_ATYPE(field->type) == PB_ATYPE_CALLBACK)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	7d9b      	ldrb	r3, [r3, #22]
 8001d4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001d4e:	2b40      	cmp	r3, #64	@ 0x40
 8001d50:	d105      	bne.n	8001d5e <encode_field+0xba>
    {
        return encode_callback_field(stream, field);
 8001d52:	6839      	ldr	r1, [r7, #0]
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff ff7b 	bl	8001c50 <encode_callback_field>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	e010      	b.n	8001d80 <encode_field+0xdc>
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	7d9b      	ldrb	r3, [r3, #22]
 8001d62:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001d66:	2b20      	cmp	r3, #32
 8001d68:	d105      	bne.n	8001d76 <encode_field+0xd2>
    {
        return encode_array(stream, field);
 8001d6a:	6839      	ldr	r1, [r7, #0]
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff fc89 	bl	8001684 <encode_array>
 8001d72:	4603      	mov	r3, r0
 8001d74:	e004      	b.n	8001d80 <encode_field+0xdc>
    }
    else
    {
        return encode_basic_field(stream, field);
 8001d76:	6839      	ldr	r1, [r7, #0]
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff fef5 	bl	8001b68 <encode_basic_field>
 8001d7e:	4603      	mov	r3, r0
    }
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	08013074 	.word	0x08013074

08001d8c <default_extension_encoder>:

/* Default handler for extension fields. Expects to have a pb_msgdesc_t
 * pointer in the extension->type->arg field, pointing to a message with
 * only one field in it.  */
static bool checkreturn default_extension_encoder(pb_ostream_t *stream, const pb_extension_t *extension)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08c      	sub	sp, #48	@ 0x30
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
    pb_field_iter_t iter;

    if (!pb_field_iter_begin_extension_const(&iter, extension))
 8001d96:	f107 0308 	add.w	r3, r7, #8
 8001d9a:	6839      	ldr	r1, [r7, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fb83 	bl	80014a8 <pb_field_iter_begin_extension_const>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f083 0301 	eor.w	r3, r3, #1
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00b      	beq.n	8001dc6 <default_extension_encoder+0x3a>
        PB_RETURN_ERROR(stream, "invalid extension");
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <default_extension_encoder+0x30>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	e000      	b.n	8001dbe <default_extension_encoder+0x32>
 8001dbc:	4b07      	ldr	r3, [pc, #28]	@ (8001ddc <default_extension_encoder+0x50>)
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6113      	str	r3, [r2, #16]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e006      	b.n	8001dd4 <default_extension_encoder+0x48>

    return encode_field(stream, &iter);
 8001dc6:	f107 0308 	add.w	r3, r7, #8
 8001dca:	4619      	mov	r1, r3
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f7ff ff69 	bl	8001ca4 <encode_field>
 8001dd2:	4603      	mov	r3, r0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3730      	adds	r7, #48	@ 0x30
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	0801308c 	.word	0x0801308c

08001de0 <encode_extension_field>:


/* Walk through all the registered extensions and give them a chance
 * to encode themselves. */
static bool checkreturn encode_extension_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	60fb      	str	r3, [r7, #12]

    while (extension)
 8001df2:	e01e      	b.n	8001e32 <encode_extension_field+0x52>
    {
        bool status;
        if (extension->type->encode)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d008      	beq.n	8001e10 <encode_extension_field+0x30>
            status = extension->type->encode(stream, extension);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	68f9      	ldr	r1, [r7, #12]
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	4798      	blx	r3
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	72fb      	strb	r3, [r7, #11]
 8001e0e:	e005      	b.n	8001e1c <encode_extension_field+0x3c>
        else
            status = default_extension_encoder(stream, extension);
 8001e10:	68f9      	ldr	r1, [r7, #12]
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff ffba 	bl	8001d8c <default_extension_encoder>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	72fb      	strb	r3, [r7, #11]

        if (!status)
 8001e1c:	7afb      	ldrb	r3, [r7, #11]
 8001e1e:	f083 0301 	eor.w	r3, r3, #1
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <encode_extension_field+0x4c>
            return false;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e006      	b.n	8001e3a <encode_extension_field+0x5a>
        
        extension = extension->next;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	60fb      	str	r3, [r7, #12]
    while (extension)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1dd      	bne.n	8001df4 <encode_extension_field+0x14>
    }
    
    return true;
 8001e38:	2301      	movs	r3, #1
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <pb_encode>:
/*********************
 * Encode all fields *
 *********************/

bool checkreturn pb_encode(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b08e      	sub	sp, #56	@ 0x38
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	60f8      	str	r0, [r7, #12]
 8001e4a:	60b9      	str	r1, [r7, #8]
 8001e4c:	607a      	str	r2, [r7, #4]
    pb_field_iter_t iter;
    if (!pb_field_iter_begin_const(&iter, fields, src_struct))
 8001e4e:	f107 0310 	add.w	r3, r7, #16
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	68b9      	ldr	r1, [r7, #8]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff fb12 	bl	8001480 <pb_field_iter_begin_const>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	f083 0301 	eor.w	r3, r3, #1
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <pb_encode+0x2a>
        return true; /* Empty message type */
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e02a      	b.n	8001ec2 <pb_encode+0x80>
    
    do {
        if (PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
 8001e6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e70:	f003 030f 	and.w	r3, r3, #15
 8001e74:	2b0a      	cmp	r3, #10
 8001e76:	d10d      	bne.n	8001e94 <pb_encode+0x52>
        {
            /* Special case for the extension field placeholder */
            if (!encode_extension_field(stream, &iter))
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	f7ff ffae 	bl	8001de0 <encode_extension_field>
 8001e84:	4603      	mov	r3, r0
 8001e86:	f083 0301 	eor.w	r3, r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d00f      	beq.n	8001eb0 <pb_encode+0x6e>
                return false;
 8001e90:	2300      	movs	r3, #0
 8001e92:	e016      	b.n	8001ec2 <pb_encode+0x80>
        }
        else
        {
            /* Regular field */
            if (!encode_field(stream, &iter))
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	4619      	mov	r1, r3
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f7ff ff02 	bl	8001ca4 <encode_field>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f083 0301 	eor.w	r3, r3, #1
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <pb_encode+0x6e>
                return false;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e008      	b.n	8001ec2 <pb_encode+0x80>
        }
    } while (pb_field_iter_next(&iter));
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fac1 	bl	800143c <pb_field_iter_next>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1d5      	bne.n	8001e6c <pb_encode+0x2a>
    
    return true;
 8001ec0:	2301      	movs	r3, #1
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3738      	adds	r7, #56	@ 0x38
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <pb_encode_varint_32>:
 * Helper functions *
 ********************/

/* This function avoids 64-bit shifts as they are quite slow on many platforms. */
static bool checkreturn pb_encode_varint_32(pb_ostream_t *stream, uint32_t low, uint32_t high)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b088      	sub	sp, #32
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	60f8      	str	r0, [r7, #12]
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
    size_t i = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
    pb_byte_t buffer[10];
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ee2:	76fb      	strb	r3, [r7, #27]
    low >>= 7;
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	09db      	lsrs	r3, r3, #7
 8001ee8:	60bb      	str	r3, [r7, #8]

    while (i < 4 && (low != 0 || high != 0))
 8001eea:	e013      	b.n	8001f14 <pb_encode_varint_32+0x4a>
    {
        byte |= 0x80;
 8001eec:	7efb      	ldrb	r3, [r7, #27]
 8001eee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ef2:	76fb      	strb	r3, [r7, #27]
        buffer[i++] = byte;
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	1c5a      	adds	r2, r3, #1
 8001ef8:	61fa      	str	r2, [r7, #28]
 8001efa:	3320      	adds	r3, #32
 8001efc:	443b      	add	r3, r7
 8001efe:	7efa      	ldrb	r2, [r7, #27]
 8001f00:	f803 2c10 	strb.w	r2, [r3, #-16]
        byte = (pb_byte_t)(low & 0x7F);
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f0c:	76fb      	strb	r3, [r7, #27]
        low >>= 7;
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	09db      	lsrs	r3, r3, #7
 8001f12:	60bb      	str	r3, [r7, #8]
    while (i < 4 && (low != 0 || high != 0))
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d805      	bhi.n	8001f26 <pb_encode_varint_32+0x5c>
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1e5      	bne.n	8001eec <pb_encode_varint_32+0x22>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1e2      	bne.n	8001eec <pb_encode_varint_32+0x22>
    }

    if (high)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d024      	beq.n	8001f76 <pb_encode_varint_32+0xac>
    {
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	011b      	lsls	r3, r3, #4
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	7efb      	ldrb	r3, [r7, #27]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	76fb      	strb	r3, [r7, #27]
        high >>= 3;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	08db      	lsrs	r3, r3, #3
 8001f44:	607b      	str	r3, [r7, #4]

        while (high)
 8001f46:	e013      	b.n	8001f70 <pb_encode_varint_32+0xa6>
        {
            byte |= 0x80;
 8001f48:	7efb      	ldrb	r3, [r7, #27]
 8001f4a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f4e:	76fb      	strb	r3, [r7, #27]
            buffer[i++] = byte;
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	1c5a      	adds	r2, r3, #1
 8001f54:	61fa      	str	r2, [r7, #28]
 8001f56:	3320      	adds	r3, #32
 8001f58:	443b      	add	r3, r7
 8001f5a:	7efa      	ldrb	r2, [r7, #27]
 8001f5c:	f803 2c10 	strb.w	r2, [r3, #-16]
            byte = (pb_byte_t)(high & 0x7F);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f68:	76fb      	strb	r3, [r7, #27]
            high >>= 7;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	09db      	lsrs	r3, r3, #7
 8001f6e:	607b      	str	r3, [r7, #4]
        while (high)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1e8      	bne.n	8001f48 <pb_encode_varint_32+0x7e>
        }
    }

    buffer[i++] = byte;
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	1c5a      	adds	r2, r3, #1
 8001f7a:	61fa      	str	r2, [r7, #28]
 8001f7c:	3320      	adds	r3, #32
 8001f7e:	443b      	add	r3, r7
 8001f80:	7efa      	ldrb	r2, [r7, #27]
 8001f82:	f803 2c10 	strb.w	r2, [r3, #-16]

    return pb_write(stream, buffer, i);
 8001f86:	f107 0310 	add.w	r3, r7, #16
 8001f8a:	69fa      	ldr	r2, [r7, #28]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f7ff fb0a 	bl	80015a8 <pb_write>
 8001f94:	4603      	mov	r3, r0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3720      	adds	r7, #32
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <pb_encode_varint>:

bool checkreturn pb_encode_varint(pb_ostream_t *stream, pb_uint64_t value)
{
 8001f9e:	b590      	push	{r4, r7, lr}
 8001fa0:	b087      	sub	sp, #28
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	60f8      	str	r0, [r7, #12]
 8001fa6:	e9c7 2300 	strd	r2, r3, [r7]
    if (value <= 0x7F)
 8001faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fae:	2a80      	cmp	r2, #128	@ 0x80
 8001fb0:	f173 0300 	sbcs.w	r3, r3, #0
 8001fb4:	d20a      	bcs.n	8001fcc <pb_encode_varint+0x2e>
    {
        /* Fast path: single byte */
        pb_byte_t byte = (pb_byte_t)value;
 8001fb6:	783b      	ldrb	r3, [r7, #0]
 8001fb8:	75fb      	strb	r3, [r7, #23]
        return pb_write(stream, &byte, 1);
 8001fba:	f107 0317 	add.w	r3, r7, #23
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f7ff faf0 	bl	80015a8 <pb_write>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	e00f      	b.n	8001fec <pb_encode_varint+0x4e>
    else
    {
#ifdef PB_WITHOUT_64BIT
        return pb_encode_varint_32(stream, value, 0);
#else
        return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)(value >> 32));
 8001fcc:	683c      	ldr	r4, [r7, #0]
 8001fce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 0300 	mov.w	r3, #0
 8001fda:	000a      	movs	r2, r1
 8001fdc:	2300      	movs	r3, #0
 8001fde:	4613      	mov	r3, r2
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4621      	mov	r1, r4
 8001fe4:	68f8      	ldr	r0, [r7, #12]
 8001fe6:	f7ff ff70 	bl	8001eca <pb_encode_varint_32>
 8001fea:	4603      	mov	r3, r0
#endif
    }
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	371c      	adds	r7, #28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd90      	pop	{r4, r7, pc}

08001ff4 <pb_encode_svarint>:

bool checkreturn pb_encode_svarint(pb_ostream_t *stream, pb_int64_t value)
{
 8001ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ff8:	b08a      	sub	sp, #40	@ 0x28
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6178      	str	r0, [r7, #20]
 8001ffe:	e9c7 2302 	strd	r2, r3, [r7, #8]
    pb_uint64_t zigzagged;
    pb_uint64_t mask = ((pb_uint64_t)-1) >> 1; /* Satisfy clang -fsanitize=integer */
 8002002:	f04f 32ff 	mov.w	r2, #4294967295
 8002006:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800200a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (value < 0)
 800200e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002012:	2b00      	cmp	r3, #0
 8002014:	da15      	bge.n	8002042 <pb_encode_svarint+0x4e>
        zigzagged = ~(((pb_uint64_t)value & mask) << 1);
 8002016:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800201a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800201e:	ea00 0402 	and.w	r4, r0, r2
 8002022:	ea01 0503 	and.w	r5, r1, r3
 8002026:	1923      	adds	r3, r4, r4
 8002028:	603b      	str	r3, [r7, #0]
 800202a:	eb45 0305 	adc.w	r3, r5, r5
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002034:	ea6f 0a02 	mvn.w	sl, r2
 8002038:	ea6f 0b03 	mvn.w	fp, r3
 800203c:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8002040:	e007      	b.n	8002052 <pb_encode_svarint+0x5e>
    else
        zigzagged = (pb_uint64_t)value << 1;
 8002042:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002046:	eb12 0802 	adds.w	r8, r2, r2
 800204a:	eb43 0903 	adc.w	r9, r3, r3
 800204e:	e9c7 8908 	strd	r8, r9, [r7, #32]
    
    return pb_encode_varint(stream, zigzagged);
 8002052:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002056:	6978      	ldr	r0, [r7, #20]
 8002058:	f7ff ffa1 	bl	8001f9e <pb_encode_varint>
 800205c:	4603      	mov	r3, r0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3728      	adds	r7, #40	@ 0x28
 8002062:	46bd      	mov	sp, r7
 8002064:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002068 <pb_encode_fixed32>:

bool checkreturn pb_encode_fixed32(pb_ostream_t *stream, const void *value)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 4);
 8002072:	2204      	movs	r2, #4
 8002074:	6839      	ldr	r1, [r7, #0]
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff fa96 	bl	80015a8 <pb_write>
 800207c:	4603      	mov	r3, r0
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
    bytes[3] = (pb_byte_t)((val >> 24) & 0xFF);
    return pb_write(stream, bytes, 4);
#endif
}
 800207e:	4618      	mov	r0, r3
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <pb_encode_fixed64>:

#ifndef PB_WITHOUT_64BIT
bool checkreturn pb_encode_fixed64(pb_ostream_t *stream, const void *value)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 8);
 8002090:	2208      	movs	r2, #8
 8002092:	6839      	ldr	r1, [r7, #0]
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff fa87 	bl	80015a8 <pb_write>
 800209a:	4603      	mov	r3, r0
    bytes[5] = (pb_byte_t)((val >> 40) & 0xFF);
    bytes[6] = (pb_byte_t)((val >> 48) & 0xFF);
    bytes[7] = (pb_byte_t)((val >> 56) & 0xFF);
    return pb_write(stream, bytes, 8);
#endif
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <pb_encode_tag>:
#endif

bool checkreturn pb_encode_tag(pb_ostream_t *stream, pb_wire_type_t wiretype, uint32_t field_number)
{
 80020a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020a8:	b088      	sub	sp, #32
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6178      	str	r0, [r7, #20]
 80020ae:	460b      	mov	r3, r1
 80020b0:	60fa      	str	r2, [r7, #12]
 80020b2:	74fb      	strb	r3, [r7, #19]
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	469a      	mov	sl, r3
 80020ba:	4693      	mov	fp, r2
 80020bc:	ea4f 755a 	mov.w	r5, sl, lsr #29
 80020c0:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 80020c4:	7cfb      	ldrb	r3, [r7, #19]
 80020c6:	2200      	movs	r2, #0
 80020c8:	4698      	mov	r8, r3
 80020ca:	4691      	mov	r9, r2
 80020cc:	ea44 0308 	orr.w	r3, r4, r8
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	ea45 0309 	orr.w	r3, r5, r9
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80020dc:	e9c7 3406 	strd	r3, r4, [r7, #24]
    return pb_encode_varint(stream, tag);
 80020e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020e4:	6978      	ldr	r0, [r7, #20]
 80020e6:	f7ff ff5a 	bl	8001f9e <pb_encode_varint>
 80020ea:	4603      	mov	r3, r0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080020f8 <pb_encode_tag_for_field>:

bool pb_encode_tag_for_field ( pb_ostream_t* stream, const pb_field_iter_t* field )
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
    pb_wire_type_t wiretype;
    switch (PB_LTYPE(field->type))
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	7d9b      	ldrb	r3, [r3, #22]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	2b0b      	cmp	r3, #11
 800210c:	d826      	bhi.n	800215c <pb_encode_tag_for_field+0x64>
 800210e:	a201      	add	r2, pc, #4	@ (adr r2, 8002114 <pb_encode_tag_for_field+0x1c>)
 8002110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002114:	08002145 	.word	0x08002145
 8002118:	08002145 	.word	0x08002145
 800211c:	08002145 	.word	0x08002145
 8002120:	08002145 	.word	0x08002145
 8002124:	0800214b 	.word	0x0800214b
 8002128:	08002151 	.word	0x08002151
 800212c:	08002157 	.word	0x08002157
 8002130:	08002157 	.word	0x08002157
 8002134:	08002157 	.word	0x08002157
 8002138:	08002157 	.word	0x08002157
 800213c:	0800215d 	.word	0x0800215d
 8002140:	08002157 	.word	0x08002157
    {
        case PB_LTYPE_BOOL:
        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            wiretype = PB_WT_VARINT;
 8002144:	2300      	movs	r3, #0
 8002146:	73fb      	strb	r3, [r7, #15]
            break;
 8002148:	e014      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED32:
            wiretype = PB_WT_32BIT;
 800214a:	2305      	movs	r3, #5
 800214c:	73fb      	strb	r3, [r7, #15]
            break;
 800214e:	e011      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED64:
            wiretype = PB_WT_64BIT;
 8002150:	2301      	movs	r3, #1
 8002152:	73fb      	strb	r3, [r7, #15]
            break;
 8002154:	e00e      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        case PB_LTYPE_BYTES:
        case PB_LTYPE_STRING:
        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
        case PB_LTYPE_FIXED_LENGTH_BYTES:
            wiretype = PB_WT_STRING;
 8002156:	2302      	movs	r3, #2
 8002158:	73fb      	strb	r3, [r7, #15]
            break;
 800215a:	e00b      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d002      	beq.n	800216a <pb_encode_tag_for_field+0x72>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	e000      	b.n	800216c <pb_encode_tag_for_field+0x74>
 800216a:	4b09      	ldr	r3, [pc, #36]	@ (8002190 <pb_encode_tag_for_field+0x98>)
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	6113      	str	r3, [r2, #16]
 8002170:	2300      	movs	r3, #0
 8002172:	e008      	b.n	8002186 <pb_encode_tag_for_field+0x8e>
    }
    
    return pb_encode_tag(stream, wiretype, field->tag);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	8a1b      	ldrh	r3, [r3, #16]
 8002178:	461a      	mov	r2, r3
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	4619      	mov	r1, r3
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ff90 	bl	80020a4 <pb_encode_tag>
 8002184:	4603      	mov	r3, r0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3710      	adds	r7, #16
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	08013050 	.word	0x08013050

08002194 <pb_encode_string>:

bool checkreturn pb_encode_string(pb_ostream_t *stream, const pb_byte_t *buffer, size_t size)
{
 8002194:	b5b0      	push	{r4, r5, r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	461c      	mov	r4, r3
 80021a6:	4615      	mov	r5, r2
 80021a8:	4622      	mov	r2, r4
 80021aa:	462b      	mov	r3, r5
 80021ac:	68f8      	ldr	r0, [r7, #12]
 80021ae:	f7ff fef6 	bl	8001f9e <pb_encode_varint>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f083 0301 	eor.w	r3, r3, #1
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <pb_encode_string+0x2e>
        return false;
 80021be:	2300      	movs	r3, #0
 80021c0:	e005      	b.n	80021ce <pb_encode_string+0x3a>
    
    return pb_write(stream, buffer, size);
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	68b9      	ldr	r1, [r7, #8]
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f7ff f9ee 	bl	80015a8 <pb_write>
 80021cc:	4603      	mov	r3, r0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080021d8 <pb_encode_submessage>:

bool checkreturn pb_encode_submessage(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 80021d8:	b5b0      	push	{r4, r5, r7, lr}
 80021da:	b08c      	sub	sp, #48	@ 0x30
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
    /* First calculate the message size using a non-writing substream. */
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
    size_t size;
    bool status;
    
    if (!pb_encode(&substream, fields, src_struct))
 80021f4:	f107 0314 	add.w	r3, r7, #20
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff fe20 	bl	8001e42 <pb_encode>
 8002202:	4603      	mov	r3, r0
 8002204:	f083 0301 	eor.w	r3, r3, #1
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d004      	beq.n	8002218 <pb_encode_submessage+0x40>
    {
#ifndef PB_NO_ERRMSG
        stream->errmsg = substream.errmsg;
 800220e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	611a      	str	r2, [r3, #16]
#endif
        return false;
 8002214:	2300      	movs	r3, #0
 8002216:	e065      	b.n	80022e4 <pb_encode_submessage+0x10c>
    }
    
    size = substream.bytes_written;
 8002218:	6a3b      	ldr	r3, [r7, #32]
 800221a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800221c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800221e:	2200      	movs	r2, #0
 8002220:	461c      	mov	r4, r3
 8002222:	4615      	mov	r5, r2
 8002224:	4622      	mov	r2, r4
 8002226:	462b      	mov	r3, r5
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f7ff feb8 	bl	8001f9e <pb_encode_varint>
 800222e:	4603      	mov	r3, r0
 8002230:	f083 0301 	eor.w	r3, r3, #1
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <pb_encode_submessage+0x66>
        return false;
 800223a:	2300      	movs	r3, #0
 800223c:	e052      	b.n	80022e4 <pb_encode_submessage+0x10c>
    
    if (stream->callback == NULL)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d106      	bne.n	8002254 <pb_encode_submessage+0x7c>
        return pb_write(stream, NULL, size); /* Just sizing */
 8002246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002248:	2100      	movs	r1, #0
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f7ff f9ac 	bl	80015a8 <pb_write>
 8002250:	4603      	mov	r3, r0
 8002252:	e047      	b.n	80022e4 <pb_encode_submessage+0x10c>
    
    if (stream->bytes_written + size > stream->max_size)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800225a:	441a      	add	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	429a      	cmp	r2, r3
 8002262:	d90b      	bls.n	800227c <pb_encode_submessage+0xa4>
        PB_RETURN_ERROR(stream, "stream full");
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d002      	beq.n	8002272 <pb_encode_submessage+0x9a>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	e000      	b.n	8002274 <pb_encode_submessage+0x9c>
 8002272:	4b1e      	ldr	r3, [pc, #120]	@ (80022ec <pb_encode_submessage+0x114>)
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	6113      	str	r3, [r2, #16]
 8002278:	2300      	movs	r3, #0
 800227a:	e033      	b.n	80022e4 <pb_encode_submessage+0x10c>
        
    /* Use a substream to verify that a callback doesn't write more than
     * what it did the first time. */
    substream.callback = stream->callback;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	617b      	str	r3, [r7, #20]
    substream.state = stream->state;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	61bb      	str	r3, [r7, #24]
    substream.max_size = size;
 8002288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800228a:	61fb      	str	r3, [r7, #28]
    substream.bytes_written = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    substream.errmsg = NULL;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    
    status = pb_encode(&substream, fields, src_struct);
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	68b9      	ldr	r1, [r7, #8]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fdd0 	bl	8001e42 <pb_encode>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    
    stream->bytes_written += substream.bytes_written;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	68da      	ldr	r2, [r3, #12]
 80022ac:	6a3b      	ldr	r3, [r7, #32]
 80022ae:	441a      	add	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	60da      	str	r2, [r3, #12]
    stream->state = substream.state;
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	605a      	str	r2, [r3, #4]
#ifndef PB_NO_ERRMSG
    stream->errmsg = substream.errmsg;
 80022ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	611a      	str	r2, [r3, #16]
#endif
    
    if (substream.bytes_written != size)
 80022c0:	6a3b      	ldr	r3, [r7, #32]
 80022c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d00b      	beq.n	80022e0 <pb_encode_submessage+0x108>
        PB_RETURN_ERROR(stream, "submsg size changed");
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d002      	beq.n	80022d6 <pb_encode_submessage+0xfe>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	e000      	b.n	80022d8 <pb_encode_submessage+0x100>
 80022d6:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <pb_encode_submessage+0x118>)
 80022d8:	68fa      	ldr	r2, [r7, #12]
 80022da:	6113      	str	r3, [r2, #16]
 80022dc:	2300      	movs	r3, #0
 80022de:	e001      	b.n	80022e4 <pb_encode_submessage+0x10c>
    
    return status;
 80022e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3730      	adds	r7, #48	@ 0x30
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bdb0      	pop	{r4, r5, r7, pc}
 80022ec:	08013018 	.word	0x08013018
 80022f0:	080130a0 	.word	0x080130a0

080022f4 <pb_enc_bool>:

/* Field encoders */

static bool checkreturn pb_enc_bool(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80022f4:	b5b0      	push	{r4, r5, r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
    uint32_t value = safe_read_bool(field->pData) ? 1 : 0;
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff f9a0 	bl	8001648 <safe_read_bool>
 8002308:	4603      	mov	r3, r0
 800230a:	60fb      	str	r3, [r7, #12]
    PB_UNUSED(field);
    return pb_encode_varint(stream, value);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	461c      	mov	r4, r3
 8002312:	4615      	mov	r5, r2
 8002314:	4622      	mov	r2, r4
 8002316:	462b      	mov	r3, r5
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff fe40 	bl	8001f9e <pb_encode_varint>
 800231e:	4603      	mov	r3, r0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bdb0      	pop	{r4, r5, r7, pc}

08002328 <pb_enc_varint>:

static bool checkreturn pb_enc_varint(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800232c:	b08c      	sub	sp, #48	@ 0x30
 800232e:	af00      	add	r7, sp, #0
 8002330:	61f8      	str	r0, [r7, #28]
 8002332:	61b9      	str	r1, [r7, #24]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	7d9b      	ldrb	r3, [r3, #22]
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	2b02      	cmp	r3, #2
 800233e:	d152      	bne.n	80023e6 <pb_enc_varint+0xbe>
    {
        /* Perform unsigned integer extension */
        pb_uint64_t value = 0;
 8002340:	f04f 0200 	mov.w	r2, #0
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

        if (field->data_size == sizeof(uint_least8_t))
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	8a5b      	ldrh	r3, [r3, #18]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d10b      	bne.n	800236c <pb_enc_varint+0x44>
            value = *(const uint_least8_t*)field->pData;
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	69db      	ldr	r3, [r3, #28]
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2200      	movs	r2, #0
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	617a      	str	r2, [r7, #20]
 8002362:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002366:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 800236a:	e035      	b.n	80023d8 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(uint_least16_t))
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	8a5b      	ldrh	r3, [r3, #18]
 8002370:	2b02      	cmp	r3, #2
 8002372:	d10b      	bne.n	800238c <pb_enc_varint+0x64>
            value = *(const uint_least16_t*)field->pData;
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	b29b      	uxth	r3, r3
 800237c:	2200      	movs	r2, #0
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	60fa      	str	r2, [r7, #12]
 8002382:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002386:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 800238a:	e025      	b.n	80023d8 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(uint32_t))
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	8a5b      	ldrh	r3, [r3, #18]
 8002390:	2b04      	cmp	r3, #4
 8002392:	d10a      	bne.n	80023aa <pb_enc_varint+0x82>
            value = *(const uint32_t*)field->pData;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	603b      	str	r3, [r7, #0]
 800239e:	607a      	str	r2, [r7, #4]
 80023a0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80023a4:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 80023a8:	e016      	b.n	80023d8 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(pb_uint64_t))
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	8a5b      	ldrh	r3, [r3, #18]
 80023ae:	2b08      	cmp	r3, #8
 80023b0:	d106      	bne.n	80023c0 <pb_enc_varint+0x98>
            value = *(const pb_uint64_t*)field->pData;
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ba:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80023be:	e00b      	b.n	80023d8 <pb_enc_varint+0xb0>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d002      	beq.n	80023ce <pb_enc_varint+0xa6>
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	e000      	b.n	80023d0 <pb_enc_varint+0xa8>
 80023ce:	4b36      	ldr	r3, [pc, #216]	@ (80024a8 <pb_enc_varint+0x180>)
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	6113      	str	r3, [r2, #16]
 80023d4:	2300      	movs	r3, #0
 80023d6:	e061      	b.n	800249c <pb_enc_varint+0x174>

        return pb_encode_varint(stream, value);
 80023d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023dc:	69f8      	ldr	r0, [r7, #28]
 80023de:	f7ff fdde 	bl	8001f9e <pb_encode_varint>
 80023e2:	4603      	mov	r3, r0
 80023e4:	e05a      	b.n	800249c <pb_enc_varint+0x174>
    }
    else
    {
        /* Perform signed integer extension */
        pb_int64_t value = 0;
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	f04f 0300 	mov.w	r3, #0
 80023ee:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (field->data_size == sizeof(int_least8_t))
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	8a5b      	ldrh	r3, [r3, #18]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d10a      	bne.n	8002410 <pb_enc_varint+0xe8>
            value = *(const int_least8_t*)field->pData;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	f993 3000 	ldrsb.w	r3, [r3]
 8002402:	b25b      	sxtb	r3, r3
 8002404:	17da      	asrs	r2, r3, #31
 8002406:	469a      	mov	sl, r3
 8002408:	4693      	mov	fp, r2
 800240a:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 800240e:	e032      	b.n	8002476 <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(int_least16_t))
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	8a5b      	ldrh	r3, [r3, #18]
 8002414:	2b02      	cmp	r3, #2
 8002416:	d10a      	bne.n	800242e <pb_enc_varint+0x106>
            value = *(const int_least16_t*)field->pData;
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002420:	b21b      	sxth	r3, r3
 8002422:	17da      	asrs	r2, r3, #31
 8002424:	4698      	mov	r8, r3
 8002426:	4691      	mov	r9, r2
 8002428:	e9c7 8908 	strd	r8, r9, [r7, #32]
 800242c:	e023      	b.n	8002476 <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(int32_t))
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	8a5b      	ldrh	r3, [r3, #18]
 8002432:	2b04      	cmp	r3, #4
 8002434:	d108      	bne.n	8002448 <pb_enc_varint+0x120>
            value = *(const int32_t*)field->pData;
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	17da      	asrs	r2, r3, #31
 800243e:	461c      	mov	r4, r3
 8002440:	4615      	mov	r5, r2
 8002442:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002446:	e016      	b.n	8002476 <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(pb_int64_t))
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	8a5b      	ldrh	r3, [r3, #18]
 800244c:	2b08      	cmp	r3, #8
 800244e:	d106      	bne.n	800245e <pb_enc_varint+0x136>
            value = *(const pb_int64_t*)field->pData;
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800245c:	e00b      	b.n	8002476 <pb_enc_varint+0x14e>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <pb_enc_varint+0x144>
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	e000      	b.n	800246e <pb_enc_varint+0x146>
 800246c:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <pb_enc_varint+0x180>)
 800246e:	69fa      	ldr	r2, [r7, #28]
 8002470:	6113      	str	r3, [r2, #16]
 8002472:	2300      	movs	r3, #0
 8002474:	e012      	b.n	800249c <pb_enc_varint+0x174>

        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	7d9b      	ldrb	r3, [r3, #22]
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	2b03      	cmp	r3, #3
 8002480:	d106      	bne.n	8002490 <pb_enc_varint+0x168>
            return pb_encode_svarint(stream, value);
 8002482:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002486:	69f8      	ldr	r0, [r7, #28]
 8002488:	f7ff fdb4 	bl	8001ff4 <pb_encode_svarint>
 800248c:	4603      	mov	r3, r0
 800248e:	e005      	b.n	800249c <pb_enc_varint+0x174>
#ifdef PB_WITHOUT_64BIT
        else if (value < 0)
            return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)-1);
#endif
        else
            return pb_encode_varint(stream, (pb_uint64_t)value);
 8002490:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002494:	69f8      	ldr	r0, [r7, #28]
 8002496:	f7ff fd82 	bl	8001f9e <pb_encode_varint>
 800249a:	4603      	mov	r3, r0

    }
}
 800249c:	4618      	mov	r0, r3
 800249e:	3730      	adds	r7, #48	@ 0x30
 80024a0:	46bd      	mov	sp, r7
 80024a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024a6:	bf00      	nop
 80024a8:	080130b4 	.word	0x080130b4

080024ac <pb_enc_fixed>:

static bool checkreturn pb_enc_fixed(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
    {
        return pb_encode_float_as_double(stream, *(float*)field->pData);
    }
#endif

    if (field->data_size == sizeof(uint32_t))
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	8a5b      	ldrh	r3, [r3, #18]
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d107      	bne.n	80024ce <pb_enc_fixed+0x22>
    {
        return pb_encode_fixed32(stream, field->pData);
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	4619      	mov	r1, r3
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff fdcf 	bl	8002068 <pb_encode_fixed32>
 80024ca:	4603      	mov	r3, r0
 80024cc:	e016      	b.n	80024fc <pb_enc_fixed+0x50>
    }
#ifndef PB_WITHOUT_64BIT
    else if (field->data_size == sizeof(uint64_t))
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	8a5b      	ldrh	r3, [r3, #18]
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d107      	bne.n	80024e6 <pb_enc_fixed+0x3a>
    {
        return pb_encode_fixed64(stream, field->pData);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4619      	mov	r1, r3
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff fdd2 	bl	8002086 <pb_encode_fixed64>
 80024e2:	4603      	mov	r3, r0
 80024e4:	e00a      	b.n	80024fc <pb_enc_fixed+0x50>
    }
#endif
    else
    {
        PB_RETURN_ERROR(stream, "invalid data_size");
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d002      	beq.n	80024f4 <pb_enc_fixed+0x48>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	e000      	b.n	80024f6 <pb_enc_fixed+0x4a>
 80024f4:	4b03      	ldr	r3, [pc, #12]	@ (8002504 <pb_enc_fixed+0x58>)
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6113      	str	r3, [r2, #16]
 80024fa:	2300      	movs	r3, #0
    }
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	080130b4 	.word	0x080130b4

08002508 <pb_enc_bytes>:

static bool checkreturn pb_enc_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
    const pb_bytes_array_t *bytes = NULL;
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]

    bytes = (const pb_bytes_array_t*)field->pData;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	60fb      	str	r3, [r7, #12]
    
    if (bytes == NULL)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d106      	bne.n	8002530 <pb_enc_bytes+0x28>
    {
        /* Treat null pointer as an empty bytes field */
        return pb_encode_string(stream, NULL, 0);
 8002522:	2200      	movs	r2, #0
 8002524:	2100      	movs	r1, #0
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7ff fe34 	bl	8002194 <pb_encode_string>
 800252c:	4603      	mov	r3, r0
 800252e:	e022      	b.n	8002576 <pb_enc_bytes+0x6e>
    }
    
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	7d9b      	ldrb	r3, [r3, #22]
 8002534:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d113      	bne.n	8002564 <pb_enc_bytes+0x5c>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	881b      	ldrh	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	8a5b      	ldrh	r3, [r3, #18]
 8002546:	3b02      	subs	r3, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8002548:	429a      	cmp	r2, r3
 800254a:	d90b      	bls.n	8002564 <pb_enc_bytes+0x5c>
    {
        PB_RETURN_ERROR(stream, "bytes size exceeded");
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <pb_enc_bytes+0x52>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	e000      	b.n	800255c <pb_enc_bytes+0x54>
 800255a:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <pb_enc_bytes+0x78>)
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6113      	str	r3, [r2, #16]
 8002560:	2300      	movs	r3, #0
 8002562:	e008      	b.n	8002576 <pb_enc_bytes+0x6e>
    }
    
    return pb_encode_string(stream, bytes->bytes, (size_t)bytes->size);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	1c99      	adds	r1, r3, #2
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff fe10 	bl	8002194 <pb_encode_string>
 8002574:	4603      	mov	r3, r0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	080130c8 	.word	0x080130c8

08002584 <pb_enc_string>:

static bool checkreturn pb_enc_string(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
    size_t size = 0;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
    size_t max_size = (size_t)field->data_size;
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	8a5b      	ldrh	r3, [r3, #18]
 8002596:	613b      	str	r3, [r7, #16]
    const char *str = (const char*)field->pData;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	60bb      	str	r3, [r7, #8]
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	7d9b      	ldrb	r3, [r3, #22]
 80025a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80025a6:	2b80      	cmp	r3, #128	@ 0x80
 80025a8:	d103      	bne.n	80025b2 <pb_enc_string+0x2e>
    {
        max_size = (size_t)-1;
 80025aa:	f04f 33ff 	mov.w	r3, #4294967295
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	e011      	b.n	80025d6 <pb_enc_string+0x52>
        /* pb_dec_string() assumes string fields end with a null
         * terminator when the type isn't PB_ATYPE_POINTER, so we
         * shouldn't allow more than max-1 bytes to be written to
         * allow space for the null terminator.
         */
        if (max_size == 0)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10b      	bne.n	80025d0 <pb_enc_string+0x4c>
            PB_RETURN_ERROR(stream, "zero-length string");
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d002      	beq.n	80025c6 <pb_enc_string+0x42>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	e000      	b.n	80025c8 <pb_enc_string+0x44>
 80025c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002638 <pb_enc_string+0xb4>)
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	6113      	str	r3, [r2, #16]
 80025cc:	2300      	movs	r3, #0
 80025ce:	e02f      	b.n	8002630 <pb_enc_string+0xac>

        max_size -= 1;
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	613b      	str	r3, [r7, #16]
    }


    if (str == NULL)
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d102      	bne.n	80025e2 <pb_enc_string+0x5e>
    {
        size = 0; /* Treat null pointer as an empty string */
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	e020      	b.n	8002624 <pb_enc_string+0xa0>
    }
    else
    {
        const char *p = str;
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	60fb      	str	r3, [r7, #12]

        /* strnlen() is not always available, so just use a loop */
        while (size < max_size && *p != '\0')
 80025e6:	e005      	b.n	80025f4 <pb_enc_string+0x70>
        {
            size++;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	3301      	adds	r3, #1
 80025ec:	617b      	str	r3, [r7, #20]
            p++;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	3301      	adds	r3, #1
 80025f2:	60fb      	str	r3, [r7, #12]
        while (size < max_size && *p != '\0')
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d203      	bcs.n	8002604 <pb_enc_string+0x80>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f1      	bne.n	80025e8 <pb_enc_string+0x64>
        }

        if (*p != '\0')
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00b      	beq.n	8002624 <pb_enc_string+0xa0>
        {
            PB_RETURN_ERROR(stream, "unterminated string");
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d002      	beq.n	800261a <pb_enc_string+0x96>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	e000      	b.n	800261c <pb_enc_string+0x98>
 800261a:	4b08      	ldr	r3, [pc, #32]	@ (800263c <pb_enc_string+0xb8>)
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6113      	str	r3, [r2, #16]
 8002620:	2300      	movs	r3, #0
 8002622:	e005      	b.n	8002630 <pb_enc_string+0xac>
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8(str))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return pb_encode_string(stream, (const pb_byte_t*)str, size);
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	68b9      	ldr	r1, [r7, #8]
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7ff fdb3 	bl	8002194 <pb_encode_string>
 800262e:	4603      	mov	r3, r0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	080130dc 	.word	0x080130dc
 800263c:	080130f0 	.word	0x080130f0

08002640 <pb_enc_submessage>:

static bool checkreturn pb_enc_submessage(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
    if (field->submsg_desc == NULL)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10b      	bne.n	800266a <pb_enc_submessage+0x2a>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <pb_enc_submessage+0x20>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	e000      	b.n	8002662 <pb_enc_submessage+0x22>
 8002660:	4b19      	ldr	r3, [pc, #100]	@ (80026c8 <pb_enc_submessage+0x88>)
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	6113      	str	r3, [r2, #16]
 8002666:	2300      	movs	r3, #0
 8002668:	e029      	b.n	80026be <pb_enc_submessage+0x7e>

    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	7d9b      	ldrb	r3, [r3, #22]
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	2b09      	cmp	r3, #9
 8002674:	d11a      	bne.n	80026ac <pb_enc_submessage+0x6c>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d016      	beq.n	80026ac <pb_enc_submessage+0x6c>
    {
        /* Message callback is stored right before pSize. */
        pb_callback_t *callback = (pb_callback_t*)field->pSize - 1;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	6a1b      	ldr	r3, [r3, #32]
 8002682:	3b08      	subs	r3, #8
 8002684:	60fb      	str	r3, [r7, #12]
        if (callback->funcs.encode)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00e      	beq.n	80026ac <pb_enc_submessage+0x6c>
        {
            if (!callback->funcs.encode(stream, field, &callback->arg))
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	3204      	adds	r2, #4
 8002696:	6839      	ldr	r1, [r7, #0]
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	4798      	blx	r3
 800269c:	4603      	mov	r3, r0
 800269e:	f083 0301 	eor.w	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <pb_enc_submessage+0x6c>
                return false;
 80026a8:	2300      	movs	r3, #0
 80026aa:	e008      	b.n	80026be <pb_enc_submessage+0x7e>
        }
    }
    
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	69db      	ldr	r3, [r3, #28]
 80026b4:	461a      	mov	r2, r3
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f7ff fd8e 	bl	80021d8 <pb_encode_submessage>
 80026bc:	4603      	mov	r3, r0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	08013104 	.word	0x08013104

080026cc <pb_enc_fixed_length_bytes>:

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	69d9      	ldr	r1, [r3, #28]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	8a5b      	ldrh	r3, [r3, #18]
 80026de:	461a      	mov	r2, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff fd57 	bl	8002194 <pb_encode_string>
 80026e6:	4603      	mov	r3, r0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <bhi360_init>:
#include "glove/common.h"
#include "bhi360.h"
#include "comms/bowie.pb.h"
#include "glove.h"

int8_t bhi360_init(struct bhy2_dev *dev, struct mag_data_dev *device){
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b088      	sub	sp, #32
 80026f4:	af04      	add	r7, sp, #16
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
	int8_t rslt = BHY2_OK;
 80026fa:	2300      	movs	r3, #0
 80026fc:	73fb      	strb	r3, [r7, #15]
	rslt = bhy2_init(BHY2_I2C_INTERFACE, bhy2_i2c_read, bhy2_i2c_write, bhy2_delay_us, BHY2_RD_WR_LEN, device, dev);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	9302      	str	r3, [sp, #8]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	9301      	str	r3, [sp, #4]
 8002706:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <bhi360_init+0x38>)
 800270e:	4a07      	ldr	r2, [pc, #28]	@ (800272c <bhi360_init+0x3c>)
 8002710:	4907      	ldr	r1, [pc, #28]	@ (8002730 <bhi360_init+0x40>)
 8002712:	2002      	movs	r0, #2
 8002714:	f007 fc44 	bl	8009fa0 <bhy2_init>
 8002718:	4603      	mov	r3, r0
 800271a:	73fb      	strb	r3, [r7, #15]

	return rslt;
 800271c:	f997 300f 	ldrsb.w	r3, [r7, #15]


}
 8002720:	4618      	mov	r0, r3
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	08002ac5 	.word	0x08002ac5
 800272c:	08002a61 	.word	0x08002a61
 8002730:	08002a15 	.word	0x08002a15

08002734 <upload_firmware_partly>:


int8_t upload_firmware_partly(struct bhy2_dev *dev)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b088      	sub	sp, #32
 8002738:	af02      	add	r7, sp, #8
 800273a:	6078      	str	r0, [r7, #4]
    uint32_t incr = 256; /* Max command packet size */
 800273c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002740:	617b      	str	r3, [r7, #20]
    uint32_t len = sizeof(bhy2_firmware_image);
 8002742:	4b21      	ldr	r3, [pc, #132]	@ (80027c8 <upload_firmware_partly+0x94>)
 8002744:	60bb      	str	r3, [r7, #8]
    int8_t rslt = BHY2_OK;
 8002746:	2300      	movs	r3, #0
 8002748:	74fb      	strb	r3, [r7, #19]

    if ((incr % 4) != 0) /* Round off to higher 4 bytes */
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d004      	beq.n	800275e <upload_firmware_partly+0x2a>
    {
        incr = ((incr >> 2) + 1) << 2;
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	089b      	lsrs	r3, r3, #2
 8002758:	3301      	adds	r3, #1
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	617b      	str	r3, [r7, #20]
    }

    for (uint32_t i = 0; (i < len) && (rslt == BHY2_OK); i += incr)
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	e023      	b.n	80027ac <upload_firmware_partly+0x78>
    {
        if (incr > (len - i)) /* If last payload */
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	429a      	cmp	r2, r3
 800276e:	d90d      	bls.n	800278c <upload_firmware_partly+0x58>
        {
            incr = len - i;
 8002770:	68ba      	ldr	r2, [r7, #8]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	617b      	str	r3, [r7, #20]
            if ((incr % 4) != 0) /* Round off to higher 4 bytes */
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d004      	beq.n	800278c <upload_firmware_partly+0x58>
            {
                incr = ((incr >> 2) + 1) << 2;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	089b      	lsrs	r3, r3, #2
 8002786:	3301      	adds	r3, #1
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	617b      	str	r3, [r7, #20]
            }
        }

        rslt = bhy2_upload_firmware_to_ram_partly(&bhy2_firmware_image[i], len, i, incr, dev);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4a0f      	ldr	r2, [pc, #60]	@ (80027cc <upload_firmware_partly+0x98>)
 8002790:	1898      	adds	r0, r3, r2
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	68b9      	ldr	r1, [r7, #8]
 800279c:	f007 fb1e 	bl	8009ddc <bhy2_upload_firmware_to_ram_partly>
 80027a0:	4603      	mov	r3, r0
 80027a2:	74fb      	strb	r3, [r7, #19]
    for (uint32_t i = 0; (i < len) && (rslt == BHY2_OK); i += incr)
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	4413      	add	r3, r2
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d203      	bcs.n	80027bc <upload_firmware_partly+0x88>
 80027b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0d3      	beq.n	8002764 <upload_firmware_partly+0x30>
//        printf("%.2f%% complete\r", (float)(i + incr) / (float)len * 100.0f);
    }

//    printf("\n");

    return rslt;
 80027bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	00022220 	.word	0x00022220
 80027cc:	0801343c 	.word	0x0801343c

080027d0 <parse_quaternion>:
//    print_api_error(temp_rslt, dev);
    return rslt;
}

void parse_quaternion(const struct bhy2_fifo_parse_data_info *callback_info, void *callback_ref)
{
 80027d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027d4:	b097      	sub	sp, #92	@ 0x5c
 80027d6:	af08      	add	r7, sp, #32
 80027d8:	60f8      	str	r0, [r7, #12]
 80027da:	60b9      	str	r1, [r7, #8]
	struct mag_data_dev* dev;
	dev = callback_ref;
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	637b      	str	r3, [r7, #52]	@ 0x34

    struct bhy2_data_quaternion data;
    uint32_t s, ns;
    if (callback_info->data_size != 11) /* Check for a valid payload size. Includes sensor ID */
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	789b      	ldrb	r3, [r3, #2]
 80027e4:	2b0b      	cmp	r3, #11
 80027e6:	d17c      	bne.n	80028e2 <parse_quaternion+0x112>
    {
        return;
    }

    bhy2_parse_quaternion(callback_info->data_ptr, &data);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f8d3 3003 	ldr.w	r3, [r3, #3]
 80027ee:	f107 0214 	add.w	r2, r7, #20
 80027f2:	4611      	mov	r1, r2
 80027f4:	4618      	mov	r0, r3
 80027f6:	f008 ff56 	bl	800b6a6 <bhy2_parse_quaternion>

    uint64_t timestamp = *callback_info->time_stamp; /* Store the last timestamp */
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    // Datasheet bhi360 ref pg 110
    timestamp = timestamp * 15625; /* Timestamp is now in nanoseconds */
 8002808:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	f04f 0a00 	mov.w	sl, #0
 8002814:	f04f 0b00 	mov.w	fp, #0
 8002818:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800281c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8002820:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8002824:	4652      	mov	r2, sl
 8002826:	465b      	mov	r3, fp
 8002828:	ebb2 0800 	subs.w	r8, r2, r0
 800282c:	eb63 0901 	sbc.w	r9, r3, r1
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800283c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002840:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002844:	ebb2 0408 	subs.w	r4, r2, r8
 8002848:	eb63 0509 	sbc.w	r5, r3, r9
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	00eb      	lsls	r3, r5, #3
 8002856:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800285a:	00e2      	lsls	r2, r4, #3
 800285c:	4614      	mov	r4, r2
 800285e:	461d      	mov	r5, r3
 8002860:	1823      	adds	r3, r4, r0
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	eb45 0301 	adc.w	r3, r5, r1
 8002868:	607b      	str	r3, [r7, #4]
 800286a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800286e:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
    s = (uint32_t)(timestamp / UINT64_C(1000000000));
 8002872:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002876:	a31f      	add	r3, pc, #124	@ (adr r3, 80028f4 <parse_quaternion+0x124>)
 8002878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287c:	f7fe f9b4 	bl	8000be8 <__aeabi_uldivmod>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4613      	mov	r3, r2
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
    ns = (uint32_t)(timestamp - (s * UINT64_C(1000000000)));
 8002888:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	4918      	ldr	r1, [pc, #96]	@ (80028f0 <parse_quaternion+0x120>)
 800288e:	fb01 f303 	mul.w	r3, r1, r3
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	623b      	str	r3, [r7, #32]

//    long t = (long) timestamp;
//    printf("time: %l\r\n", t);
    glove_send_quat_data(dev->count, s, ns, dev->finger, dev->link, dev->sensor_id, data.x, data.y, data.z, data.w, data.accuracy);
 8002896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	603b      	str	r3, [r7, #0]
 800289c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800289e:	f893 c000 	ldrb.w	ip, [r3]
 80028a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028a4:	785b      	ldrb	r3, [r3, #1]
 80028a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80028a8:	7892      	ldrb	r2, [r2, #2]
 80028aa:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 80028ae:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 80028b2:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 80028b6:	f9b7 501a 	ldrsh.w	r5, [r7, #26]
 80028ba:	8bbe      	ldrh	r6, [r7, #28]
 80028bc:	9606      	str	r6, [sp, #24]
 80028be:	9505      	str	r5, [sp, #20]
 80028c0:	9404      	str	r4, [sp, #16]
 80028c2:	9003      	str	r0, [sp, #12]
 80028c4:	9102      	str	r1, [sp, #8]
 80028c6:	9201      	str	r2, [sp, #4]
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	4663      	mov	r3, ip
 80028cc:	6a3a      	ldr	r2, [r7, #32]
 80028ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028d0:	6838      	ldr	r0, [r7, #0]
 80028d2:	f000 fc2f 	bl	8003134 <glove_send_quat_data>
    dev->count = dev->count + 1;
 80028d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	e000      	b.n	80028e4 <parse_quaternion+0x114>
        return;
 80028e2:	bf00      	nop
//           data.x / 16384.0f,
//           data.y / 16384.0f,
//           data.z / 16384.0f,
//           data.w / 16384.0f,
//           ((data.accuracy * 180.0f) / 16384.0f) / 3.141592653589793f);
}
 80028e4:	373c      	adds	r7, #60	@ 0x3c
 80028e6:	46bd      	mov	sp, r7
 80028e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ec:	f3af 8000 	nop.w
 80028f0:	3b9aca00 	.word	0x3b9aca00
 80028f4:	3b9aca00 	.word	0x3b9aca00
	...

08002900 <parse_magnetometer>:

void parse_magnetometer(const struct bhy2_fifo_parse_data_info *callback_info, void *callback_ref)
{
 8002900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002904:	b093      	sub	sp, #76	@ 0x4c
 8002906:	af06      	add	r7, sp, #24
 8002908:	60f8      	str	r0, [r7, #12]
 800290a:	60b9      	str	r1, [r7, #8]
	struct mag_data_dev* dev;
	dev = callback_ref;
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	struct bhy2_data_xyz data;
	uint32_t s, ns;
	if (callback_info->data_size != 7) /* Check for a valid payload size. Includes sensor ID */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	789b      	ldrb	r3, [r3, #2]
 8002914:	2b07      	cmp	r3, #7
 8002916:	d170      	bne.n	80029fa <parse_magnetometer+0xfa>
	{
		return;
	}

	bhy2_parse_xyz(callback_info->data_ptr, &data);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f8d3 3003 	ldr.w	r3, [r3, #3]
 800291e:	f107 0210 	add.w	r2, r7, #16
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f008 ff0a 	bl	800b73e <bhy2_parse_xyz>

	uint64_t timestamp = *callback_info->time_stamp; /* Store the last timestamp */
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8002930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002934:	e9c7 2308 	strd	r2, r3, [r7, #32]

	timestamp = timestamp * 15625; /* Timestamp is now in nanoseconds */
 8002938:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800293c:	4602      	mov	r2, r0
 800293e:	460b      	mov	r3, r1
 8002940:	f04f 0a00 	mov.w	sl, #0
 8002944:	f04f 0b00 	mov.w	fp, #0
 8002948:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800294c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8002950:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8002954:	4652      	mov	r2, sl
 8002956:	465b      	mov	r3, fp
 8002958:	ebb2 0800 	subs.w	r8, r2, r0
 800295c:	eb63 0901 	sbc.w	r9, r3, r1
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	f04f 0300 	mov.w	r3, #0
 8002968:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800296c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002970:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002974:	ebb2 0408 	subs.w	r4, r2, r8
 8002978:	eb63 0509 	sbc.w	r5, r3, r9
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	f04f 0300 	mov.w	r3, #0
 8002984:	00eb      	lsls	r3, r5, #3
 8002986:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800298a:	00e2      	lsls	r2, r4, #3
 800298c:	4614      	mov	r4, r2
 800298e:	461d      	mov	r5, r3
 8002990:	1823      	adds	r3, r4, r0
 8002992:	603b      	str	r3, [r7, #0]
 8002994:	eb45 0301 	adc.w	r3, r5, r1
 8002998:	607b      	str	r3, [r7, #4]
 800299a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800299e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	s = (uint32_t)(timestamp / UINT64_C(1000000000));
 80029a2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80029a6:	a319      	add	r3, pc, #100	@ (adr r3, 8002a0c <parse_magnetometer+0x10c>)
 80029a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ac:	f7fe f91c 	bl	8000be8 <__aeabi_uldivmod>
 80029b0:	4602      	mov	r2, r0
 80029b2:	460b      	mov	r3, r1
 80029b4:	4613      	mov	r3, r2
 80029b6:	61fb      	str	r3, [r7, #28]
	ns = (uint32_t)(timestamp - (s * UINT64_C(1000000000)));
 80029b8:	6a3a      	ldr	r2, [r7, #32]
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	4912      	ldr	r1, [pc, #72]	@ (8002a08 <parse_magnetometer+0x108>)
 80029be:	fb01 f303 	mul.w	r3, r1, r3
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	61bb      	str	r3, [r7, #24]

	//encode and send to usb
	glove_send_mag_data(dev->count, s, ns, dev->finger, dev->link, dev->sensor_id, data.x, data.y, data.z);
 80029c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029c8:	689d      	ldr	r5, [r3, #8]
 80029ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029cc:	781e      	ldrb	r6, [r3, #0]
 80029ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029d0:	785b      	ldrb	r3, [r3, #1]
 80029d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029d4:	7892      	ldrb	r2, [r2, #2]
 80029d6:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80029da:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 80029de:	f9b7 4014 	ldrsh.w	r4, [r7, #20]
 80029e2:	9404      	str	r4, [sp, #16]
 80029e4:	9003      	str	r0, [sp, #12]
 80029e6:	9102      	str	r1, [sp, #8]
 80029e8:	9201      	str	r2, [sp, #4]
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	4633      	mov	r3, r6
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	69f9      	ldr	r1, [r7, #28]
 80029f2:	4628      	mov	r0, r5
 80029f4:	f000 fc10 	bl	8003218 <glove_send_mag_data>
 80029f8:	e000      	b.n	80029fc <parse_magnetometer+0xfc>
		return;
 80029fa:	bf00      	nop
//		   dev->sensor_id,
//		   data.x / 16384.0f,
//		   data.y / 16384.0f,
//		   data.z / 16384.0f);

}
 80029fc:	3734      	adds	r7, #52	@ 0x34
 80029fe:	46bd      	mov	sp, r7
 8002a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a04:	f3af 8000 	nop.w
 8002a08:	3b9aca00 	.word	0x3b9aca00
 8002a0c:	3b9aca00 	.word	0x3b9aca00
 8002a10:	00000000 	.word	0x00000000

08002a14 <bhy2_i2c_read>:
//#define DEV_ADDRESS_A 0x3A
//#define DEV_ADDRESS_B 0x3C


int8_t bhy2_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b08a      	sub	sp, #40	@ 0x28
 8002a18:	af04      	add	r7, sp, #16
 8002a1a:	60b9      	str	r1, [r7, #8]
 8002a1c:	607a      	str	r2, [r7, #4]
 8002a1e:	603b      	str	r3, [r7, #0]
 8002a20:	4603      	mov	r3, r0
 8002a22:	73fb      	strb	r3, [r7, #15]
    (void)intf_ptr;
    struct mag_data_dev* dev;
    dev = intf_ptr;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	617b      	str	r3, [r7, #20]

    uint16_t DevAddress = dev->dev_addr;
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	791b      	ldrb	r3, [r3, #4]
 8002a2c:	827b      	strh	r3, [r7, #18]
    return HAL_I2C_Mem_Read(&hi2c1, (DevAddress<<1), (uint16_t) reg_addr, sizeof(reg_addr), reg_data, (uint16_t) length, 25);
 8002a2e:	8a7b      	ldrh	r3, [r7, #18]
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	b299      	uxth	r1, r3
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	2019      	movs	r0, #25
 8002a3e:	9002      	str	r0, [sp, #8]
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	2301      	movs	r3, #1
 8002a48:	4804      	ldr	r0, [pc, #16]	@ (8002a5c <bhy2_i2c_read+0x48>)
 8002a4a:	f002 fa2d 	bl	8004ea8 <HAL_I2C_Mem_Read>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	b25b      	sxtb	r3, r3
//    return HAL_I2C_Mem_Read_IT(&hi2c1, (DevAddress<<1), (uint16_t) reg_addr, sizeof(reg_addr), reg_data, (uint16_t) length);

}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3718      	adds	r7, #24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20004150 	.word	0x20004150

08002a60 <bhy2_i2c_write>:

//HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)

int8_t bhy2_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b08e      	sub	sp, #56	@ 0x38
 8002a64:	af04      	add	r7, sp, #16
 8002a66:	60b9      	str	r1, [r7, #8]
 8002a68:	607a      	str	r2, [r7, #4]
 8002a6a:	603b      	str	r3, [r7, #0]
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef result = HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
//    (void)intf_ptr;
    struct mag_data_dev* dev;
    dev = intf_ptr;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	623b      	str	r3, [r7, #32]

    uint16_t DevAddress = dev->dev_addr;
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	791b      	ldrb	r3, [r3, #4]
 8002a7e:	83fb      	strh	r3, [r7, #30]
    uint16_t MemAddress = (uint16_t) reg_addr;
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	83bb      	strh	r3, [r7, #28]
    uint16_t MemAddSize = sizeof(MemAddress);
 8002a84:	2302      	movs	r3, #2
 8002a86:	837b      	strh	r3, [r7, #26]
    uint16_t Size = (uint16_t) length;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	833b      	strh	r3, [r7, #24]
    uint32_t Timeout = 50;
 8002a8c:	2332      	movs	r3, #50	@ 0x32
 8002a8e:	617b      	str	r3, [r7, #20]
    result = HAL_I2C_Mem_Write(&hi2c1, (DevAddress<<1), MemAddress, 1, reg_data, Size, Timeout);
 8002a90:	8bfb      	ldrh	r3, [r7, #30]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	b299      	uxth	r1, r3
 8002a96:	8bba      	ldrh	r2, [r7, #28]
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	9302      	str	r3, [sp, #8]
 8002a9c:	8b3b      	ldrh	r3, [r7, #24]
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	4806      	ldr	r0, [pc, #24]	@ (8002ac0 <bhy2_i2c_write+0x60>)
 8002aa8:	f002 f904 	bl	8004cb4 <HAL_I2C_Mem_Write>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    return result;
 8002ab2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
//    return HAL_I2C_Mem_Write_IT(&hi2c1, (DevAddress<<1), (uint16_t) reg_addr, sizeof(reg_addr), reg_data, (uint16_t) length);


}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3728      	adds	r7, #40	@ 0x28
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20004150 	.word	0x20004150

08002ac4 <bhy2_delay_us>:

void bhy2_delay_us(uint32_t us, void *private_data)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
	(void)private_data;
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8002ace:	4b09      	ldr	r3, [pc, #36]	@ (8002af4 <bhy2_delay_us+0x30>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) <  us)
 8002ad6:	bf00      	nop
 8002ad8:	4b06      	ldr	r3, [pc, #24]	@ (8002af4 <bhy2_delay_us+0x30>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d8f9      	bhi.n	8002ad8 <bhy2_delay_us+0x14>
    	;
//    HAL_Delay((uint16_t) period/1000); //10,000 us --> 10 ms

}
 8002ae4:	bf00      	nop
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	200041fc 	.word	0x200041fc

08002af8 <tud_cdc_write>:
{
  return tud_cdc_n_write_char(0, ch);
}

static inline uint32_t tud_cdc_write (void const* buffer, uint32_t bufsize)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  return tud_cdc_n_write(0, buffer, bufsize);
 8002b02:	683a      	ldr	r2, [r7, #0]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	2000      	movs	r0, #0
 8002b08:	f008 fe90 	bl	800b82c <tud_cdc_n_write>
 8002b0c:	4603      	mov	r3, r0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <glove_mux_reset>:

//uint8_t work_buffer[WORK_BUFFER_SIZE];

//struct mag_data_dev dev;
// this will turn off all mux i2c channels
void glove_mux_reset() {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MUX_RESET_GPIO_Port, MUX_RESET_GPIO_Pin, GPIO_PIN_RESET);
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2120      	movs	r1, #32
 8002b20:	4807      	ldr	r0, [pc, #28]	@ (8002b40 <glove_mux_reset+0x28>)
 8002b22:	f001 fe51 	bl	80047c8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002b26:	2064      	movs	r0, #100	@ 0x64
 8002b28:	f001 fb54 	bl	80041d4 <HAL_Delay>
	HAL_GPIO_WritePin(MUX_RESET_GPIO_Port, MUX_RESET_GPIO_Pin, GPIO_PIN_SET);
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	2120      	movs	r1, #32
 8002b30:	4803      	ldr	r0, [pc, #12]	@ (8002b40 <glove_mux_reset+0x28>)
 8002b32:	f001 fe49 	bl	80047c8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002b36:	2064      	movs	r0, #100	@ 0x64
 8002b38:	f001 fb4c 	bl	80041d4 <HAL_Delay>
}
 8002b3c:	bf00      	nop
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40020400 	.word	0x40020400

08002b44 <glove_mux_set_channel>:

/*
 * channel input can be decimal 0-7 inclusive only
 *
 */
HAL_StatusTypeDef glove_mux_set_channel(uint8_t channel) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af02      	add	r7, sp, #8
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef result = HAL_OK;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	73fb      	strb	r3, [r7, #15]
	if(channel < 8)
 8002b52:	79fb      	ldrb	r3, [r7, #7]
 8002b54:	2b07      	cmp	r3, #7
 8002b56:	d815      	bhi.n	8002b84 <glove_mux_set_channel+0x40>
	{
		uint8_t mux_addr = (MUX_ADDR<<1);
 8002b58:	23e0      	movs	r3, #224	@ 0xe0
 8002b5a:	73bb      	strb	r3, [r7, #14]
		uint8_t mux_channel = (1 << channel);
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	737b      	strb	r3, [r7, #13]
		result = HAL_I2C_Master_Transmit(
 8002b68:	7bbb      	ldrb	r3, [r7, #14]
 8002b6a:	b299      	uxth	r1, r3
 8002b6c:	f107 020d 	add.w	r2, r7, #13
 8002b70:	2364      	movs	r3, #100	@ 0x64
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	2301      	movs	r3, #1
 8002b76:	4806      	ldr	r0, [pc, #24]	@ (8002b90 <glove_mux_set_channel+0x4c>)
 8002b78:	f001 ff9e 	bl	8004ab8 <HAL_I2C_Master_Transmit>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	73fb      	strb	r3, [r7, #15]
				mux_addr,
				&mux_channel,
				1,
				100
			);
		return result;
 8002b80:	7bfb      	ldrb	r3, [r7, #15]
 8002b82:	e000      	b.n	8002b86 <glove_mux_set_channel+0x42>
	}
	else
	{
		return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
	}

}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20004150 	.word	0x20004150

08002b94 <init_glove>:

void init_glove(){
 8002b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af04      	add	r7, sp, #16

	uint8_t i, channel, result;
	for (i = 0; i < NUM_DEVICES; i++) {
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	71fb      	strb	r3, [r7, #7]
 8002b9e:	e08f      	b.n	8002cc0 <init_glove+0x12c>
		channel = glove_devices[i].mux_chan;
 8002ba0:	79fa      	ldrb	r2, [r7, #7]
 8002ba2:	494c      	ldr	r1, [pc, #304]	@ (8002cd4 <init_glove+0x140>)
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	440b      	add	r3, r1
 8002bae:	3303      	adds	r3, #3
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	71bb      	strb	r3, [r7, #6]
		glove_mux_reset();
 8002bb4:	f7ff ffb0 	bl	8002b18 <glove_mux_reset>
 		result = glove_mux_set_channel(channel);
 8002bb8:	79bb      	ldrb	r3, [r7, #6]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff ffc2 	bl	8002b44 <glove_mux_set_channel>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	717b      	strb	r3, [r7, #5]
		glove_devices[i].dev = &bhy2_devices[i];
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	79fa      	ldrb	r2, [r7, #7]
 8002bc8:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8002bcc:	fb01 f303 	mul.w	r3, r1, r3
 8002bd0:	4941      	ldr	r1, [pc, #260]	@ (8002cd8 <init_glove+0x144>)
 8002bd2:	4419      	add	r1, r3
 8002bd4:	483f      	ldr	r0, [pc, #252]	@ (8002cd4 <init_glove+0x140>)
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	4403      	add	r3, r0
 8002be0:	3310      	adds	r3, #16
 8002be2:	6019      	str	r1, [r3, #0]
		glove_devices[i].init = false;
 8002be4:	79fa      	ldrb	r2, [r7, #7]
 8002be6:	493b      	ldr	r1, [pc, #236]	@ (8002cd4 <init_glove+0x140>)
 8002be8:	4613      	mov	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	330c      	adds	r3, #12
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
		if(result == HAL_OK)
 8002bf8:	797b      	ldrb	r3, [r7, #5]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d112      	bne.n	8002c24 <init_glove+0x90>
		{
			// init and save pointer to bhy2_dev
			result = init_island(i); // initialize device, load firmware, and setup sensors
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f000 f875 	bl	8002cf0 <init_island>
 8002c06:	4603      	mov	r3, r0
 8002c08:	717b      	strb	r3, [r7, #5]
			if(result == 0)
 8002c0a:	797b      	ldrb	r3, [r7, #5]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d109      	bne.n	8002c24 <init_glove+0x90>
			{
				glove_devices[i].init = true;
 8002c10:	79fa      	ldrb	r2, [r7, #7]
 8002c12:	4930      	ldr	r1, [pc, #192]	@ (8002cd4 <init_glove+0x140>)
 8002c14:	4613      	mov	r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	330c      	adds	r3, #12
 8002c20:	2201      	movs	r2, #1
 8002c22:	701a      	strb	r2, [r3, #0]
			}
		}
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
				(glove_devices[i].init) ? "PASS" : "FAIL",
 8002c24:	79fa      	ldrb	r2, [r7, #7]
 8002c26:	492b      	ldr	r1, [pc, #172]	@ (8002cd4 <init_glove+0x140>)
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	330c      	adds	r3, #12
 8002c34:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <init_glove+0xaa>
 8002c3a:	4928      	ldr	r1, [pc, #160]	@ (8002cdc <init_glove+0x148>)
 8002c3c:	e000      	b.n	8002c40 <init_glove+0xac>
 8002c3e:	4928      	ldr	r1, [pc, #160]	@ (8002ce0 <init_glove+0x14c>)
				glove_devices[i].finger,
 8002c40:	79fa      	ldrb	r2, [r7, #7]
 8002c42:	4824      	ldr	r0, [pc, #144]	@ (8002cd4 <init_glove+0x140>)
 8002c44:	4613      	mov	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	4413      	add	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4403      	add	r3, r0
 8002c4e:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8002c50:	461e      	mov	r6, r3
				glove_devices[i].link,
 8002c52:	79fa      	ldrb	r2, [r7, #7]
 8002c54:	481f      	ldr	r0, [pc, #124]	@ (8002cd4 <init_glove+0x140>)
 8002c56:	4613      	mov	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4413      	add	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4403      	add	r3, r0
 8002c60:	3301      	adds	r3, #1
 8002c62:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8002c64:	469c      	mov	ip, r3
				glove_devices[i].mux_chan,
 8002c66:	79fa      	ldrb	r2, [r7, #7]
 8002c68:	481a      	ldr	r0, [pc, #104]	@ (8002cd4 <init_glove+0x140>)
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	4413      	add	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	4403      	add	r3, r0
 8002c74:	3303      	adds	r3, #3
 8002c76:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8002c78:	461c      	mov	r4, r3
				glove_devices[i].dev_addr,
 8002c7a:	79fa      	ldrb	r2, [r7, #7]
 8002c7c:	4815      	ldr	r0, [pc, #84]	@ (8002cd4 <init_glove+0x140>)
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4403      	add	r3, r0
 8002c88:	3304      	adds	r3, #4
 8002c8a:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8002c8c:	461d      	mov	r5, r3
				(glove_devices[i].init) ? "true" : "false");
 8002c8e:	79fa      	ldrb	r2, [r7, #7]
 8002c90:	4810      	ldr	r0, [pc, #64]	@ (8002cd4 <init_glove+0x140>)
 8002c92:	4613      	mov	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4413      	add	r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4403      	add	r3, r0
 8002c9c:	330c      	adds	r3, #12
 8002c9e:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <init_glove+0x114>
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce4 <init_glove+0x150>)
 8002ca6:	e000      	b.n	8002caa <init_glove+0x116>
 8002ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce8 <init_glove+0x154>)
 8002caa:	9302      	str	r3, [sp, #8]
 8002cac:	9501      	str	r5, [sp, #4]
 8002cae:	9400      	str	r4, [sp, #0]
 8002cb0:	4663      	mov	r3, ip
 8002cb2:	4632      	mov	r2, r6
 8002cb4:	480d      	ldr	r0, [pc, #52]	@ (8002cec <init_glove+0x158>)
 8002cb6:	f00e fa29 	bl	801110c <iprintf>
	for (i = 0; i < NUM_DEVICES; i++) {
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	71fb      	strb	r3, [r7, #7]
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	2b13      	cmp	r3, #19
 8002cc4:	f67f af6c 	bls.w	8002ba0 <init_glove+0xc>


	}
}
 8002cc8:	bf00      	nop
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20000000 	.word	0x20000000
 8002cd8:	200003b0 	.word	0x200003b0
 8002cdc:	08013220 	.word	0x08013220
 8002ce0:	08013228 	.word	0x08013228
 8002ce4:	08013230 	.word	0x08013230
 8002ce8:	08013238 	.word	0x08013238
 8002cec:	08013240 	.word	0x08013240

08002cf0 <init_island>:

int8_t init_island(uint8_t idx){
 8002cf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002cf4:	b08b      	sub	sp, #44	@ 0x2c
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	71fb      	strb	r3, [r7, #7]
 8002cfc:	466b      	mov	r3, sp
 8002cfe:	461e      	mov	r6, r3

	uint8_t result = 0;
 8002d00:	2300      	movs	r3, #0
 8002d02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t NUM_RESULTS = 17;
 8002d06:	2311      	movs	r3, #17
 8002d08:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	int8_t results[NUM_RESULTS];
 8002d0c:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8002d10:	460b      	mov	r3, r1
 8002d12:	3b01      	subs	r3, #1
 8002d14:	623b      	str	r3, [r7, #32]
 8002d16:	b2cb      	uxtb	r3, r1
 8002d18:	2200      	movs	r2, #0
 8002d1a:	4698      	mov	r8, r3
 8002d1c:	4691      	mov	r9, r2
 8002d1e:	f04f 0200 	mov.w	r2, #0
 8002d22:	f04f 0300 	mov.w	r3, #0
 8002d26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d32:	b2cb      	uxtb	r3, r1
 8002d34:	2200      	movs	r2, #0
 8002d36:	461c      	mov	r4, r3
 8002d38:	4615      	mov	r5, r2
 8002d3a:	f04f 0200 	mov.w	r2, #0
 8002d3e:	f04f 0300 	mov.w	r3, #0
 8002d42:	00eb      	lsls	r3, r5, #3
 8002d44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d48:	00e2      	lsls	r2, r4, #3
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	3307      	adds	r3, #7
 8002d4e:	08db      	lsrs	r3, r3, #3
 8002d50:	00db      	lsls	r3, r3, #3
 8002d52:	ebad 0d03 	sub.w	sp, sp, r3
 8002d56:	466b      	mov	r3, sp
 8002d58:	3300      	adds	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
	uint16_t version = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	81fb      	strh	r3, [r7, #14]
	uint8_t product_id = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	737b      	strb	r3, [r7, #13]
	uint8_t chip_id = 0;
 8002d64:	2300      	movs	r3, #0
 8002d66:	733b      	strb	r3, [r7, #12]
	uint8_t boot_status = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	72fb      	strb	r3, [r7, #11]
	uint8_t hintr_ctrl, hif_ctrl;
	uint8_t chip_ctrl;

	// init struct pointers, soft reset and confirm chip and product IDs
	results[0] = bhi360_init(glove_devices[idx].dev, &glove_devices[idx]);
 8002d6c:	79fa      	ldrb	r2, [r7, #7]
 8002d6e:	49c3      	ldr	r1, [pc, #780]	@ (800307c <init_island+0x38c>)
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	3310      	adds	r3, #16
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	79fa      	ldrb	r2, [r7, #7]
 8002d80:	4613      	mov	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4413      	add	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4abc      	ldr	r2, [pc, #752]	@ (800307c <init_island+0x38c>)
 8002d8a:	4413      	add	r3, r2
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	f7ff fcaf 	bl	80026f0 <bhi360_init>
 8002d92:	4603      	mov	r3, r0
 8002d94:	461a      	mov	r2, r3
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	701a      	strb	r2, [r3, #0]
	results[1] = bhy2_soft_reset(glove_devices[idx].dev);
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	49b7      	ldr	r1, [pc, #732]	@ (800307c <init_island+0x38c>)
 8002d9e:	4613      	mov	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	4413      	add	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	3310      	adds	r3, #16
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f007 f8bf 	bl	8009f30 <bhy2_soft_reset>
 8002db2:	4603      	mov	r3, r0
 8002db4:	461a      	mov	r2, r3
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	705a      	strb	r2, [r3, #1]
 	results[2] = bhy2_get_product_id(&product_id, glove_devices[idx].dev);
 8002dba:	79fa      	ldrb	r2, [r7, #7]
 8002dbc:	49af      	ldr	r1, [pc, #700]	@ (800307c <init_island+0x38c>)
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	440b      	add	r3, r1
 8002dc8:	3310      	adds	r3, #16
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	f107 030d 	add.w	r3, r7, #13
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f006 ff77 	bl	8009cc6 <bhy2_get_product_id>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	461a      	mov	r2, r3
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	709a      	strb	r2, [r3, #2]
	results[3] = bhy2_get_chip_id(&chip_id, glove_devices[idx].dev);
 8002de0:	79fa      	ldrb	r2, [r7, #7]
 8002de2:	49a6      	ldr	r1, [pc, #664]	@ (800307c <init_island+0x38c>)
 8002de4:	4613      	mov	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	3310      	adds	r3, #16
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	f107 030c 	add.w	r3, r7, #12
 8002df6:	4611      	mov	r1, r2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f006 ff7e 	bl	8009cfa <bhy2_get_chip_id>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	461a      	mov	r2, r3
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	70da      	strb	r2, [r3, #3]

//	printf("\tlink %d, init: %d, soft_reset: %d, product_id: %d, chip_id: %d\r\n", idx, results[0], results[1], results[2], results[3]);

	if (product_id != BHY2_PRODUCT_ID)
 8002e06:	7b7b      	ldrb	r3, [r7, #13]
 8002e08:	2b89      	cmp	r3, #137	@ 0x89
 8002e0a:	d005      	beq.n	8002e18 <init_island+0x128>
	{
	   results[3] = ERROR;
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	70da      	strb	r2, [r3, #3]
	   printf("error in matching product id");
 8002e12:	489b      	ldr	r0, [pc, #620]	@ (8003080 <init_island+0x390>)
 8002e14:	f00e f97a 	bl	801110c <iprintf>
	}

	// load firmware in low-speed mode
	chip_ctrl = BHY2_CHIP_CTRL_TURBO_ENABLE; //BHY2_CHIP_CTRL_TURBO_ENABLE; // //
 8002e18:	2301      	movs	r3, #1
 8002e1a:	76fb      	strb	r3, [r7, #27]
	results[4] = bhy2_set_chip_ctrl(chip_ctrl, glove_devices[idx].dev);
 8002e1c:	79fa      	ldrb	r2, [r7, #7]
 8002e1e:	4997      	ldr	r1, [pc, #604]	@ (800307c <init_island+0x38c>)
 8002e20:	4613      	mov	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4413      	add	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	440b      	add	r3, r1
 8002e2a:	3310      	adds	r3, #16
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	7efb      	ldrb	r3, [r7, #27]
 8002e30:	4611      	mov	r1, r2
 8002e32:	4618      	mov	r0, r3
 8002e34:	f007 f80c 	bl	8009e50 <bhy2_set_chip_ctrl>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	711a      	strb	r2, [r3, #4]

//	printf("\tlink %d, set_chip_ctrl: %d\r\n", idx, results[4]);

	// host interrupt control, TODO confirm settings
//	hintr_ctrl = BHY2_ICTL_DISABLE_FAULT|BHY2_ICTL_DISABLE_FIFO_W| BHY2_ICTL_DISABLE_FIFO_NW |BHY2_ICTL_DISABLE_STATUS_FIFO | BHY2_ICTL_DISABLE_DEBUG;
	hintr_ctrl = BHY2_ICTL_DISABLE_STATUS_FIFO | BHY2_ICTL_DISABLE_DEBUG;
 8002e40:	230c      	movs	r3, #12
 8002e42:	76bb      	strb	r3, [r7, #26]
	results[5] = bhy2_set_host_interrupt_ctrl(hintr_ctrl, glove_devices[idx].dev);
 8002e44:	79fa      	ldrb	r2, [r7, #7]
 8002e46:	498d      	ldr	r1, [pc, #564]	@ (800307c <init_island+0x38c>)
 8002e48:	4613      	mov	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	3310      	adds	r3, #16
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	7ebb      	ldrb	r3, [r7, #26]
 8002e58:	4611      	mov	r1, r2
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f007 f814 	bl	8009e88 <bhy2_set_host_interrupt_ctrl>
 8002e60:	4603      	mov	r3, r0
 8002e62:	461a      	mov	r2, r3
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	715a      	strb	r2, [r3, #5]
////	printf("    Interrupt is %s.\r\n", (hintr_ctrl & BHY2_ICTL_ACTIVE_LOW) ? "active low" : "active high");
////	printf("    Interrupt is %s triggered.\r\n", (hintr_ctrl & BHY2_ICTL_EDGE) ? "pulse" : "level");
////	printf("    Interrupt pin drive is %s.\r\n", (hintr_ctrl & BHY2_ICTL_OPEN_DRAIN) ? "open drain" : "push-pull");
//
	/* Configure the host interface */
	hif_ctrl = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	767b      	strb	r3, [r7, #25]
	results[6] = bhy2_set_host_intf_ctrl(hif_ctrl, glove_devices[idx].dev);
 8002e6c:	79fa      	ldrb	r2, [r7, #7]
 8002e6e:	4983      	ldr	r1, [pc, #524]	@ (800307c <init_island+0x38c>)
 8002e70:	4613      	mov	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	4413      	add	r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	3310      	adds	r3, #16
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	7e7b      	ldrb	r3, [r7, #25]
 8002e80:	4611      	mov	r1, r2
 8002e82:	4618      	mov	r0, r3
 8002e84:	f007 f81c 	bl	8009ec0 <bhy2_set_host_intf_ctrl>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	719a      	strb	r2, [r3, #6]
//	printf("\tlink %d, set_host_intf_ctrl: %d\r\n", idx, results[6]);

	/* Check the host control settings */
	uint8_t host_ctrl = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	763b      	strb	r3, [r7, #24]
//	printf("\tlink %d, sset_host_ctrl: %d\r\n", idx, results[7]);


//	results[7] = bhy2_get_virt_sensor_list(glove_devices[idx].dev);
	/* Check if the sensor is ready to load firmware */
	results[8] = bhy2_get_boot_status(&boot_status, glove_devices[idx].dev);
 8002e94:	79fa      	ldrb	r2, [r7, #7]
 8002e96:	4979      	ldr	r1, [pc, #484]	@ (800307c <init_island+0x38c>)
 8002e98:	4613      	mov	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	3310      	adds	r3, #16
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	f107 030b 	add.w	r3, r7, #11
 8002eaa:	4611      	mov	r1, r2
 8002eac:	4618      	mov	r0, r3
 8002eae:	f006 ff58 	bl	8009d62 <bhy2_get_boot_status>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	721a      	strb	r2, [r3, #8]
//	printf("\tlink %d, get_boot_status: %d\r\n", idx, results[8]);

	if (boot_status & BHY2_BST_HOST_INTERFACE_READY)
 8002eba:	7afb      	ldrb	r3, [r7, #11]
 8002ebc:	f003 0310 	and.w	r3, r3, #16
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 80bd 	beq.w	8003040 <init_island+0x350>
	{
//		results[8] = bhi360_upload_firmware(boot_status, glove_devices[idx].dev);
		results[8] = upload_firmware_partly(glove_devices[idx].dev);
 8002ec6:	79fa      	ldrb	r2, [r7, #7]
 8002ec8:	496c      	ldr	r1, [pc, #432]	@ (800307c <init_island+0x38c>)
 8002eca:	4613      	mov	r3, r2
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	4413      	add	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	3310      	adds	r3, #16
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff fc2b 	bl	8002734 <upload_firmware_partly>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	721a      	strb	r2, [r3, #8]

	    if(results[8] != BHY2_OK)
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d006      	beq.n	8002efe <init_island+0x20e>
	    {
	    	printf("BAD UPLOAD! ");
 8002ef0:	4864      	ldr	r0, [pc, #400]	@ (8003084 <init_island+0x394>)
 8002ef2:	f00e f90b 	bl	801110c <iprintf>
	    	return results[8];
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002efc:	e0b8      	b.n	8003070 <init_island+0x380>
	    }

		results[8] = bhy2_boot_from_ram(glove_devices[idx].dev);
 8002efe:	79fa      	ldrb	r2, [r7, #7]
 8002f00:	495e      	ldr	r1, [pc, #376]	@ (800307c <init_island+0x38c>)
 8002f02:	4613      	mov	r3, r2
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	4413      	add	r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	440b      	add	r3, r1
 8002f0c:	3310      	adds	r3, #16
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f006 ff85 	bl	8009e20 <bhy2_boot_from_ram>
 8002f16:	4603      	mov	r3, r0
 8002f18:	461a      	mov	r2, r3
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	721a      	strb	r2, [r3, #8]

	    if(results[8] != BHY2_OK)
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d006      	beq.n	8002f36 <init_island+0x246>
	    {
	    	printf("BAD BOOT! ");
 8002f28:	4857      	ldr	r0, [pc, #348]	@ (8003088 <init_island+0x398>)
 8002f2a:	f00e f8ef 	bl	801110c <iprintf>
	    	return results[8];
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002f34:	e09c      	b.n	8003070 <init_island+0x380>
	    }

		results[9] = bhy2_get_kernel_version(&version, glove_devices[idx].dev);
 8002f36:	79fa      	ldrb	r2, [r7, #7]
 8002f38:	4950      	ldr	r1, [pc, #320]	@ (800307c <init_island+0x38c>)
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4413      	add	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	440b      	add	r3, r1
 8002f44:	3310      	adds	r3, #16
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	f107 030e 	add.w	r3, r7, #14
 8002f4c:	4611      	mov	r1, r2
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f006 feed 	bl	8009d2e <bhy2_get_kernel_version>
 8002f54:	4603      	mov	r3, r0
 8002f56:	461a      	mov	r2, r3
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	725a      	strb	r2, [r3, #9]
//		results[10] = bhy2_register_fifo_parse_callback(BHY2_SYS_ID_META_EVENT, parse_meta_event, NULL, glove_devices[idx].dev);
//		results[11] = bhy2_register_fifo_parse_callback(BHY2_SYS_ID_META_EVENT_WU, parse_meta_event, NULL, glove_devices[idx].dev);
		results[12] = bhy2_register_fifo_parse_callback(QUAT_SENSOR_ID, parse_quaternion, &glove_devices[idx], glove_devices[idx].dev);
 8002f5c:	79fa      	ldrb	r2, [r7, #7]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	4413      	add	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4a45      	ldr	r2, [pc, #276]	@ (800307c <init_island+0x38c>)
 8002f68:	1899      	adds	r1, r3, r2
 8002f6a:	79fa      	ldrb	r2, [r7, #7]
 8002f6c:	4843      	ldr	r0, [pc, #268]	@ (800307c <init_island+0x38c>)
 8002f6e:	4613      	mov	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4403      	add	r3, r0
 8002f78:	3310      	adds	r3, #16
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	4943      	ldr	r1, [pc, #268]	@ (800308c <init_island+0x39c>)
 8002f80:	2025      	movs	r0, #37	@ 0x25
 8002f82:	f007 f837 	bl	8009ff4 <bhy2_register_fifo_parse_callback>
 8002f86:	4603      	mov	r3, r0
 8002f88:	461a      	mov	r2, r3
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	731a      	strb	r2, [r3, #12]
		results[13] = bhy2_register_fifo_parse_callback(MAG_ID, parse_magnetometer, &glove_devices[idx], glove_devices[idx].dev);
 8002f8e:	79fa      	ldrb	r2, [r7, #7]
 8002f90:	4613      	mov	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4a38      	ldr	r2, [pc, #224]	@ (800307c <init_island+0x38c>)
 8002f9a:	1899      	adds	r1, r3, r2
 8002f9c:	79fa      	ldrb	r2, [r7, #7]
 8002f9e:	4837      	ldr	r0, [pc, #220]	@ (800307c <init_island+0x38c>)
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4403      	add	r3, r0
 8002faa:	3310      	adds	r3, #16
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	460a      	mov	r2, r1
 8002fb0:	4937      	ldr	r1, [pc, #220]	@ (8003090 <init_island+0x3a0>)
 8002fb2:	2013      	movs	r0, #19
 8002fb4:	f007 f81e 	bl	8009ff4 <bhy2_register_fifo_parse_callback>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	735a      	strb	r2, [r3, #13]
		//TODO: turn off all the LEDS?
		return ERROR;
	}

	/* Update the callback table to enable parsing of sensor data */
	results[14] = bhy2_update_virtual_sensor_list(glove_devices[idx].dev);
 8002fc0:	79fa      	ldrb	r2, [r7, #7]
 8002fc2:	492e      	ldr	r1, [pc, #184]	@ (800307c <init_island+0x38c>)
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	3310      	adds	r3, #16
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f007 f862 	bl	800a09c <bhy2_update_virtual_sensor_list>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	461a      	mov	r2, r3
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	739a      	strb	r2, [r3, #14]
//	bhy2_get_sensor_info(MAG_ID, &info, glove_devices[0].dev);
//	bhy2_get_sensor_info(101, &info, glove_devices[0].dev);
//	bhy2_get_sensor_info(5, &info, glove_devices[0].dev);

	// we can allow sample rate as an input to function, or keep it fixed like this
	float sample_rate = 25; /* Read out data measured at 100Hz */
 8002fe0:	4b2c      	ldr	r3, [pc, #176]	@ (8003094 <init_island+0x3a4>)
 8002fe2:	617b      	str	r3, [r7, #20]
	uint32_t report_latency_ms = 0; /* Report immediately */
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	613b      	str	r3, [r7, #16]
//	results[15] = 0;
	results[15] = bhy2_set_virt_sensor_cfg(QUAT_SENSOR_ID, sample_rate, report_latency_ms, glove_devices[idx].dev);
 8002fe8:	79fa      	ldrb	r2, [r7, #7]
 8002fea:	4924      	ldr	r1, [pc, #144]	@ (800307c <init_island+0x38c>)
 8002fec:	4613      	mov	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	440b      	add	r3, r1
 8002ff6:	3310      	adds	r3, #16
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	6939      	ldr	r1, [r7, #16]
 8002ffe:	ed97 0a05 	vldr	s0, [r7, #20]
 8003002:	2025      	movs	r0, #37	@ 0x25
 8003004:	f006 fe3e 	bl	8009c84 <bhy2_set_virt_sensor_cfg>
 8003008:	4603      	mov	r3, r0
 800300a:	461a      	mov	r2, r3
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	73da      	strb	r2, [r3, #15]
//	printf("\tlink %d, bhy2_set_virt_sensor_cfg: %d\r\n", idx, results[15]);

//	printf("Enable %s at %.2fHz.\r\n", get_sensor_name(QUAT_SENSOR_ID), sample_rate);

	results[16] = bhy2_set_virt_sensor_cfg(MAG_ID, sample_rate, report_latency_ms, glove_devices[idx].dev);
 8003010:	79fa      	ldrb	r2, [r7, #7]
 8003012:	491a      	ldr	r1, [pc, #104]	@ (800307c <init_island+0x38c>)
 8003014:	4613      	mov	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	3310      	adds	r3, #16
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	461a      	mov	r2, r3
 8003024:	6939      	ldr	r1, [r7, #16]
 8003026:	ed97 0a05 	vldr	s0, [r7, #20]
 800302a:	2013      	movs	r0, #19
 800302c:	f006 fe2a 	bl	8009c84 <bhy2_set_virt_sensor_cfg>
 8003030:	4603      	mov	r3, r0
 8003032:	461a      	mov	r2, r3
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	741a      	strb	r2, [r3, #16]
//	printf("\tlink %d, bhy2_set_virt_sensor_cfg: %d\r\n", idx, results[16]);

//	printf("Enable %s at %.2fHz.\r\n", get_sensor_name(MAG_ID), sample_rate);

	uint8_t i;
	for(i=0; i< NUM_RESULTS; i++)
 8003038:	2300      	movs	r3, #0
 800303a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800303e:	e010      	b.n	8003062 <init_island+0x372>
		return ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e015      	b.n	8003070 <init_island+0x380>
	{
		// combine all the error reports into one. Will need to check this function for more detail on the failure mode
		result = result | results[i];
 8003044:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003048:	69fa      	ldr	r2, [r7, #28]
 800304a:	56d2      	ldrsb	r2, [r2, r3]
 800304c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003050:	4313      	orrs	r3, r2
 8003052:	b25b      	sxtb	r3, r3
 8003054:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	for(i=0; i< NUM_RESULTS; i++)
 8003058:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800305c:	3301      	adds	r3, #1
 800305e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003062:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003066:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800306a:	429a      	cmp	r2, r3
 800306c:	d3ea      	bcc.n	8003044 <init_island+0x354>
	}
//	printf("FINAL RESULT: %d\r\n", result);
	return BHY2_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	46b5      	mov	sp, r6

}
 8003072:	4618      	mov	r0, r3
 8003074:	372c      	adds	r7, #44	@ 0x2c
 8003076:	46bd      	mov	sp, r7
 8003078:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800307c:	20000000 	.word	0x20000000
 8003080:	08013284 	.word	0x08013284
 8003084:	080132a4 	.word	0x080132a4
 8003088:	080132b4 	.word	0x080132b4
 800308c:	080027d1 	.word	0x080027d1
 8003090:	08002901 	.word	0x08002901
 8003094:	41c80000 	.word	0x41c80000

08003098 <glove_update_data>:

void glove_update_data()
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b0a2      	sub	sp, #136	@ 0x88
 800309c:	af00      	add	r7, sp, #0
//	uint32_t NUM_READS = 100;
	uint8_t work_buffer[WORK_BUFFER_SIZE];

//	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_RESET);
//	int32_t start = HAL_GetTick();
	for(idx=0; idx < NUM_DEVICES; idx++)
 800309e:	2300      	movs	r3, #0
 80030a0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80030a4:	e03a      	b.n	800311c <glove_update_data+0x84>
	{

		// TODO: add error checking to skip sensor if data line is corrupted during movement
		if(glove_devices[idx].init == true)
 80030a6:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80030aa:	4921      	ldr	r1, [pc, #132]	@ (8003130 <glove_update_data+0x98>)
 80030ac:	4613      	mov	r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4413      	add	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	330c      	adds	r3, #12
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d029      	beq.n	8003112 <glove_update_data+0x7a>
		{
			// TODO: can optimize by checking current mux channel before sending another command
			channel = glove_devices[idx].mux_chan;
 80030be:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80030c2:	491b      	ldr	r1, [pc, #108]	@ (8003130 <glove_update_data+0x98>)
 80030c4:	4613      	mov	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4413      	add	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	440b      	add	r3, r1
 80030ce:	3303      	adds	r3, #3
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
			result = glove_mux_set_channel(channel);
 80030d6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff fd32 	bl	8002b44 <glove_mux_set_channel>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
			if(result==HAL_OK)
 80030e6:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d111      	bne.n	8003112 <glove_update_data+0x7a>
			{

 				result = bhy2_get_and_process_fifo(work_buffer, WORK_BUFFER_SIZE, glove_devices[idx].dev);
 80030ee:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80030f2:	490f      	ldr	r1, [pc, #60]	@ (8003130 <glove_update_data+0x98>)
 80030f4:	4613      	mov	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	3310      	adds	r3, #16
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	1d3b      	adds	r3, r7, #4
 8003104:	2180      	movs	r1, #128	@ 0x80
 8003106:	4618      	mov	r0, r3
 8003108:	f006 fcba 	bl	8009a80 <bhy2_get_and_process_fifo>
 800310c:	4603      	mov	r3, r0
 800310e:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
	for(idx=0; idx < NUM_DEVICES; idx++)
 8003112:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003116:	3301      	adds	r3, #1
 8003118:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800311c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003120:	2b13      	cmp	r3, #19
 8003122:	d9c0      	bls.n	80030a6 <glove_update_data+0xe>
//	int32_t elapsed = stop - start;
//	printf("elapsed time: %d\r\n", elapsed);
//	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_SET);


}
 8003124:	bf00      	nop
 8003126:	bf00      	nop
 8003128:	3788      	adds	r7, #136	@ 0x88
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	20000000 	.word	0x20000000

08003134 <glove_send_quat_data>:



void glove_send_quat_data(uint32_t index, uint32_t s, uint32_t ns, uint8_t finger, uint8_t link, uint8_t sensor_id, int16_t x, int16_t y, int16_t z, int16_t w, uint16_t accuracy)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b096      	sub	sp, #88	@ 0x58
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
 8003140:	70fb      	strb	r3, [r7, #3]
//	    bowie_Mag mag;
//	    bool has_quat;
//	    bowie_Quat quat;
//	} bowie_Data;

	bowie_Data msg = bowie_Data_init_zero;
 8003142:	f107 0310 	add.w	r3, r7, #16
 8003146:	2248      	movs	r2, #72	@ 0x48
 8003148:	2100      	movs	r1, #0
 800314a:	4618      	mov	r0, r3
 800314c:	f00e f8c8 	bl	80112e0 <memset>


//	msg.timestamp = HAL_GetTick();
	msg.index = index; //TODO update to system ticks
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	613b      	str	r3, [r7, #16]
	msg.finger = finger;
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	753b      	strb	r3, [r7, #20]
	msg.link = link;
 8003158:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800315c:	61bb      	str	r3, [r7, #24]
	msg.sensor_id = sensor_id; //TODO: update to 1
 800315e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8003162:	61fb      	str	r3, [r7, #28]

	msg.has_quat = true;
 8003164:	2301      	movs	r3, #1
 8003166:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	msg.quat.seconds = s;
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	msg.quat.nanoseconds = ns;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	643b      	str	r3, [r7, #64]	@ 0x40
	msg.quat.x = x / 16384.0f;
 8003172:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
 8003176:	ee07 3a90 	vmov	s15, r3
 800317a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800317e:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800320c <glove_send_quat_data+0xd8>
 8003182:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003186:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	msg.quat.y = y / 16384.0f;
 800318a:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800318e:	ee07 3a90 	vmov	s15, r3
 8003192:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003196:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800320c <glove_send_quat_data+0xd8>
 800319a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800319e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	msg.quat.z = z / 16384.0f;
 80031a2:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
 80031a6:	ee07 3a90 	vmov	s15, r3
 80031aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031ae:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800320c <glove_send_quat_data+0xd8>
 80031b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031b6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
	msg.quat.w = w / 16384.0f;
 80031ba:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	@ 0x74
 80031be:	ee07 3a90 	vmov	s15, r3
 80031c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031c6:	eddf 6a11 	vldr	s13, [pc, #68]	@ 800320c <glove_send_quat_data+0xd8>
 80031ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031ce:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	msg.quat.accuracy = (((accuracy * 180.0f) / 16384.0f) / 3.141592653589793f);
 80031d2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80031d6:	ee07 3a90 	vmov	s15, r3
 80031da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031de:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003210 <glove_send_quat_data+0xdc>
 80031e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e6:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800320c <glove_send_quat_data+0xd8>
 80031ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031ee:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003214 <glove_send_quat_data+0xe0>
 80031f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031f6:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
//	msg.mag.x = 0;
//	msg.mag.y = 0;
//	msg.mag.z = 0;

//	printf("quat msg %d\r\n", sizeof(msg));
	glove_coms_write(&msg);
 80031fa:	f107 0310 	add.w	r3, r7, #16
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 f858 	bl	80032b4 <glove_coms_write>
}
 8003204:	bf00      	nop
 8003206:	3758      	adds	r7, #88	@ 0x58
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	46800000 	.word	0x46800000
 8003210:	43340000 	.word	0x43340000
 8003214:	40490fdb 	.word	0x40490fdb

08003218 <glove_send_mag_data>:
// save sensor into protobuf structure message
void glove_send_mag_data(uint32_t index, uint32_t s, uint32_t ns, uint8_t finger, uint8_t link, uint8_t sensor_id, int16_t mag_x, int16_t mag_y, int16_t mag_z)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b096      	sub	sp, #88	@ 0x58
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
 8003224:	70fb      	strb	r3, [r7, #3]
//	    bowie_Mag mag;
//	    bool has_quat;
//	    bowie_Quat quat;
//	} bowie_Data;

	bowie_Data msg = bowie_Data_init_zero;
 8003226:	f107 0310 	add.w	r3, r7, #16
 800322a:	2248      	movs	r2, #72	@ 0x48
 800322c:	2100      	movs	r1, #0
 800322e:	4618      	mov	r0, r3
 8003230:	f00e f856 	bl	80112e0 <memset>

//	msg.timestamp = HAL_GetTick();
	msg.index = index; //TODO update to system ticks
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	613b      	str	r3, [r7, #16]
	msg.finger = finger;
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	753b      	strb	r3, [r7, #20]
	msg.link = link;
 800323c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8003240:	61bb      	str	r3, [r7, #24]
	msg.sensor_id = sensor_id;
 8003242:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8003246:	61fb      	str	r3, [r7, #28]

	msg.has_mag = true;
 8003248:	2301      	movs	r3, #1
 800324a:	f887 3020 	strb.w	r3, [r7, #32]
	msg.mag.seconds = s;  //TODO: validate
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	627b      	str	r3, [r7, #36]	@ 0x24
	msg.mag.nanoseconds = ns; //TODO: validate output rate
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	62bb      	str	r3, [r7, #40]	@ 0x28

//	msg.mag.x = mag_x;// / 16384.0f;
//	msg.mag.y = mag_y;// / 16384.0f;
//	msg.mag.z = mag_z;// / 16384.0f;

	msg.mag.x = mag_x * (5000.0f / 32768.0f);
 8003256:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
 800325a:	ee07 3a90 	vmov	s15, r3
 800325e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003262:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80032b0 <glove_send_mag_data+0x98>
 8003266:	ee67 7a87 	vmul.f32	s15, s15, s14
 800326a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	msg.mag.y = mag_y * (5000.0f / 32768.0f);
 800326e:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800327a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80032b0 <glove_send_mag_data+0x98>
 800327e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003282:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	msg.mag.z = mag_z * (5000.0f / 32768.0f);
 8003286:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
 800328a:	ee07 3a90 	vmov	s15, r3
 800328e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003292:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80032b0 <glove_send_mag_data+0x98>
 8003296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800329a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
//	msg.mag.x = 16.0;
//	msg.mag.y = 17.0;
//	msg.mag.z = 18.0;

//	printf("mag msg %d\r\n", sizeof(msg));
	glove_coms_write(&msg);
 800329e:	f107 0310 	add.w	r3, r7, #16
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 f806 	bl	80032b4 <glove_coms_write>

}
 80032a8:	bf00      	nop
 80032aa:	3758      	adds	r7, #88	@ 0x58
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	3e1c4000 	.word	0x3e1c4000

080032b4 <glove_coms_write>:

// encode into protobuf, encode into cobs, then send to USB
Comms_StatusTypedef glove_coms_write(bowie_Data *msg)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b08c      	sub	sp, #48	@ 0x30
 80032b8:	af02      	add	r7, sp, #8
 80032ba:	6078      	str	r0, [r7, #4]
	//
	cobs_encode_result res;
	static uint8_t out_buffer[128];
	static uint8_t pb_buffer[128];

	pb_ostream_t pb_ostream = pb_ostream_from_buffer(pb_buffer, sizeof(pb_buffer));
 80032bc:	f107 030c 	add.w	r3, r7, #12
 80032c0:	2280      	movs	r2, #128	@ 0x80
 80032c2:	4918      	ldr	r1, [pc, #96]	@ (8003324 <glove_coms_write+0x70>)
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7fe f94f 	bl	8001568 <pb_ostream_from_buffer>

	if(!pb_encode(&pb_ostream, bowie_Data_fields, msg)) {
 80032ca:	f107 030c 	add.w	r3, r7, #12
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	4915      	ldr	r1, [pc, #84]	@ (8003328 <glove_coms_write+0x74>)
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7fe fdb5 	bl	8001e42 <pb_encode>
 80032d8:	4603      	mov	r3, r0
 80032da:	f083 0301 	eor.w	r3, r3, #1
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <glove_coms_write+0x34>
		return COMM_PB_ERROR;
 80032e4:	2302      	movs	r3, #2
 80032e6:	e018      	b.n	800331a <glove_coms_write+0x66>
	}

	res = cobs_encode(out_buffer, sizeof(out_buffer),
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	f107 0020 	add.w	r0, r7, #32
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003324 <glove_coms_write+0x70>)
 80032f2:	2280      	movs	r2, #128	@ 0x80
 80032f4:	490d      	ldr	r1, [pc, #52]	@ (800332c <glove_coms_write+0x78>)
 80032f6:	f7fd fdef 	bl	8000ed8 <cobs_encode>
				pb_buffer, pb_ostream.bytes_written);

	if(res.status != COBS_ENCODE_OK) {
 80032fa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <glove_coms_write+0x52>
		return COMM_COBS_ERROR;
 8003302:	2303      	movs	r3, #3
 8003304:	e009      	b.n	800331a <glove_coms_write+0x66>
	}
//	printf("pb_ostream %d\r\n", pb_ostream.bytes_written);
	tud_cdc_write(&out_buffer, res.out_len);
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	4619      	mov	r1, r3
 800330a:	4808      	ldr	r0, [pc, #32]	@ (800332c <glove_coms_write+0x78>)
 800330c:	f7ff fbf4 	bl	8002af8 <tud_cdc_write>
//	tud_cdc_write_flush();
	HAL_GPIO_TogglePin(GPIOA, BLUE_LED_STOP_Pin);
 8003310:	2108      	movs	r1, #8
 8003312:	4807      	ldr	r0, [pc, #28]	@ (8003330 <glove_coms_write+0x7c>)
 8003314:	f001 fa71 	bl	80047fa <HAL_GPIO_TogglePin>
	return COMM_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3728      	adds	r7, #40	@ 0x28
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	20004050 	.word	0x20004050
 8003328:	08013424 	.word	0x08013424
 800332c:	200040d0 	.word	0x200040d0
 8003330:	40020000 	.word	0x40020000

08003334 <flush_glove>:

uint8_t flush_glove()
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
	uint8_t i, channel, result, result_mag, result_quat;
	for (i = 0; i < NUM_DEVICES; i++) {
 800333a:	2300      	movs	r3, #0
 800333c:	71fb      	strb	r3, [r7, #7]
 800333e:	e02b      	b.n	8003398 <flush_glove+0x64>
		channel = glove_devices[i].mux_chan;
 8003340:	79fa      	ldrb	r2, [r7, #7]
 8003342:	4919      	ldr	r1, [pc, #100]	@ (80033a8 <flush_glove+0x74>)
 8003344:	4613      	mov	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4413      	add	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	440b      	add	r3, r1
 800334e:	3303      	adds	r3, #3
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	71bb      	strb	r3, [r7, #6]
		result = glove_mux_set_channel(channel);
 8003354:	79bb      	ldrb	r3, [r7, #6]
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fbf4 	bl	8002b44 <glove_mux_set_channel>
 800335c:	4603      	mov	r3, r0
 800335e:	717b      	strb	r3, [r7, #5]

		if(result == HAL_OK)
 8003360:	797b      	ldrb	r3, [r7, #5]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d115      	bne.n	8003392 <flush_glove+0x5e>
		{
			result_quat = flush_quat_island(i);
 8003366:	79fb      	ldrb	r3, [r7, #7]
 8003368:	4618      	mov	r0, r3
 800336a:	f000 f83d 	bl	80033e8 <flush_quat_island>
 800336e:	4603      	mov	r3, r0
 8003370:	713b      	strb	r3, [r7, #4]
			if(result_quat != HAL_OK)
 8003372:	793b      	ldrb	r3, [r7, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <flush_glove+0x48>
			{
				return ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e011      	b.n	80033a0 <flush_glove+0x6c>
			}
			result_mag = flush_mag_island(i);
 800337c:	79fb      	ldrb	r3, [r7, #7]
 800337e:	4618      	mov	r0, r3
 8003380:	f000 f814 	bl	80033ac <flush_mag_island>
 8003384:	4603      	mov	r3, r0
 8003386:	70fb      	strb	r3, [r7, #3]
			if(result_mag != HAL_OK)
 8003388:	78fb      	ldrb	r3, [r7, #3]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <flush_glove+0x5e>
			{
				return ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e006      	b.n	80033a0 <flush_glove+0x6c>
	for (i = 0; i < NUM_DEVICES; i++) {
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	3301      	adds	r3, #1
 8003396:	71fb      	strb	r3, [r7, #7]
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	2b13      	cmp	r3, #19
 800339c:	d9d0      	bls.n	8003340 <flush_glove+0xc>
			}
		}

	}
	return HAL_OK;
 800339e:	2300      	movs	r3, #0

}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	20000000 	.word	0x20000000

080033ac <flush_mag_island>:

// Clear any data in the mag FIFO
uint8_t flush_mag_island(uint8_t index)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 80033b6:	2300      	movs	r3, #0
 80033b8:	73fb      	strb	r3, [r7, #15]

	result = bhy2_flush_fifo(0xFE, glove_devices[index].dev);
 80033ba:	79fa      	ldrb	r2, [r7, #7]
 80033bc:	4909      	ldr	r1, [pc, #36]	@ (80033e4 <flush_mag_island+0x38>)
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	3310      	adds	r3, #16
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4619      	mov	r1, r3
 80033ce:	20fe      	movs	r0, #254	@ 0xfe
 80033d0:	f006 fd92 	bl	8009ef8 <bhy2_flush_fifo>
 80033d4:	4603      	mov	r3, r0
 80033d6:	73fb      	strb	r3, [r7, #15]

	return result;
 80033d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	20000000 	.word	0x20000000

080033e8 <flush_quat_island>:

uint8_t flush_quat_island(uint8_t index)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 80033f2:	2300      	movs	r3, #0
 80033f4:	73fb      	strb	r3, [r7, #15]

	result = bhy2_flush_fifo(0xFE, glove_devices[index].dev);
 80033f6:	79fa      	ldrb	r2, [r7, #7]
 80033f8:	4909      	ldr	r1, [pc, #36]	@ (8003420 <flush_quat_island+0x38>)
 80033fa:	4613      	mov	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	4413      	add	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	3310      	adds	r3, #16
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4619      	mov	r1, r3
 800340a:	20fe      	movs	r0, #254	@ 0xfe
 800340c:	f006 fd74 	bl	8009ef8 <bhy2_flush_fifo>
 8003410:	4603      	mov	r3, r0
 8003412:	73fb      	strb	r3, [r7, #15]

	return result;
 8003414:	7bfb      	ldrb	r3, [r7, #15]
}
 8003416:	4618      	mov	r0, r3
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	20000000 	.word	0x20000000

08003424 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b08a      	sub	sp, #40	@ 0x28
 8003428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800342a:	f107 0314 	add.w	r3, r7, #20
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	605a      	str	r2, [r3, #4]
 8003434:	609a      	str	r2, [r3, #8]
 8003436:	60da      	str	r2, [r3, #12]
 8003438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800343a:	2300      	movs	r3, #0
 800343c:	613b      	str	r3, [r7, #16]
 800343e:	4b46      	ldr	r3, [pc, #280]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	4a45      	ldr	r2, [pc, #276]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003444:	f043 0304 	orr.w	r3, r3, #4
 8003448:	6313      	str	r3, [r2, #48]	@ 0x30
 800344a:	4b43      	ldr	r3, [pc, #268]	@ (8003558 <MX_GPIO_Init+0x134>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	613b      	str	r3, [r7, #16]
 8003454:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]
 800345a:	4b3f      	ldr	r3, [pc, #252]	@ (8003558 <MX_GPIO_Init+0x134>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345e:	4a3e      	ldr	r2, [pc, #248]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003460:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003464:	6313      	str	r3, [r2, #48]	@ 0x30
 8003466:	4b3c      	ldr	r3, [pc, #240]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003472:	2300      	movs	r3, #0
 8003474:	60bb      	str	r3, [r7, #8]
 8003476:	4b38      	ldr	r3, [pc, #224]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	4a37      	ldr	r2, [pc, #220]	@ (8003558 <MX_GPIO_Init+0x134>)
 800347c:	f043 0301 	orr.w	r3, r3, #1
 8003480:	6313      	str	r3, [r2, #48]	@ 0x30
 8003482:	4b35      	ldr	r3, [pc, #212]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	60bb      	str	r3, [r7, #8]
 800348c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	4b31      	ldr	r3, [pc, #196]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	4a30      	ldr	r2, [pc, #192]	@ (8003558 <MX_GPIO_Init+0x134>)
 8003498:	f043 0302 	orr.w	r3, r3, #2
 800349c:	6313      	str	r3, [r2, #48]	@ 0x30
 800349e:	4b2e      	ldr	r3, [pc, #184]	@ (8003558 <MX_GPIO_Init+0x134>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	607b      	str	r3, [r7, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	603b      	str	r3, [r7, #0]
 80034ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003558 <MX_GPIO_Init+0x134>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	4a29      	ldr	r2, [pc, #164]	@ (8003558 <MX_GPIO_Init+0x134>)
 80034b4:	f043 0308 	orr.w	r3, r3, #8
 80034b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ba:	4b27      	ldr	r3, [pc, #156]	@ (8003558 <MX_GPIO_Init+0x134>)
 80034bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034be:	f003 0308 	and.w	r3, r3, #8
 80034c2:	603b      	str	r3, [r7, #0]
 80034c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, YELLOW_LED_START_Pin|BLUE_LED_STOP_Pin|RED_LED_STATUS_Pin, GPIO_PIN_RESET);
 80034c6:	2200      	movs	r2, #0
 80034c8:	211c      	movs	r1, #28
 80034ca:	4824      	ldr	r0, [pc, #144]	@ (800355c <MX_GPIO_Init+0x138>)
 80034cc:	f001 f97c 	bl	80047c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = YELLOW_LED_START_Pin|BLUE_LED_STOP_Pin|RED_LED_STATUS_Pin;
 80034d0:	231c      	movs	r3, #28
 80034d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034d4:	2301      	movs	r3, #1
 80034d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d8:	2300      	movs	r3, #0
 80034da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034dc:	2300      	movs	r3, #0
 80034de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e0:	f107 0314 	add.w	r3, r7, #20
 80034e4:	4619      	mov	r1, r3
 80034e6:	481d      	ldr	r0, [pc, #116]	@ (800355c <MX_GPIO_Init+0x138>)
 80034e8:	f000 ffda 	bl	80044a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80034ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80034f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034fc:	2300      	movs	r3, #0
 80034fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003500:	f107 0314 	add.w	r3, r7, #20
 8003504:	4619      	mov	r1, r3
 8003506:	4816      	ldr	r0, [pc, #88]	@ (8003560 <MX_GPIO_Init+0x13c>)
 8003508:	f000 ffca 	bl	80044a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUX Reset */
  GPIO_InitStruct.Pin = MUX_RESET_GPIO_Pin;
 800350c:	2320      	movs	r3, #32
 800350e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003510:	2301      	movs	r3, #1
 8003512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003514:	2300      	movs	r3, #0
 8003516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003518:	2300      	movs	r3, #0
 800351a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	4619      	mov	r1, r3
 8003522:	480f      	ldr	r0, [pc, #60]	@ (8003560 <MX_GPIO_Init+0x13c>)
 8003524:	f000 ffbc 	bl	80044a0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(MUX_RESET_GPIO_Port, MUX_RESET_GPIO_Pin, GPIO_PIN_SET);
 8003528:	2201      	movs	r2, #1
 800352a:	2120      	movs	r1, #32
 800352c:	480c      	ldr	r0, [pc, #48]	@ (8003560 <MX_GPIO_Init+0x13c>)
 800352e:	f001 f94b 	bl	80047c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003532:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003538:	2300      	movs	r3, #0
 800353a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353c:	2300      	movs	r3, #0
 800353e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003540:	2300      	movs	r3, #0
 8003542:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003544:	f107 0314 	add.w	r3, r7, #20
 8003548:	4619      	mov	r1, r3
 800354a:	4804      	ldr	r0, [pc, #16]	@ (800355c <MX_GPIO_Init+0x138>)
 800354c:	f000 ffa8 	bl	80044a0 <HAL_GPIO_Init>

}
 8003550:	bf00      	nop
 8003552:	3728      	adds	r7, #40	@ 0x28
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40023800 	.word	0x40023800
 800355c:	40020000 	.word	0x40020000
 8003560:	40020400 	.word	0x40020400

08003564 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003568:	4b17      	ldr	r3, [pc, #92]	@ (80035c8 <MX_I2C1_Init+0x64>)
 800356a:	4a18      	ldr	r2, [pc, #96]	@ (80035cc <MX_I2C1_Init+0x68>)
 800356c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800356e:	4b16      	ldr	r3, [pc, #88]	@ (80035c8 <MX_I2C1_Init+0x64>)
 8003570:	4a17      	ldr	r2, [pc, #92]	@ (80035d0 <MX_I2C1_Init+0x6c>)
 8003572:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003574:	4b14      	ldr	r3, [pc, #80]	@ (80035c8 <MX_I2C1_Init+0x64>)
 8003576:	2200      	movs	r2, #0
 8003578:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800357a:	4b13      	ldr	r3, [pc, #76]	@ (80035c8 <MX_I2C1_Init+0x64>)
 800357c:	2200      	movs	r2, #0
 800357e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003580:	4b11      	ldr	r3, [pc, #68]	@ (80035c8 <MX_I2C1_Init+0x64>)
 8003582:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003586:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003588:	4b0f      	ldr	r3, [pc, #60]	@ (80035c8 <MX_I2C1_Init+0x64>)
 800358a:	2200      	movs	r2, #0
 800358c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800358e:	4b0e      	ldr	r3, [pc, #56]	@ (80035c8 <MX_I2C1_Init+0x64>)
 8003590:	2200      	movs	r2, #0
 8003592:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003594:	4b0c      	ldr	r3, [pc, #48]	@ (80035c8 <MX_I2C1_Init+0x64>)
 8003596:	2200      	movs	r2, #0
 8003598:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800359a:	4b0b      	ldr	r3, [pc, #44]	@ (80035c8 <MX_I2C1_Init+0x64>)
 800359c:	2200      	movs	r2, #0
 800359e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035a0:	4809      	ldr	r0, [pc, #36]	@ (80035c8 <MX_I2C1_Init+0x64>)
 80035a2:	f001 f945 	bl	8004830 <HAL_I2C_Init>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80035ac:	f000 fa32 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035b0:	2100      	movs	r1, #0
 80035b2:	4805      	ldr	r0, [pc, #20]	@ (80035c8 <MX_I2C1_Init+0x64>)
 80035b4:	f003 ff2e 	bl	8007414 <HAL_I2CEx_ConfigAnalogFilter>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80035be:	f000 fa29 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE END I2C1_Init 2 */

}
 80035c2:	bf00      	nop
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	20004150 	.word	0x20004150
 80035cc:	40005400 	.word	0x40005400
 80035d0:	00061a80 	.word	0x00061a80

080035d4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80035d8:	4b12      	ldr	r3, [pc, #72]	@ (8003624 <MX_I2C2_Init+0x50>)
 80035da:	4a13      	ldr	r2, [pc, #76]	@ (8003628 <MX_I2C2_Init+0x54>)
 80035dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80035de:	4b11      	ldr	r3, [pc, #68]	@ (8003624 <MX_I2C2_Init+0x50>)
 80035e0:	4a12      	ldr	r2, [pc, #72]	@ (800362c <MX_I2C2_Init+0x58>)
 80035e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80035e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003624 <MX_I2C2_Init+0x50>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80035ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003624 <MX_I2C2_Init+0x50>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003624 <MX_I2C2_Init+0x50>)
 80035f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003624 <MX_I2C2_Init+0x50>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80035fe:	4b09      	ldr	r3, [pc, #36]	@ (8003624 <MX_I2C2_Init+0x50>)
 8003600:	2200      	movs	r2, #0
 8003602:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003604:	4b07      	ldr	r3, [pc, #28]	@ (8003624 <MX_I2C2_Init+0x50>)
 8003606:	2200      	movs	r2, #0
 8003608:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800360a:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <MX_I2C2_Init+0x50>)
 800360c:	2200      	movs	r2, #0
 800360e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003610:	4804      	ldr	r0, [pc, #16]	@ (8003624 <MX_I2C2_Init+0x50>)
 8003612:	f001 f90d 	bl	8004830 <HAL_I2C_Init>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800361c:	f000 f9fa 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003620:	bf00      	nop
 8003622:	bd80      	pop	{r7, pc}
 8003624:	200041a4 	.word	0x200041a4
 8003628:	40005800 	.word	0x40005800
 800362c:	00061a80 	.word	0x00061a80

08003630 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b08c      	sub	sp, #48	@ 0x30
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003638:	f107 031c 	add.w	r3, r7, #28
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	605a      	str	r2, [r3, #4]
 8003642:	609a      	str	r2, [r3, #8]
 8003644:	60da      	str	r2, [r3, #12]
 8003646:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a4e      	ldr	r2, [pc, #312]	@ (8003788 <HAL_I2C_MspInit+0x158>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d134      	bne.n	80036bc <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003652:	2300      	movs	r3, #0
 8003654:	61bb      	str	r3, [r7, #24]
 8003656:	4b4d      	ldr	r3, [pc, #308]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365a:	4a4c      	ldr	r2, [pc, #304]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 800365c:	f043 0302 	orr.w	r3, r3, #2
 8003660:	6313      	str	r3, [r2, #48]	@ 0x30
 8003662:	4b4a      	ldr	r3, [pc, #296]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	61bb      	str	r3, [r7, #24]
 800366c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800366e:	23c0      	movs	r3, #192	@ 0xc0
 8003670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003672:	2312      	movs	r3, #18
 8003674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003676:	2300      	movs	r3, #0
 8003678:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800367a:	2301      	movs	r3, #1
 800367c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800367e:	2304      	movs	r3, #4
 8003680:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003682:	f107 031c 	add.w	r3, r7, #28
 8003686:	4619      	mov	r1, r3
 8003688:	4841      	ldr	r0, [pc, #260]	@ (8003790 <HAL_I2C_MspInit+0x160>)
 800368a:	f000 ff09 	bl	80044a0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	4b3e      	ldr	r3, [pc, #248]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	4a3d      	ldr	r2, [pc, #244]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 8003698:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800369c:	6413      	str	r3, [r2, #64]	@ 0x40
 800369e:	4b3b      	ldr	r3, [pc, #236]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 80036a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	697b      	ldr	r3, [r7, #20]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80036aa:	2200      	movs	r2, #0
 80036ac:	2100      	movs	r1, #0
 80036ae:	201f      	movs	r0, #31
 80036b0:	f000 fe8f 	bl	80043d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80036b4:	201f      	movs	r0, #31
 80036b6:	f000 fea8 	bl	800440a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80036ba:	e060      	b.n	800377e <HAL_I2C_MspInit+0x14e>
  else if(i2cHandle->Instance==I2C2)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a34      	ldr	r2, [pc, #208]	@ (8003794 <HAL_I2C_MspInit+0x164>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d15b      	bne.n	800377e <HAL_I2C_MspInit+0x14e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036c6:	2300      	movs	r3, #0
 80036c8:	613b      	str	r3, [r7, #16]
 80036ca:	4b30      	ldr	r3, [pc, #192]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	4a2f      	ldr	r2, [pc, #188]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 80036d0:	f043 0302 	orr.w	r3, r3, #2
 80036d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036d6:	4b2d      	ldr	r3, [pc, #180]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	4b29      	ldr	r3, [pc, #164]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	4a28      	ldr	r2, [pc, #160]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 80036ec:	f043 0304 	orr.w	r3, r3, #4
 80036f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036f2:	4b26      	ldr	r3, [pc, #152]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	f003 0304 	and.w	r3, r3, #4
 80036fa:	60fb      	str	r3, [r7, #12]
 80036fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80036fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003704:	2312      	movs	r3, #18
 8003706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003708:	2300      	movs	r3, #0
 800370a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800370c:	2301      	movs	r3, #1
 800370e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003710:	2304      	movs	r3, #4
 8003712:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003714:	f107 031c 	add.w	r3, r7, #28
 8003718:	4619      	mov	r1, r3
 800371a:	481d      	ldr	r0, [pc, #116]	@ (8003790 <HAL_I2C_MspInit+0x160>)
 800371c:	f000 fec0 	bl	80044a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003720:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003726:	2312      	movs	r3, #18
 8003728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372a:	2300      	movs	r3, #0
 800372c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800372e:	2301      	movs	r3, #1
 8003730:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003732:	2304      	movs	r3, #4
 8003734:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003736:	f107 031c 	add.w	r3, r7, #28
 800373a:	4619      	mov	r1, r3
 800373c:	4816      	ldr	r0, [pc, #88]	@ (8003798 <HAL_I2C_MspInit+0x168>)
 800373e:	f000 feaf 	bl	80044a0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003742:	2300      	movs	r3, #0
 8003744:	60bb      	str	r3, [r7, #8]
 8003746:	4b11      	ldr	r3, [pc, #68]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	4a10      	ldr	r2, [pc, #64]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 800374c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003750:	6413      	str	r3, [r2, #64]	@ 0x40
 8003752:	4b0e      	ldr	r3, [pc, #56]	@ (800378c <HAL_I2C_MspInit+0x15c>)
 8003754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800375a:	60bb      	str	r3, [r7, #8]
 800375c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800375e:	2200      	movs	r2, #0
 8003760:	2100      	movs	r1, #0
 8003762:	2021      	movs	r0, #33	@ 0x21
 8003764:	f000 fe35 	bl	80043d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003768:	2021      	movs	r0, #33	@ 0x21
 800376a:	f000 fe4e 	bl	800440a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800376e:	2200      	movs	r2, #0
 8003770:	2100      	movs	r1, #0
 8003772:	2022      	movs	r0, #34	@ 0x22
 8003774:	f000 fe2d 	bl	80043d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003778:	2022      	movs	r0, #34	@ 0x22
 800377a:	f000 fe46 	bl	800440a <HAL_NVIC_EnableIRQ>
}
 800377e:	bf00      	nop
 8003780:	3730      	adds	r7, #48	@ 0x30
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40005400 	.word	0x40005400
 800378c:	40023800 	.word	0x40023800
 8003790:	40020400 	.word	0x40020400
 8003794:	40005800 	.word	0x40005800
 8003798:	40020800 	.word	0x40020800

0800379c <tud_cdc_write>:
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  return tud_cdc_n_write(0, buffer, bufsize);
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	2000      	movs	r0, #0
 80037ac:	f008 f83e 	bl	800b82c <tud_cdc_n_write>
 80037b0:	4603      	mov	r3, r0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <tud_cdc_write_flush>:
{
  return tud_cdc_n_write_str(0, str);
}

static inline uint32_t tud_cdc_write_flush (void)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	af00      	add	r7, sp, #0
  return tud_cdc_n_write_flush(0);
 80037be:	2000      	movs	r0, #0
 80037c0:	f008 f860 	bl	800b884 <tud_cdc_n_write_flush>
 80037c4:	4603      	mov	r3, r0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	bd80      	pop	{r7, pc}
	...

080037cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b088      	sub	sp, #32
 80037d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037d2:	f000 fc8d 	bl	80040f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037d6:	f000 f835 	bl	8003844 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80037da:	f000 f8a7 	bl	800392c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037de:	f7ff fe21 	bl	8003424 <MX_GPIO_Init>
  MX_I2C1_Init();
 80037e2:	f7ff febf 	bl	8003564 <MX_I2C1_Init>
  MX_I2C2_Init();
 80037e6:	f7ff fef5 	bl	80035d4 <MX_I2C2_Init>
  MX_USB_OTG_HS_PCD_Init();
 80037ea:	f000 fb47 	bl	8003e7c <MX_USB_OTG_HS_PCD_Init>
//  MX_SDIO_SD_Init();
  MX_TIM1_Init();
 80037ee:	f000 fa5b 	bl	8003ca8 <MX_TIM1_Init>
  MX_TIM8_Init();
 80037f2:	f000 fab5 	bl	8003d60 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80037f6:	4810      	ldr	r0, [pc, #64]	@ (8003838 <main+0x6c>)
 80037f8:	f005 f92e 	bl	8008a58 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim8);
 80037fc:	480f      	ldr	r0, [pc, #60]	@ (800383c <main+0x70>)
 80037fe:	f005 f993 	bl	8008b28 <HAL_TIM_Base_Start_IT>
//
  tud_init(BOARD_DEVICE_RHPORT_NUM);
 8003802:	2001      	movs	r0, #1
 8003804:	f009 fb52 	bl	800ceac <tud_init>
  HAL_Delay(100);
 8003808:	2064      	movs	r0, #100	@ 0x64
 800380a:	f000 fce3 	bl	80041d4 <HAL_Delay>
//	  HAL_Delay(5000);
//	  printf("----init done---\r\n");
//   }


    glove_mux_reset();
 800380e:	f7ff f983 	bl	8002b18 <glove_mux_reset>
  	init_glove();
 8003812:	f7ff f9bf 	bl	8002b94 <init_glove>
//    uint8_t rslt = BHY2_OK;
//    uint8_t idx = 0;
//    uint8_t work_buffer[WORK_BUFFER_SIZE];
//    uint8_t work_buffer2[WORK_BUFFER_SIZE];

  	flush_glove();
 8003816:	f7ff fd8d 	bl	8003334 <flush_glove>
//  	uint16_t range = 5000;
//  	result = bhy2_set_virt_sensor_range(MAG_ID, range, glove_devices[0].dev);

  	struct bhy2_phys_sensor_info info;
  	uint8_t phys_sensor_id = 0x5;
 800381a:	2305      	movs	r3, #5
 800381c:	77fb      	strb	r3, [r7, #31]
  	result = bhy2_get_phys_sensor_info(phys_sensor_id, &info, glove_devices[0].dev);
 800381e:	4b08      	ldr	r3, [pc, #32]	@ (8003840 <main+0x74>)
 8003820:	691a      	ldr	r2, [r3, #16]
 8003822:	1d39      	adds	r1, r7, #4
 8003824:	7ffb      	ldrb	r3, [r7, #31]
 8003826:	4618      	mov	r0, r3
 8003828:	f006 fb9a 	bl	8009f60 <bhy2_get_phys_sensor_info>
 800382c:	4603      	mov	r3, r0
 800382e:	77bb      	strb	r3, [r7, #30]



		// run through available devices and check their FIFOs for data ready
		// TODO test if they can share work_buffers across sensors
		glove_update_data();
 8003830:	f7ff fc32 	bl	8003098 <glove_update_data>
 8003834:	e7fc      	b.n	8003830 <main+0x64>
 8003836:	bf00      	nop
 8003838:	200041fc 	.word	0x200041fc
 800383c:	20004244 	.word	0x20004244
 8003840:	20000000 	.word	0x20000000

08003844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b094      	sub	sp, #80	@ 0x50
 8003848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800384a:	f107 031c 	add.w	r3, r7, #28
 800384e:	2234      	movs	r2, #52	@ 0x34
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f00d fd44 	bl	80112e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003858:	f107 0308 	add.w	r3, r7, #8
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]
 8003866:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003868:	2300      	movs	r3, #0
 800386a:	607b      	str	r3, [r7, #4]
 800386c:	4b2d      	ldr	r3, [pc, #180]	@ (8003924 <SystemClock_Config+0xe0>)
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	4a2c      	ldr	r2, [pc, #176]	@ (8003924 <SystemClock_Config+0xe0>)
 8003872:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003876:	6413      	str	r3, [r2, #64]	@ 0x40
 8003878:	4b2a      	ldr	r3, [pc, #168]	@ (8003924 <SystemClock_Config+0xe0>)
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003880:	607b      	str	r3, [r7, #4]
 8003882:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003884:	2300      	movs	r3, #0
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	4b27      	ldr	r3, [pc, #156]	@ (8003928 <SystemClock_Config+0xe4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a26      	ldr	r2, [pc, #152]	@ (8003928 <SystemClock_Config+0xe4>)
 800388e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003892:	6013      	str	r3, [r2, #0]
 8003894:	4b24      	ldr	r3, [pc, #144]	@ (8003928 <SystemClock_Config+0xe4>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800389c:	603b      	str	r3, [r7, #0]
 800389e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80038a0:	2301      	movs	r3, #1
 80038a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80038a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038aa:	2302      	movs	r3, #2
 80038ac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80038ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80038b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80038b4:	2308      	movs	r3, #8
 80038b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 80038b8:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80038bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80038be:	2302      	movs	r3, #2
 80038c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80038c2:	2308      	movs	r3, #8
 80038c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80038c6:	2302      	movs	r3, #2
 80038c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038ca:	f107 031c 	add.w	r3, r7, #28
 80038ce:	4618      	mov	r0, r3
 80038d0:	f004 fdd4 	bl	800847c <HAL_RCC_OscConfig>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80038da:	f000 f89b 	bl	8003a14 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80038de:	f003 ff1d 	bl	800771c <HAL_PWREx_EnableOverDrive>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80038e8:	f000 f894 	bl	8003a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038ec:	230f      	movs	r3, #15
 80038ee:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038f0:	2302      	movs	r3, #2
 80038f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038f4:	2300      	movs	r3, #0
 80038f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80038f8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80038fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003902:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003904:	f107 0308 	add.w	r3, r7, #8
 8003908:	2105      	movs	r1, #5
 800390a:	4618      	mov	r0, r3
 800390c:	f003 ff56 	bl	80077bc <HAL_RCC_ClockConfig>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8003916:	f000 f87d 	bl	8003a14 <Error_Handler>
  }
}
 800391a:	bf00      	nop
 800391c:	3750      	adds	r7, #80	@ 0x50
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40023800 	.word	0x40023800
 8003928:	40007000 	.word	0x40007000

0800392c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b098      	sub	sp, #96	@ 0x60
 8003930:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003932:	1d3b      	adds	r3, r7, #4
 8003934:	225c      	movs	r2, #92	@ 0x5c
 8003936:	2100      	movs	r1, #0
 8003938:	4618      	mov	r0, r3
 800393a:	f00d fcd1 	bl	80112e0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800393e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003942:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8003944:	2304      	movs	r3, #4
 8003946:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8003948:	2360      	movs	r3, #96	@ 0x60
 800394a:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800394c:	2302      	movs	r3, #2
 800394e:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8003950:	2304      	movs	r3, #4
 8003952:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8003954:	2301      	movs	r3, #1
 8003956:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8003958:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800395c:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800395e:	2300      	movs	r3, #0
 8003960:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003962:	1d3b      	adds	r3, r7, #4
 8003964:	4618      	mov	r0, r3
 8003966:	f004 f82f 	bl	80079c8 <HAL_RCCEx_PeriphCLKConfig>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <PeriphCommonClock_Config+0x48>
  {
    Error_Handler();
 8003970:	f000 f850 	bl	8003a14 <Error_Handler>
  }
}
 8003974:	bf00      	nop
 8003976:	3760      	adds	r7, #96	@ 0x60
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	b2db      	uxtb	r3, r3
 8003988:	733b      	strb	r3, [r7, #12]
	tud_cdc_write(&*c, 1);
 800398a:	f107 030c 	add.w	r3, r7, #12
 800398e:	2101      	movs	r1, #1
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff ff03 	bl	800379c <tud_cdc_write>
	return ch;
 8003996:	687b      	ldr	r3, [r7, #4]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <_write>:

int _write(int file, char *ptr, int len) {
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
	int idx;
	for (idx = 0; idx < len; idx++) {
 80039ac:	2300      	movs	r3, #0
 80039ae:	617b      	str	r3, [r7, #20]
 80039b0:	e009      	b.n	80039c6 <_write+0x26>
		__io_putchar(*ptr++);
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	60ba      	str	r2, [r7, #8]
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7ff ffde 	bl	800397c <__io_putchar>
	for (idx = 0; idx < len; idx++) {
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	3301      	adds	r3, #1
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	dbf1      	blt.n	80039b2 <_write+0x12>
	}
	return len;
 80039ce:	687b      	ldr	r3, [r7, #4]
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3718      	adds	r7, #24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  //  HAL_GPIO_TogglePin(GPIOA, RED_LED_STATUS_Pin);
  if (htim->Instance == TIM8)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a09      	ldr	r2, [pc, #36]	@ (8003a0c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d10b      	bne.n	8003a02 <HAL_TIM_PeriodElapsedCallback+0x2a>
  {
	HAL_GPIO_TogglePin(GPIOA, YELLOW_LED_START_Pin);
 80039ea:	2104      	movs	r1, #4
 80039ec:	4808      	ldr	r0, [pc, #32]	@ (8003a10 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80039ee:	f000 ff04 	bl	80047fa <HAL_GPIO_TogglePin>

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void)
{
  tud_task_ext(UINT32_MAX, false);
 80039f2:	2100      	movs	r1, #0
 80039f4:	f04f 30ff 	mov.w	r0, #4294967295
 80039f8:	f009 fb3e 	bl	800d078 <tud_task_ext>
}
 80039fc:	bf00      	nop
	tud_task(); //send data over usb
	tud_cdc_write_flush();
 80039fe:	f7ff fedc 	bl	80037ba <tud_cdc_write_flush>
  }
}
 8003a02:	bf00      	nop
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	40010400 	.word	0x40010400
 8003a10:	40020000 	.word	0x40020000

08003a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a18:	b672      	cpsid	i
}
 8003a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a1c:	bf00      	nop
 8003a1e:	e7fd      	b.n	8003a1c <Error_Handler+0x8>

08003a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a26:	2300      	movs	r3, #0
 8003a28:	607b      	str	r3, [r7, #4]
 8003a2a:	4b10      	ldr	r3, [pc, #64]	@ (8003a6c <HAL_MspInit+0x4c>)
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2e:	4a0f      	ldr	r2, [pc, #60]	@ (8003a6c <HAL_MspInit+0x4c>)
 8003a30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a34:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a36:	4b0d      	ldr	r3, [pc, #52]	@ (8003a6c <HAL_MspInit+0x4c>)
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a3e:	607b      	str	r3, [r7, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	603b      	str	r3, [r7, #0]
 8003a46:	4b09      	ldr	r3, [pc, #36]	@ (8003a6c <HAL_MspInit+0x4c>)
 8003a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4a:	4a08      	ldr	r2, [pc, #32]	@ (8003a6c <HAL_MspInit+0x4c>)
 8003a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a52:	4b06      	ldr	r3, [pc, #24]	@ (8003a6c <HAL_MspInit+0x4c>)
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5a:	603b      	str	r3, [r7, #0]
 8003a5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	40023800 	.word	0x40023800

08003a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a74:	bf00      	nop
 8003a76:	e7fd      	b.n	8003a74 <NMI_Handler+0x4>

08003a78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a7c:	bf00      	nop
 8003a7e:	e7fd      	b.n	8003a7c <HardFault_Handler+0x4>

08003a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a84:	bf00      	nop
 8003a86:	e7fd      	b.n	8003a84 <MemManage_Handler+0x4>

08003a88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a8c:	bf00      	nop
 8003a8e:	e7fd      	b.n	8003a8c <BusFault_Handler+0x4>

08003a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a94:	bf00      	nop
 8003a96:	e7fd      	b.n	8003a94 <UsageFault_Handler+0x4>

08003a98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a9c:	bf00      	nop
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003aaa:	bf00      	nop
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ab8:	bf00      	nop
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ac6:	f000 fb65 	bl	8004194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003aca:	bf00      	nop
 8003acc:	bd80      	pop	{r7, pc}
	...

08003ad0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003ad4:	4802      	ldr	r0, [pc, #8]	@ (8003ae0 <I2C1_EV_IRQHandler+0x10>)
 8003ad6:	f001 fc0d 	bl	80052f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003ada:	bf00      	nop
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20004150 	.word	0x20004150

08003ae4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003ae8:	4802      	ldr	r0, [pc, #8]	@ (8003af4 <I2C2_EV_IRQHandler+0x10>)
 8003aea:	f001 fc03 	bl	80052f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003aee:	bf00      	nop
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	200041a4 	.word	0x200041a4

08003af8 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003afc:	4802      	ldr	r0, [pc, #8]	@ (8003b08 <I2C2_ER_IRQHandler+0x10>)
 8003afe:	f001 fd4c 	bl	800559a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003b02:	bf00      	nop
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	200041a4 	.word	0x200041a4

08003b0c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003b10:	4802      	ldr	r0, [pc, #8]	@ (8003b1c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003b12:	f005 f879 	bl	8008c08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003b16:	bf00      	nop
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	20004244 	.word	0x20004244

08003b20 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */
  tud_int_handler(BOARD_DEVICE_RHPORT_NUM);
 8003b24:	2001      	movs	r0, #1
 8003b26:	f00c fb3b 	bl	80101a0 <dcd_int_handler>
  return;
 8003b2a:	bf00      	nop
  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	af00      	add	r7, sp, #0
  return 1;
 8003b32:	2301      	movs	r3, #1
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <_kill>:

int _kill(int pid, int sig)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
 8003b46:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b48:	f00d fc1c 	bl	8011384 <__errno>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2216      	movs	r2, #22
 8003b50:	601a      	str	r2, [r3, #0]
  return -1;
 8003b52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <_exit>:

void _exit (int status)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b082      	sub	sp, #8
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b66:	f04f 31ff 	mov.w	r1, #4294967295
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7ff ffe7 	bl	8003b3e <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b70:	bf00      	nop
 8003b72:	e7fd      	b.n	8003b70 <_exit+0x12>

08003b74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
 8003b84:	e00a      	b.n	8003b9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b86:	f3af 8000 	nop.w
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	60ba      	str	r2, [r7, #8]
 8003b92:	b2ca      	uxtb	r2, r1
 8003b94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	dbf0      	blt.n	8003b86 <_read+0x12>
  }

  return len;
 8003ba4:	687b      	ldr	r3, [r7, #4]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3718      	adds	r7, #24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <_close>:
  }
  return len;
}

int _close(int file)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003bb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003bd6:	605a      	str	r2, [r3, #4]
  return 0;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <_isatty>:

int _isatty(int file)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003bee:	2301      	movs	r3, #1
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
	...

08003c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c20:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <_sbrk+0x5c>)
 8003c22:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <_sbrk+0x60>)
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c2c:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <_sbrk+0x64>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d102      	bne.n	8003c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c34:	4b11      	ldr	r3, [pc, #68]	@ (8003c7c <_sbrk+0x64>)
 8003c36:	4a12      	ldr	r2, [pc, #72]	@ (8003c80 <_sbrk+0x68>)
 8003c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c3a:	4b10      	ldr	r3, [pc, #64]	@ (8003c7c <_sbrk+0x64>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4413      	add	r3, r2
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d207      	bcs.n	8003c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c48:	f00d fb9c 	bl	8011384 <__errno>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	220c      	movs	r2, #12
 8003c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c52:	f04f 33ff 	mov.w	r3, #4294967295
 8003c56:	e009      	b.n	8003c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c58:	4b08      	ldr	r3, [pc, #32]	@ (8003c7c <_sbrk+0x64>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c5e:	4b07      	ldr	r3, [pc, #28]	@ (8003c7c <_sbrk+0x64>)
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4413      	add	r3, r2
 8003c66:	4a05      	ldr	r2, [pc, #20]	@ (8003c7c <_sbrk+0x64>)
 8003c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	20020000 	.word	0x20020000
 8003c78:	00000400 	.word	0x00000400
 8003c7c:	200041f8 	.word	0x200041f8
 8003c80:	200053d0 	.word	0x200053d0

08003c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c88:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <SystemInit+0x20>)
 8003c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c8e:	4a05      	ldr	r2, [pc, #20]	@ (8003ca4 <SystemInit+0x20>)
 8003c90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  uint32_t hclk_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8003cae:	f003 fe6b 	bl	8007988 <HAL_RCC_GetHCLKFreq>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4a27      	ldr	r2, [pc, #156]	@ (8003d54 <MX_TIM1_Init+0xac>)
 8003cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cba:	0c9b      	lsrs	r3, r3, #18
 8003cbc:	61fb      	str	r3, [r7, #28]
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cbe:	f107 030c 	add.w	r3, r7, #12
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	605a      	str	r2, [r3, #4]
 8003cc8:	609a      	str	r2, [r3, #8]
 8003cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ccc:	1d3b      	adds	r3, r7, #4
 8003cce:	2200      	movs	r2, #0
 8003cd0:	601a      	str	r2, [r3, #0]
 8003cd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003cd4:	4b20      	ldr	r3, [pc, #128]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003cd6:	4a21      	ldr	r2, [pc, #132]	@ (8003d5c <MX_TIM1_Init+0xb4>)
 8003cd8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = hclk_ticks-1;
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	4a1e      	ldr	r2, [pc, #120]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003ce0:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff;
 8003ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003cea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003cee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cf0:	4b19      	ldr	r3, [pc, #100]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003cf6:	4b18      	ldr	r3, [pc, #96]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003cfc:	4b16      	ldr	r3, [pc, #88]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003cfe:	2280      	movs	r2, #128	@ 0x80
 8003d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003d02:	4815      	ldr	r0, [pc, #84]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003d04:	f004 fe58 	bl	80089b8 <HAL_TIM_Base_Init>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8003d0e:	f7ff fe81 	bl	8003a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d16:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003d18:	f107 030c 	add.w	r3, r7, #12
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	480e      	ldr	r0, [pc, #56]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003d20:	f005 f87a 	bl	8008e18 <HAL_TIM_ConfigClockSource>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d001      	beq.n	8003d2e <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 8003d2a:	f7ff fe73 	bl	8003a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d32:	2300      	movs	r3, #0
 8003d34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003d36:	1d3b      	adds	r3, r7, #4
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4807      	ldr	r0, [pc, #28]	@ (8003d58 <MX_TIM1_Init+0xb0>)
 8003d3c:	f005 fa96 	bl	800926c <HAL_TIMEx_MasterConfigSynchronization>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8003d46:	f7ff fe65 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003d4a:	bf00      	nop
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	431bde83 	.word	0x431bde83
 8003d58:	200041fc 	.word	0x200041fc
 8003d5c:	40010000 	.word	0x40010000

08003d60 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d66:	f107 0308 	add.w	r3, r7, #8
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	605a      	str	r2, [r3, #4]
 8003d70:	609a      	str	r2, [r3, #8]
 8003d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d74:	463b      	mov	r3, r7
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */
  //d
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8003dfc <MX_TIM8_Init+0x9c>)
 8003d80:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 5;
 8003d82:	4b1d      	ldr	r3, [pc, #116]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003d84:	2205      	movs	r2, #5
 8003d86:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d88:	4b1b      	ldr	r3, [pc, #108]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 59999;
 8003d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003d90:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8003d94:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d96:	4b18      	ldr	r3, [pc, #96]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003d9c:	4b16      	ldr	r3, [pc, #88]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003da2:	4b15      	ldr	r3, [pc, #84]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003da8:	4813      	ldr	r0, [pc, #76]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003daa:	f004 fe05 	bl	80089b8 <HAL_TIM_Base_Init>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8003db4:	f7ff fe2e 	bl	8003a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003db8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003dbe:	f107 0308 	add.w	r3, r7, #8
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	480c      	ldr	r0, [pc, #48]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003dc6:	f005 f827 	bl	8008e18 <HAL_TIM_ConfigClockSource>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8003dd0:	f7ff fe20 	bl	8003a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003ddc:	463b      	mov	r3, r7
 8003dde:	4619      	mov	r1, r3
 8003de0:	4805      	ldr	r0, [pc, #20]	@ (8003df8 <MX_TIM8_Init+0x98>)
 8003de2:	f005 fa43 	bl	800926c <HAL_TIMEx_MasterConfigSynchronization>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d001      	beq.n	8003df0 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8003dec:	f7ff fe12 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003df0:	bf00      	nop
 8003df2:	3718      	adds	r7, #24
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	20004244 	.word	0x20004244
 8003dfc:	40010400 	.word	0x40010400

08003e00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a18      	ldr	r2, [pc, #96]	@ (8003e70 <HAL_TIM_Base_MspInit+0x70>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d10e      	bne.n	8003e30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	4b17      	ldr	r3, [pc, #92]	@ (8003e74 <HAL_TIM_Base_MspInit+0x74>)
 8003e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1a:	4a16      	ldr	r2, [pc, #88]	@ (8003e74 <HAL_TIM_Base_MspInit+0x74>)
 8003e1c:	f043 0301 	orr.w	r3, r3, #1
 8003e20:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e22:	4b14      	ldr	r3, [pc, #80]	@ (8003e74 <HAL_TIM_Base_MspInit+0x74>)
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	60fb      	str	r3, [r7, #12]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003e2e:	e01a      	b.n	8003e66 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM8)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a10      	ldr	r2, [pc, #64]	@ (8003e78 <HAL_TIM_Base_MspInit+0x78>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d115      	bne.n	8003e66 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60bb      	str	r3, [r7, #8]
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e74 <HAL_TIM_Base_MspInit+0x74>)
 8003e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e42:	4a0c      	ldr	r2, [pc, #48]	@ (8003e74 <HAL_TIM_Base_MspInit+0x74>)
 8003e44:	f043 0302 	orr.w	r3, r3, #2
 8003e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e74 <HAL_TIM_Base_MspInit+0x74>)
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	60bb      	str	r3, [r7, #8]
 8003e54:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003e56:	2200      	movs	r2, #0
 8003e58:	2100      	movs	r1, #0
 8003e5a:	202c      	movs	r0, #44	@ 0x2c
 8003e5c:	f000 fab9 	bl	80043d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003e60:	202c      	movs	r0, #44	@ 0x2c
 8003e62:	f000 fad2 	bl	800440a <HAL_NVIC_EnableIRQ>
}
 8003e66:	bf00      	nop
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40010000 	.word	0x40010000
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40010400 	.word	0x40010400

08003e7c <MX_USB_OTG_HS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_PCD_Init(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8003e80:	4b15      	ldr	r3, [pc, #84]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003e82:	4a16      	ldr	r2, [pc, #88]	@ (8003edc <MX_USB_OTG_HS_PCD_Init+0x60>)
 8003e84:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 8;
 8003e86:	4b14      	ldr	r3, [pc, #80]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003e88:	2208      	movs	r2, #8
 8003e8a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8003e8c:	4b12      	ldr	r3, [pc, #72]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003e8e:	2202      	movs	r2, #2
 8003e90:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8003e92:	4b11      	ldr	r3, [pc, #68]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8003e98:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8003e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8003ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8003eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8003eb0:	4b09      	ldr	r3, [pc, #36]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8003eb6:	4b08      	ldr	r3, [pc, #32]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8003ebc:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8003ec2:	4805      	ldr	r0, [pc, #20]	@ (8003ed8 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003ec4:	f003 fae2 	bl	800748c <HAL_PCD_Init>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 8003ece:	f7ff fda1 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8003ed2:	bf00      	nop
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	2000428c 	.word	0x2000428c
 8003edc:	40040000 	.word	0x40040000

08003ee0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08a      	sub	sp, #40	@ 0x28
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee8:	f107 0314 	add.w	r3, r7, #20
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	605a      	str	r2, [r3, #4]
 8003ef2:	609a      	str	r2, [r3, #8]
 8003ef4:	60da      	str	r2, [r3, #12]
 8003ef6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a1d      	ldr	r2, [pc, #116]	@ (8003f74 <HAL_PCD_MspInit+0x94>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d134      	bne.n	8003f6c <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	613b      	str	r3, [r7, #16]
 8003f06:	4b1c      	ldr	r3, [pc, #112]	@ (8003f78 <HAL_PCD_MspInit+0x98>)
 8003f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003f78 <HAL_PCD_MspInit+0x98>)
 8003f0c:	f043 0302 	orr.w	r3, r3, #2
 8003f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f12:	4b19      	ldr	r3, [pc, #100]	@ (8003f78 <HAL_PCD_MspInit+0x98>)
 8003f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	613b      	str	r3, [r7, #16]
 8003f1c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003f1e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003f22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f24:	2302      	movs	r3, #2
 8003f26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8003f30:	230c      	movs	r3, #12
 8003f32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f34:	f107 0314 	add.w	r3, r7, #20
 8003f38:	4619      	mov	r1, r3
 8003f3a:	4810      	ldr	r0, [pc, #64]	@ (8003f7c <HAL_PCD_MspInit+0x9c>)
 8003f3c:	f000 fab0 	bl	80044a0 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8003f40:	2300      	movs	r3, #0
 8003f42:	60fb      	str	r3, [r7, #12]
 8003f44:	4b0c      	ldr	r3, [pc, #48]	@ (8003f78 <HAL_PCD_MspInit+0x98>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	4a0b      	ldr	r2, [pc, #44]	@ (8003f78 <HAL_PCD_MspInit+0x98>)
 8003f4a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003f4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f50:	4b09      	ldr	r3, [pc, #36]	@ (8003f78 <HAL_PCD_MspInit+0x98>)
 8003f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f58:	60fb      	str	r3, [r7, #12]
 8003f5a:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	2100      	movs	r1, #0
 8003f60:	204d      	movs	r0, #77	@ 0x4d
 8003f62:	f000 fa36 	bl	80043d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8003f66:	204d      	movs	r0, #77	@ 0x4d
 8003f68:	f000 fa4f 	bl	800440a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8003f6c:	bf00      	nop
 8003f6e:	3728      	adds	r7, #40	@ 0x28
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40040000 	.word	0x40040000
 8003f78:	40023800 	.word	0x40023800
 8003f7c:	40020400 	.word	0x40020400

08003f80 <tud_descriptor_device_cb>:

		.bNumConfigurations = 0x01 };

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const* tud_descriptor_device_cb(void) {
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
	return (uint8_t const*) &desc_device;
 8003f84:	4b02      	ldr	r3, [pc, #8]	@ (8003f90 <tud_descriptor_device_cb+0x10>)
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	08035674 	.word	0x08035674

08003f94 <tud_descriptor_configuration_cb>:
};

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const* tud_descriptor_configuration_cb(uint8_t index) {
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	71fb      	strb	r3, [r7, #7]
	(void) index;  // for multiple configurations
	return desc_fs_configuration;
 8003f9e:	4b03      	ldr	r3, [pc, #12]	@ (8003fac <tud_descriptor_configuration_cb+0x18>)
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	08035688 	.word	0x08035688

08003fb0 <tud_descriptor_string_cb>:
static uint16_t _desc_str[32];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long
// enough for transfer to complete
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	460a      	mov	r2, r1
 8003fba:	71fb      	strb	r3, [r7, #7]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	80bb      	strh	r3, [r7, #4]
	(void) langid;

	uint8_t chr_count;

	if (index == 0) {
 8003fc0:	79fb      	ldrb	r3, [r7, #7]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d108      	bne.n	8003fd8 <tud_descriptor_string_cb+0x28>
		memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8003fc6:	4b21      	ldr	r3, [pc, #132]	@ (800404c <tud_descriptor_string_cb+0x9c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	881b      	ldrh	r3, [r3, #0]
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	4b20      	ldr	r3, [pc, #128]	@ (8004050 <tud_descriptor_string_cb+0xa0>)
 8003fd0:	805a      	strh	r2, [r3, #2]
		chr_count = 1;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	73fb      	strb	r3, [r7, #15]
 8003fd6:	e027      	b.n	8004028 <tud_descriptor_string_cb+0x78>
	} else {
		// Note: the 0xEE index string is a Microsoft OS 1.0 Descriptors.
		// https://docs.microsoft.com/en-us/windows-hardware/drivers/usbcon/microsoft-defined-usb-descriptors

		if (!(index < sizeof(string_desc_arr) / sizeof(string_desc_arr[0])))
 8003fd8:	79fb      	ldrb	r3, [r7, #7]
 8003fda:	2b05      	cmp	r3, #5
 8003fdc:	d901      	bls.n	8003fe2 <tud_descriptor_string_cb+0x32>
			return NULL;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	e02f      	b.n	8004042 <tud_descriptor_string_cb+0x92>

		const char *str = string_desc_arr[index];
 8003fe2:	79fb      	ldrb	r3, [r7, #7]
 8003fe4:	4a19      	ldr	r2, [pc, #100]	@ (800404c <tud_descriptor_string_cb+0x9c>)
 8003fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fea:	60bb      	str	r3, [r7, #8]

		// Cap at max char
		chr_count = (uint8_t) strlen(str);
 8003fec:	68b8      	ldr	r0, [r7, #8]
 8003fee:	f7fc f95f 	bl	80002b0 <strlen>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	73fb      	strb	r3, [r7, #15]
		if (chr_count > 31)
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	2b1f      	cmp	r3, #31
 8003ffa:	d901      	bls.n	8004000 <tud_descriptor_string_cb+0x50>
			chr_count = 31;
 8003ffc:	231f      	movs	r3, #31
 8003ffe:	73fb      	strb	r3, [r7, #15]

		// Convert ASCII string into UTF-16
		for (uint8_t i = 0; i < chr_count; i++) {
 8004000:	2300      	movs	r3, #0
 8004002:	73bb      	strb	r3, [r7, #14]
 8004004:	e00c      	b.n	8004020 <tud_descriptor_string_cb+0x70>
			_desc_str[1 + i] = str[i];
 8004006:	7bbb      	ldrb	r3, [r7, #14]
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	4413      	add	r3, r2
 800400c:	781a      	ldrb	r2, [r3, #0]
 800400e:	7bbb      	ldrb	r3, [r7, #14]
 8004010:	3301      	adds	r3, #1
 8004012:	4611      	mov	r1, r2
 8004014:	4a0e      	ldr	r2, [pc, #56]	@ (8004050 <tud_descriptor_string_cb+0xa0>)
 8004016:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint8_t i = 0; i < chr_count; i++) {
 800401a:	7bbb      	ldrb	r3, [r7, #14]
 800401c:	3301      	adds	r3, #1
 800401e:	73bb      	strb	r3, [r7, #14]
 8004020:	7bba      	ldrb	r2, [r7, #14]
 8004022:	7bfb      	ldrb	r3, [r7, #15]
 8004024:	429a      	cmp	r2, r3
 8004026:	d3ee      	bcc.n	8004006 <tud_descriptor_string_cb+0x56>
		}
	}

	// first byte is length (including header), second byte is string type
	_desc_str[0] = (TUSB_DESC_STRING << 8) | (2 * chr_count + 2);
 8004028:	7bfb      	ldrb	r3, [r7, #15]
 800402a:	3301      	adds	r3, #1
 800402c:	b29b      	uxth	r3, r3
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	b29b      	uxth	r3, r3
 8004032:	b21b      	sxth	r3, r3
 8004034:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004038:	b21b      	sxth	r3, r3
 800403a:	b29a      	uxth	r2, r3
 800403c:	4b04      	ldr	r3, [pc, #16]	@ (8004050 <tud_descriptor_string_cb+0xa0>)
 800403e:	801a      	strh	r2, [r3, #0]

	return _desc_str;
 8004040:	4b03      	ldr	r3, [pc, #12]	@ (8004050 <tud_descriptor_string_cb+0xa0>)
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20000194 	.word	0x20000194
 8004050:	20004798 	.word	0x20004798

08004054 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004058:	f3bf 8f4f 	dsb	sy
}
 800405c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800405e:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <__NVIC_SystemReset+0x24>)
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004066:	4904      	ldr	r1, [pc, #16]	@ (8004078 <__NVIC_SystemReset+0x24>)
 8004068:	4b04      	ldr	r3, [pc, #16]	@ (800407c <__NVIC_SystemReset+0x28>)
 800406a:	4313      	orrs	r3, r2
 800406c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800406e:	f3bf 8f4f 	dsb	sy
}
 8004072:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004074:	bf00      	nop
 8004076:	e7fd      	b.n	8004074 <__NVIC_SystemReset+0x20>
 8004078:	e000ed00 	.word	0xe000ed00
 800407c:	05fa0004 	.word	0x05fa0004

08004080 <tud_dfu_runtime_reboot_to_dfu_cb>:
 *
 *      Author: Mike Lambeta
 */
#include "main.h"

void tud_dfu_runtime_reboot_to_dfu_cb(void) {
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
	uint32_t boot_key = 0x157F32D4;
 8004086:	4b04      	ldr	r3, [pc, #16]	@ (8004098 <tud_dfu_runtime_reboot_to_dfu_cb+0x18>)
 8004088:	607b      	str	r3, [r7, #4]
	uint32_t volatile *const sram_map = (uint32_t volatile*) 0x2001fffc;
 800408a:	4b04      	ldr	r3, [pc, #16]	@ (800409c <tud_dfu_runtime_reboot_to_dfu_cb+0x1c>)
 800408c:	603b      	str	r3, [r7, #0]
	*sram_map = boot_key;
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	601a      	str	r2, [r3, #0]
	NVIC_SystemReset();
 8004094:	f7ff ffde 	bl	8004054 <__NVIC_SystemReset>
 8004098:	157f32d4 	.word	0x157f32d4
 800409c:	2001fffc 	.word	0x2001fffc

080040a0 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack      /* set stack pointer */
 80040a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80040d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80040a4:	480d      	ldr	r0, [pc, #52]	@ (80040dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80040a6:	490e      	ldr	r1, [pc, #56]	@ (80040e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80040a8:	4a0e      	ldr	r2, [pc, #56]	@ (80040e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80040aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040ac:	e002      	b.n	80040b4 <LoopCopyDataInit>

080040ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040b2:	3304      	adds	r3, #4

080040b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040b8:	d3f9      	bcc.n	80040ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040ba:	4a0b      	ldr	r2, [pc, #44]	@ (80040e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80040bc:	4c0b      	ldr	r4, [pc, #44]	@ (80040ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80040be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040c0:	e001      	b.n	80040c6 <LoopFillZerobss>

080040c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040c4:	3204      	adds	r2, #4

080040c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040c8:	d3fb      	bcc.n	80040c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80040ca:	f7ff fddb 	bl	8003c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040ce:	f00d f95f 	bl	8011390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040d2:	f7ff fb7b 	bl	80037cc <main>
  bx  lr    
 80040d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80040dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040e0:	2000038c 	.word	0x2000038c
  ldr r2, =_sidata
 80040e4:	08035c10 	.word	0x08035c10
  ldr r2, =_sbss
 80040e8:	20000390 	.word	0x20000390
  ldr r4, =_ebss
 80040ec:	200053cc 	.word	0x200053cc

080040f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004130 <HAL_Init+0x40>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a0d      	ldr	r2, [pc, #52]	@ (8004130 <HAL_Init+0x40>)
 80040fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004100:	4b0b      	ldr	r3, [pc, #44]	@ (8004130 <HAL_Init+0x40>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a0a      	ldr	r2, [pc, #40]	@ (8004130 <HAL_Init+0x40>)
 8004106:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800410a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800410c:	4b08      	ldr	r3, [pc, #32]	@ (8004130 <HAL_Init+0x40>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a07      	ldr	r2, [pc, #28]	@ (8004130 <HAL_Init+0x40>)
 8004112:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004116:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004118:	2003      	movs	r0, #3
 800411a:	f000 f94f 	bl	80043bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800411e:	200f      	movs	r0, #15
 8004120:	f000 f808 	bl	8004134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004124:	f7ff fc7c 	bl	8003a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40023c00 	.word	0x40023c00

08004134 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800413c:	4b12      	ldr	r3, [pc, #72]	@ (8004188 <HAL_InitTick+0x54>)
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	4b12      	ldr	r3, [pc, #72]	@ (800418c <HAL_InitTick+0x58>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	4619      	mov	r1, r3
 8004146:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800414a:	fbb3 f3f1 	udiv	r3, r3, r1
 800414e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004152:	4618      	mov	r0, r3
 8004154:	f000 f967 	bl	8004426 <HAL_SYSTICK_Config>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e00e      	b.n	8004180 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b0f      	cmp	r3, #15
 8004166:	d80a      	bhi.n	800417e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004168:	2200      	movs	r2, #0
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	f04f 30ff 	mov.w	r0, #4294967295
 8004170:	f000 f92f 	bl	80043d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004174:	4a06      	ldr	r2, [pc, #24]	@ (8004190 <HAL_InitTick+0x5c>)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	e000      	b.n	8004180 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
}
 8004180:	4618      	mov	r0, r3
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	20000190 	.word	0x20000190
 800418c:	200001b0 	.word	0x200001b0
 8004190:	200001ac 	.word	0x200001ac

08004194 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004198:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_IncTick+0x20>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <HAL_IncTick+0x24>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4413      	add	r3, r2
 80041a4:	4a04      	ldr	r2, [pc, #16]	@ (80041b8 <HAL_IncTick+0x24>)
 80041a6:	6013      	str	r3, [r2, #0]
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	200001b0 	.word	0x200001b0
 80041b8:	200047d8 	.word	0x200047d8

080041bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
  return uwTick;
 80041c0:	4b03      	ldr	r3, [pc, #12]	@ (80041d0 <HAL_GetTick+0x14>)
 80041c2:	681b      	ldr	r3, [r3, #0]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	200047d8 	.word	0x200047d8

080041d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041dc:	f7ff ffee 	bl	80041bc <HAL_GetTick>
 80041e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ec:	d005      	beq.n	80041fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <HAL_Delay+0x44>)
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4413      	add	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041fa:	bf00      	nop
 80041fc:	f7ff ffde 	bl	80041bc <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	429a      	cmp	r2, r3
 800420a:	d8f7      	bhi.n	80041fc <HAL_Delay+0x28>
  {
  }
}
 800420c:	bf00      	nop
 800420e:	bf00      	nop
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	200001b0 	.word	0x200001b0

0800421c <__NVIC_SetPriorityGrouping>:
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f003 0307 	and.w	r3, r3, #7
 800422a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800422c:	4b0c      	ldr	r3, [pc, #48]	@ (8004260 <__NVIC_SetPriorityGrouping+0x44>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004238:	4013      	ands	r3, r2
 800423a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004244:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800424c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800424e:	4a04      	ldr	r2, [pc, #16]	@ (8004260 <__NVIC_SetPriorityGrouping+0x44>)
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	60d3      	str	r3, [r2, #12]
}
 8004254:	bf00      	nop
 8004256:	3714      	adds	r7, #20
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	e000ed00 	.word	0xe000ed00

08004264 <__NVIC_GetPriorityGrouping>:
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004268:	4b04      	ldr	r3, [pc, #16]	@ (800427c <__NVIC_GetPriorityGrouping+0x18>)
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	0a1b      	lsrs	r3, r3, #8
 800426e:	f003 0307 	and.w	r3, r3, #7
}
 8004272:	4618      	mov	r0, r3
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	e000ed00 	.word	0xe000ed00

08004280 <__NVIC_EnableIRQ>:
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	4603      	mov	r3, r0
 8004288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800428a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428e:	2b00      	cmp	r3, #0
 8004290:	db0b      	blt.n	80042aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	f003 021f 	and.w	r2, r3, #31
 8004298:	4907      	ldr	r1, [pc, #28]	@ (80042b8 <__NVIC_EnableIRQ+0x38>)
 800429a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	2001      	movs	r0, #1
 80042a2:	fa00 f202 	lsl.w	r2, r0, r2
 80042a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	e000e100 	.word	0xe000e100

080042bc <__NVIC_SetPriority>:
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4603      	mov	r3, r0
 80042c4:	6039      	str	r1, [r7, #0]
 80042c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	db0a      	blt.n	80042e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	490c      	ldr	r1, [pc, #48]	@ (8004308 <__NVIC_SetPriority+0x4c>)
 80042d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042da:	0112      	lsls	r2, r2, #4
 80042dc:	b2d2      	uxtb	r2, r2
 80042de:	440b      	add	r3, r1
 80042e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80042e4:	e00a      	b.n	80042fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	4908      	ldr	r1, [pc, #32]	@ (800430c <__NVIC_SetPriority+0x50>)
 80042ec:	79fb      	ldrb	r3, [r7, #7]
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	3b04      	subs	r3, #4
 80042f4:	0112      	lsls	r2, r2, #4
 80042f6:	b2d2      	uxtb	r2, r2
 80042f8:	440b      	add	r3, r1
 80042fa:	761a      	strb	r2, [r3, #24]
}
 80042fc:	bf00      	nop
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr
 8004308:	e000e100 	.word	0xe000e100
 800430c:	e000ed00 	.word	0xe000ed00

08004310 <NVIC_EncodePriority>:
{
 8004310:	b480      	push	{r7}
 8004312:	b089      	sub	sp, #36	@ 0x24
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f003 0307 	and.w	r3, r3, #7
 8004322:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	f1c3 0307 	rsb	r3, r3, #7
 800432a:	2b04      	cmp	r3, #4
 800432c:	bf28      	it	cs
 800432e:	2304      	movcs	r3, #4
 8004330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	3304      	adds	r3, #4
 8004336:	2b06      	cmp	r3, #6
 8004338:	d902      	bls.n	8004340 <NVIC_EncodePriority+0x30>
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	3b03      	subs	r3, #3
 800433e:	e000      	b.n	8004342 <NVIC_EncodePriority+0x32>
 8004340:	2300      	movs	r3, #0
 8004342:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004344:	f04f 32ff 	mov.w	r2, #4294967295
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	43da      	mvns	r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	401a      	ands	r2, r3
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004358:	f04f 31ff 	mov.w	r1, #4294967295
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	fa01 f303 	lsl.w	r3, r1, r3
 8004362:	43d9      	mvns	r1, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004368:	4313      	orrs	r3, r2
}
 800436a:	4618      	mov	r0, r3
 800436c:	3724      	adds	r7, #36	@ 0x24
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
	...

08004378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	3b01      	subs	r3, #1
 8004384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004388:	d301      	bcc.n	800438e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800438a:	2301      	movs	r3, #1
 800438c:	e00f      	b.n	80043ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800438e:	4a0a      	ldr	r2, [pc, #40]	@ (80043b8 <SysTick_Config+0x40>)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3b01      	subs	r3, #1
 8004394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004396:	210f      	movs	r1, #15
 8004398:	f04f 30ff 	mov.w	r0, #4294967295
 800439c:	f7ff ff8e 	bl	80042bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043a0:	4b05      	ldr	r3, [pc, #20]	@ (80043b8 <SysTick_Config+0x40>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043a6:	4b04      	ldr	r3, [pc, #16]	@ (80043b8 <SysTick_Config+0x40>)
 80043a8:	2207      	movs	r2, #7
 80043aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	e000e010 	.word	0xe000e010

080043bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f7ff ff29 	bl	800421c <__NVIC_SetPriorityGrouping>
}
 80043ca:	bf00      	nop
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b086      	sub	sp, #24
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	4603      	mov	r3, r0
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	607a      	str	r2, [r7, #4]
 80043de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043e0:	2300      	movs	r3, #0
 80043e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043e4:	f7ff ff3e 	bl	8004264 <__NVIC_GetPriorityGrouping>
 80043e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	6978      	ldr	r0, [r7, #20]
 80043f0:	f7ff ff8e 	bl	8004310 <NVIC_EncodePriority>
 80043f4:	4602      	mov	r2, r0
 80043f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043fa:	4611      	mov	r1, r2
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff ff5d 	bl	80042bc <__NVIC_SetPriority>
}
 8004402:	bf00      	nop
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b082      	sub	sp, #8
 800440e:	af00      	add	r7, sp, #0
 8004410:	4603      	mov	r3, r0
 8004412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004418:	4618      	mov	r0, r3
 800441a:	f7ff ff31 	bl	8004280 <__NVIC_EnableIRQ>
}
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b082      	sub	sp, #8
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff ffa2 	bl	8004378 <SysTick_Config>
 8004434:	4603      	mov	r3, r0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d004      	beq.n	800445c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2280      	movs	r2, #128	@ 0x80
 8004456:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e00c      	b.n	8004476 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2205      	movs	r2, #5
 8004460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0201 	bic.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004490:	b2db      	uxtb	r3, r3
}
 8004492:	4618      	mov	r0, r3
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
	...

080044a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b089      	sub	sp, #36	@ 0x24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044aa:	2300      	movs	r3, #0
 80044ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044ae:	2300      	movs	r3, #0
 80044b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044b6:	2300      	movs	r3, #0
 80044b8:	61fb      	str	r3, [r7, #28]
 80044ba:	e165      	b.n	8004788 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044bc:	2201      	movs	r2, #1
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	4013      	ands	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	f040 8154 	bne.w	8004782 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d005      	beq.n	80044f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d130      	bne.n	8004554 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	2203      	movs	r2, #3
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43db      	mvns	r3, r3
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	4013      	ands	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68da      	ldr	r2, [r3, #12]
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4313      	orrs	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004528:	2201      	movs	r2, #1
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43db      	mvns	r3, r3
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4013      	ands	r3, r2
 8004536:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	091b      	lsrs	r3, r3, #4
 800453e:	f003 0201 	and.w	r2, r3, #1
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4313      	orrs	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 0303 	and.w	r3, r3, #3
 800455c:	2b03      	cmp	r3, #3
 800455e:	d017      	beq.n	8004590 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	005b      	lsls	r3, r3, #1
 800456a:	2203      	movs	r2, #3
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	43db      	mvns	r3, r3
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	4013      	ands	r3, r2
 8004576:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	4313      	orrs	r3, r2
 8004588:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f003 0303 	and.w	r3, r3, #3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d123      	bne.n	80045e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	08da      	lsrs	r2, r3, #3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3208      	adds	r2, #8
 80045a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	220f      	movs	r2, #15
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	43db      	mvns	r3, r3
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4013      	ands	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	691a      	ldr	r2, [r3, #16]
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	08da      	lsrs	r2, r3, #3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3208      	adds	r2, #8
 80045de:	69b9      	ldr	r1, [r7, #24]
 80045e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	2203      	movs	r2, #3
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	4013      	ands	r3, r2
 80045fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f003 0203 	and.w	r2, r3, #3
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	005b      	lsls	r3, r3, #1
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	4313      	orrs	r3, r2
 8004610:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004620:	2b00      	cmp	r3, #0
 8004622:	f000 80ae 	beq.w	8004782 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004626:	2300      	movs	r3, #0
 8004628:	60fb      	str	r3, [r7, #12]
 800462a:	4b5d      	ldr	r3, [pc, #372]	@ (80047a0 <HAL_GPIO_Init+0x300>)
 800462c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462e:	4a5c      	ldr	r2, [pc, #368]	@ (80047a0 <HAL_GPIO_Init+0x300>)
 8004630:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004634:	6453      	str	r3, [r2, #68]	@ 0x44
 8004636:	4b5a      	ldr	r3, [pc, #360]	@ (80047a0 <HAL_GPIO_Init+0x300>)
 8004638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004642:	4a58      	ldr	r2, [pc, #352]	@ (80047a4 <HAL_GPIO_Init+0x304>)
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	089b      	lsrs	r3, r3, #2
 8004648:	3302      	adds	r3, #2
 800464a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800464e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	220f      	movs	r2, #15
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	43db      	mvns	r3, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4013      	ands	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a4f      	ldr	r2, [pc, #316]	@ (80047a8 <HAL_GPIO_Init+0x308>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d025      	beq.n	80046ba <HAL_GPIO_Init+0x21a>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a4e      	ldr	r2, [pc, #312]	@ (80047ac <HAL_GPIO_Init+0x30c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d01f      	beq.n	80046b6 <HAL_GPIO_Init+0x216>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a4d      	ldr	r2, [pc, #308]	@ (80047b0 <HAL_GPIO_Init+0x310>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d019      	beq.n	80046b2 <HAL_GPIO_Init+0x212>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a4c      	ldr	r2, [pc, #304]	@ (80047b4 <HAL_GPIO_Init+0x314>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d013      	beq.n	80046ae <HAL_GPIO_Init+0x20e>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a4b      	ldr	r2, [pc, #300]	@ (80047b8 <HAL_GPIO_Init+0x318>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d00d      	beq.n	80046aa <HAL_GPIO_Init+0x20a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a4a      	ldr	r2, [pc, #296]	@ (80047bc <HAL_GPIO_Init+0x31c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d007      	beq.n	80046a6 <HAL_GPIO_Init+0x206>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a49      	ldr	r2, [pc, #292]	@ (80047c0 <HAL_GPIO_Init+0x320>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d101      	bne.n	80046a2 <HAL_GPIO_Init+0x202>
 800469e:	2306      	movs	r3, #6
 80046a0:	e00c      	b.n	80046bc <HAL_GPIO_Init+0x21c>
 80046a2:	2307      	movs	r3, #7
 80046a4:	e00a      	b.n	80046bc <HAL_GPIO_Init+0x21c>
 80046a6:	2305      	movs	r3, #5
 80046a8:	e008      	b.n	80046bc <HAL_GPIO_Init+0x21c>
 80046aa:	2304      	movs	r3, #4
 80046ac:	e006      	b.n	80046bc <HAL_GPIO_Init+0x21c>
 80046ae:	2303      	movs	r3, #3
 80046b0:	e004      	b.n	80046bc <HAL_GPIO_Init+0x21c>
 80046b2:	2302      	movs	r3, #2
 80046b4:	e002      	b.n	80046bc <HAL_GPIO_Init+0x21c>
 80046b6:	2301      	movs	r3, #1
 80046b8:	e000      	b.n	80046bc <HAL_GPIO_Init+0x21c>
 80046ba:	2300      	movs	r3, #0
 80046bc:	69fa      	ldr	r2, [r7, #28]
 80046be:	f002 0203 	and.w	r2, r2, #3
 80046c2:	0092      	lsls	r2, r2, #2
 80046c4:	4093      	lsls	r3, r2
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046cc:	4935      	ldr	r1, [pc, #212]	@ (80047a4 <HAL_GPIO_Init+0x304>)
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	089b      	lsrs	r3, r3, #2
 80046d2:	3302      	adds	r3, #2
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046da:	4b3a      	ldr	r3, [pc, #232]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	43db      	mvns	r3, r3
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	4013      	ands	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80046f6:	69ba      	ldr	r2, [r7, #24]
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046fe:	4a31      	ldr	r2, [pc, #196]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004704:	4b2f      	ldr	r3, [pc, #188]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	43db      	mvns	r3, r3
 800470e:	69ba      	ldr	r2, [r7, #24]
 8004710:	4013      	ands	r3, r2
 8004712:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004720:	69ba      	ldr	r2, [r7, #24]
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	4313      	orrs	r3, r2
 8004726:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004728:	4a26      	ldr	r2, [pc, #152]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800472e:	4b25      	ldr	r3, [pc, #148]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	43db      	mvns	r3, r3
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	4013      	ands	r3, r2
 800473c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	4313      	orrs	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004752:	4a1c      	ldr	r2, [pc, #112]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004758:	4b1a      	ldr	r3, [pc, #104]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	43db      	mvns	r3, r3
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	4013      	ands	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004774:	69ba      	ldr	r2, [r7, #24]
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	4313      	orrs	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800477c:	4a11      	ldr	r2, [pc, #68]	@ (80047c4 <HAL_GPIO_Init+0x324>)
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	3301      	adds	r3, #1
 8004786:	61fb      	str	r3, [r7, #28]
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	2b0f      	cmp	r3, #15
 800478c:	f67f ae96 	bls.w	80044bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	3724      	adds	r7, #36	@ 0x24
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40023800 	.word	0x40023800
 80047a4:	40013800 	.word	0x40013800
 80047a8:	40020000 	.word	0x40020000
 80047ac:	40020400 	.word	0x40020400
 80047b0:	40020800 	.word	0x40020800
 80047b4:	40020c00 	.word	0x40020c00
 80047b8:	40021000 	.word	0x40021000
 80047bc:	40021400 	.word	0x40021400
 80047c0:	40021800 	.word	0x40021800
 80047c4:	40013c00 	.word	0x40013c00

080047c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	460b      	mov	r3, r1
 80047d2:	807b      	strh	r3, [r7, #2]
 80047d4:	4613      	mov	r3, r2
 80047d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047d8:	787b      	ldrb	r3, [r7, #1]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047de:	887a      	ldrh	r2, [r7, #2]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80047e4:	e003      	b.n	80047ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80047e6:	887b      	ldrh	r3, [r7, #2]
 80047e8:	041a      	lsls	r2, r3, #16
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	619a      	str	r2, [r3, #24]
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b085      	sub	sp, #20
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
 8004802:	460b      	mov	r3, r1
 8004804:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800480c:	887a      	ldrh	r2, [r7, #2]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	4013      	ands	r3, r2
 8004812:	041a      	lsls	r2, r3, #16
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	43d9      	mvns	r1, r3
 8004818:	887b      	ldrh	r3, [r7, #2]
 800481a:	400b      	ands	r3, r1
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	619a      	str	r2, [r3, #24]
}
 8004822:	bf00      	nop
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
	...

08004830 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e12b      	b.n	8004a9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d106      	bne.n	800485c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f7fe feea 	bl	8003630 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2224      	movs	r2, #36	@ 0x24
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0201 	bic.w	r2, r2, #1
 8004872:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004882:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004892:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004894:	f003 f884 	bl	80079a0 <HAL_RCC_GetPCLK1Freq>
 8004898:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	4a81      	ldr	r2, [pc, #516]	@ (8004aa4 <HAL_I2C_Init+0x274>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d807      	bhi.n	80048b4 <HAL_I2C_Init+0x84>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4a80      	ldr	r2, [pc, #512]	@ (8004aa8 <HAL_I2C_Init+0x278>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	bf94      	ite	ls
 80048ac:	2301      	movls	r3, #1
 80048ae:	2300      	movhi	r3, #0
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	e006      	b.n	80048c2 <HAL_I2C_Init+0x92>
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	4a7d      	ldr	r2, [pc, #500]	@ (8004aac <HAL_I2C_Init+0x27c>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	bf94      	ite	ls
 80048bc:	2301      	movls	r3, #1
 80048be:	2300      	movhi	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e0e7      	b.n	8004a9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4a78      	ldr	r2, [pc, #480]	@ (8004ab0 <HAL_I2C_Init+0x280>)
 80048ce:	fba2 2303 	umull	r2, r3, r2, r3
 80048d2:	0c9b      	lsrs	r3, r3, #18
 80048d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	4a6a      	ldr	r2, [pc, #424]	@ (8004aa4 <HAL_I2C_Init+0x274>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d802      	bhi.n	8004904 <HAL_I2C_Init+0xd4>
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	3301      	adds	r3, #1
 8004902:	e009      	b.n	8004918 <HAL_I2C_Init+0xe8>
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800490a:	fb02 f303 	mul.w	r3, r2, r3
 800490e:	4a69      	ldr	r2, [pc, #420]	@ (8004ab4 <HAL_I2C_Init+0x284>)
 8004910:	fba2 2303 	umull	r2, r3, r2, r3
 8004914:	099b      	lsrs	r3, r3, #6
 8004916:	3301      	adds	r3, #1
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	6812      	ldr	r2, [r2, #0]
 800491c:	430b      	orrs	r3, r1
 800491e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	69db      	ldr	r3, [r3, #28]
 8004926:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800492a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	495c      	ldr	r1, [pc, #368]	@ (8004aa4 <HAL_I2C_Init+0x274>)
 8004934:	428b      	cmp	r3, r1
 8004936:	d819      	bhi.n	800496c <HAL_I2C_Init+0x13c>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	1e59      	subs	r1, r3, #1
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	fbb1 f3f3 	udiv	r3, r1, r3
 8004946:	1c59      	adds	r1, r3, #1
 8004948:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800494c:	400b      	ands	r3, r1
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <HAL_I2C_Init+0x138>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1e59      	subs	r1, r3, #1
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	005b      	lsls	r3, r3, #1
 800495c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004960:	3301      	adds	r3, #1
 8004962:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004966:	e051      	b.n	8004a0c <HAL_I2C_Init+0x1dc>
 8004968:	2304      	movs	r3, #4
 800496a:	e04f      	b.n	8004a0c <HAL_I2C_Init+0x1dc>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d111      	bne.n	8004998 <HAL_I2C_Init+0x168>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	1e58      	subs	r0, r3, #1
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6859      	ldr	r1, [r3, #4]
 800497c:	460b      	mov	r3, r1
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	440b      	add	r3, r1
 8004982:	fbb0 f3f3 	udiv	r3, r0, r3
 8004986:	3301      	adds	r3, #1
 8004988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800498c:	2b00      	cmp	r3, #0
 800498e:	bf0c      	ite	eq
 8004990:	2301      	moveq	r3, #1
 8004992:	2300      	movne	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	e012      	b.n	80049be <HAL_I2C_Init+0x18e>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	1e58      	subs	r0, r3, #1
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6859      	ldr	r1, [r3, #4]
 80049a0:	460b      	mov	r3, r1
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	440b      	add	r3, r1
 80049a6:	0099      	lsls	r1, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80049ae:	3301      	adds	r3, #1
 80049b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	bf0c      	ite	eq
 80049b8:	2301      	moveq	r3, #1
 80049ba:	2300      	movne	r3, #0
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <HAL_I2C_Init+0x196>
 80049c2:	2301      	movs	r3, #1
 80049c4:	e022      	b.n	8004a0c <HAL_I2C_Init+0x1dc>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10e      	bne.n	80049ec <HAL_I2C_Init+0x1bc>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	1e58      	subs	r0, r3, #1
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6859      	ldr	r1, [r3, #4]
 80049d6:	460b      	mov	r3, r1
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	440b      	add	r3, r1
 80049dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80049e0:	3301      	adds	r3, #1
 80049e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049ea:	e00f      	b.n	8004a0c <HAL_I2C_Init+0x1dc>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	1e58      	subs	r0, r3, #1
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6859      	ldr	r1, [r3, #4]
 80049f4:	460b      	mov	r3, r1
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	440b      	add	r3, r1
 80049fa:	0099      	lsls	r1, r3, #2
 80049fc:	440b      	add	r3, r1
 80049fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a02:	3301      	adds	r3, #1
 8004a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a0c:	6879      	ldr	r1, [r7, #4]
 8004a0e:	6809      	ldr	r1, [r1, #0]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	69da      	ldr	r2, [r3, #28]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	431a      	orrs	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6911      	ldr	r1, [r2, #16]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	68d2      	ldr	r2, [r2, #12]
 8004a46:	4311      	orrs	r1, r2
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	6812      	ldr	r2, [r2, #0]
 8004a4c:	430b      	orrs	r3, r1
 8004a4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695a      	ldr	r2, [r3, #20]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2220      	movs	r2, #32
 8004a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	000186a0 	.word	0x000186a0
 8004aa8:	001e847f 	.word	0x001e847f
 8004aac:	003d08ff 	.word	0x003d08ff
 8004ab0:	431bde83 	.word	0x431bde83
 8004ab4:	10624dd3 	.word	0x10624dd3

08004ab8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b088      	sub	sp, #32
 8004abc:	af02      	add	r7, sp, #8
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	607a      	str	r2, [r7, #4]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	817b      	strh	r3, [r7, #10]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004acc:	f7ff fb76 	bl	80041bc <HAL_GetTick>
 8004ad0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b20      	cmp	r3, #32
 8004adc:	f040 80e0 	bne.w	8004ca0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	9300      	str	r3, [sp, #0]
 8004ae4:	2319      	movs	r3, #25
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	4970      	ldr	r1, [pc, #448]	@ (8004cac <HAL_I2C_Master_Transmit+0x1f4>)
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f002 fa68 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004af6:	2302      	movs	r3, #2
 8004af8:	e0d3      	b.n	8004ca2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d101      	bne.n	8004b08 <HAL_I2C_Master_Transmit+0x50>
 8004b04:	2302      	movs	r3, #2
 8004b06:	e0cc      	b.n	8004ca2 <HAL_I2C_Master_Transmit+0x1ea>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d007      	beq.n	8004b2e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 0201 	orr.w	r2, r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2221      	movs	r2, #33	@ 0x21
 8004b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2210      	movs	r2, #16
 8004b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	893a      	ldrh	r2, [r7, #8]
 8004b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	4a50      	ldr	r2, [pc, #320]	@ (8004cb0 <HAL_I2C_Master_Transmit+0x1f8>)
 8004b6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b70:	8979      	ldrh	r1, [r7, #10]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	6a3a      	ldr	r2, [r7, #32]
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f001 ff7a 	bl	8006a70 <I2C_MasterRequestWrite>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e08d      	b.n	8004ca2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b86:	2300      	movs	r3, #0
 8004b88:	613b      	str	r3, [r7, #16]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	613b      	str	r3, [r7, #16]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	613b      	str	r3, [r7, #16]
 8004b9a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004b9c:	e066      	b.n	8004c6c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	6a39      	ldr	r1, [r7, #32]
 8004ba2:	68f8      	ldr	r0, [r7, #12]
 8004ba4:	f002 fae2 	bl	800716c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00d      	beq.n	8004bca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d107      	bne.n	8004bc6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e06b      	b.n	8004ca2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bce:	781a      	ldrb	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bda:	1c5a      	adds	r2, r3, #1
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	3b01      	subs	r3, #1
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	b29a      	uxth	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	d11b      	bne.n	8004c40 <HAL_I2C_Master_Transmit+0x188>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d017      	beq.n	8004c40 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c14:	781a      	ldrb	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c20:	1c5a      	adds	r2, r3, #1
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	6a39      	ldr	r1, [r7, #32]
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f002 fad2 	bl	80071ee <I2C_WaitOnBTFFlagUntilTimeout>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00d      	beq.n	8004c6c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d107      	bne.n	8004c68 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c66:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e01a      	b.n	8004ca2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d194      	bne.n	8004b9e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2220      	movs	r2, #32
 8004c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	e000      	b.n	8004ca2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ca0:	2302      	movs	r3, #2
  }
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3718      	adds	r7, #24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	00100002 	.word	0x00100002
 8004cb0:	ffff0000 	.word	0xffff0000

08004cb4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b088      	sub	sp, #32
 8004cb8:	af02      	add	r7, sp, #8
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	4608      	mov	r0, r1
 8004cbe:	4611      	mov	r1, r2
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	817b      	strh	r3, [r7, #10]
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	813b      	strh	r3, [r7, #8]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cce:	f7ff fa75 	bl	80041bc <HAL_GetTick>
 8004cd2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	2b20      	cmp	r3, #32
 8004cde:	f040 80d9 	bne.w	8004e94 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	2319      	movs	r3, #25
 8004ce8:	2201      	movs	r2, #1
 8004cea:	496d      	ldr	r1, [pc, #436]	@ (8004ea0 <HAL_I2C_Mem_Write+0x1ec>)
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f002 f967 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	e0cc      	b.n	8004e96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d101      	bne.n	8004d0a <HAL_I2C_Mem_Write+0x56>
 8004d06:	2302      	movs	r3, #2
 8004d08:	e0c5      	b.n	8004e96 <HAL_I2C_Mem_Write+0x1e2>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0301 	and.w	r3, r3, #1
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d007      	beq.n	8004d30 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f042 0201 	orr.w	r2, r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2221      	movs	r2, #33	@ 0x21
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2240      	movs	r2, #64	@ 0x40
 8004d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6a3a      	ldr	r2, [r7, #32]
 8004d5a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004d60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4a4d      	ldr	r2, [pc, #308]	@ (8004ea4 <HAL_I2C_Mem_Write+0x1f0>)
 8004d70:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d72:	88f8      	ldrh	r0, [r7, #6]
 8004d74:	893a      	ldrh	r2, [r7, #8]
 8004d76:	8979      	ldrh	r1, [r7, #10]
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	9301      	str	r3, [sp, #4]
 8004d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	4603      	mov	r3, r0
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f001 fef6 	bl	8006b74 <I2C_RequestMemoryWrite>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d052      	beq.n	8004e34 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e081      	b.n	8004e96 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f002 f9e8 	bl	800716c <I2C_WaitOnTXEFlagUntilTimeout>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00d      	beq.n	8004dbe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d107      	bne.n	8004dba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004db8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e06b      	b.n	8004e96 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc2:	781a      	ldrb	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dce:	1c5a      	adds	r2, r3, #1
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	f003 0304 	and.w	r3, r3, #4
 8004df8:	2b04      	cmp	r3, #4
 8004dfa:	d11b      	bne.n	8004e34 <HAL_I2C_Mem_Write+0x180>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d017      	beq.n	8004e34 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e08:	781a      	ldrb	r2, [r3, #0]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1aa      	bne.n	8004d92 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f002 f9d4 	bl	80071ee <I2C_WaitOnBTFFlagUntilTimeout>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00d      	beq.n	8004e68 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e50:	2b04      	cmp	r3, #4
 8004e52:	d107      	bne.n	8004e64 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e62:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e016      	b.n	8004e96 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e90:	2300      	movs	r3, #0
 8004e92:	e000      	b.n	8004e96 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004e94:	2302      	movs	r3, #2
  }
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	00100002 	.word	0x00100002
 8004ea4:	ffff0000 	.word	0xffff0000

08004ea8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08c      	sub	sp, #48	@ 0x30
 8004eac:	af02      	add	r7, sp, #8
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	4608      	mov	r0, r1
 8004eb2:	4611      	mov	r1, r2
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	817b      	strh	r3, [r7, #10]
 8004eba:	460b      	mov	r3, r1
 8004ebc:	813b      	strh	r3, [r7, #8]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ec2:	f7ff f97b 	bl	80041bc <HAL_GetTick>
 8004ec6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	2b20      	cmp	r3, #32
 8004ed2:	f040 8208 	bne.w	80052e6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	2319      	movs	r3, #25
 8004edc:	2201      	movs	r2, #1
 8004ede:	497b      	ldr	r1, [pc, #492]	@ (80050cc <HAL_I2C_Mem_Read+0x224>)
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f002 f86d 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004eec:	2302      	movs	r3, #2
 8004eee:	e1fb      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <HAL_I2C_Mem_Read+0x56>
 8004efa:	2302      	movs	r3, #2
 8004efc:	e1f4      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d007      	beq.n	8004f24 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f042 0201 	orr.w	r2, r2, #1
 8004f22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2222      	movs	r2, #34	@ 0x22
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2240      	movs	r2, #64	@ 0x40
 8004f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004f54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	4a5b      	ldr	r2, [pc, #364]	@ (80050d0 <HAL_I2C_Mem_Read+0x228>)
 8004f64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f66:	88f8      	ldrh	r0, [r7, #6]
 8004f68:	893a      	ldrh	r2, [r7, #8]
 8004f6a:	8979      	ldrh	r1, [r7, #10]
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6e:	9301      	str	r3, [sp, #4]
 8004f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f72:	9300      	str	r3, [sp, #0]
 8004f74:	4603      	mov	r3, r0
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f001 fe92 	bl	8006ca0 <I2C_RequestMemoryRead>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e1b0      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d113      	bne.n	8004fb6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f8e:	2300      	movs	r3, #0
 8004f90:	623b      	str	r3, [r7, #32]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	623b      	str	r3, [r7, #32]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	623b      	str	r3, [r7, #32]
 8004fa2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	e184      	b.n	80052c0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d11b      	bne.n	8004ff6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61fb      	str	r3, [r7, #28]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	61fb      	str	r3, [r7, #28]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	61fb      	str	r3, [r7, #28]
 8004fe2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	e164      	b.n	80052c0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d11b      	bne.n	8005036 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800500c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800501c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800501e:	2300      	movs	r3, #0
 8005020:	61bb      	str	r3, [r7, #24]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	61bb      	str	r3, [r7, #24]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	61bb      	str	r3, [r7, #24]
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	e144      	b.n	80052c0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005036:	2300      	movs	r3, #0
 8005038:	617b      	str	r3, [r7, #20]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	617b      	str	r3, [r7, #20]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800504c:	e138      	b.n	80052c0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005052:	2b03      	cmp	r3, #3
 8005054:	f200 80f1 	bhi.w	800523a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800505c:	2b01      	cmp	r3, #1
 800505e:	d123      	bne.n	80050a8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005060:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005062:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f002 f935 	bl	80072d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e139      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507e:	b2d2      	uxtb	r2, r2
 8005080:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005086:	1c5a      	adds	r2, r3, #1
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005090:	3b01      	subs	r3, #1
 8005092:	b29a      	uxth	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800509c:	b29b      	uxth	r3, r3
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050a6:	e10b      	b.n	80052c0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d14e      	bne.n	800514e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b6:	2200      	movs	r2, #0
 80050b8:	4906      	ldr	r1, [pc, #24]	@ (80050d4 <HAL_I2C_Mem_Read+0x22c>)
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f001 ff80 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d008      	beq.n	80050d8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e10e      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
 80050ca:	bf00      	nop
 80050cc:	00100002 	.word	0x00100002
 80050d0:	ffff0000 	.word	0xffff0000
 80050d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	691a      	ldr	r2, [r3, #16]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	691a      	ldr	r2, [r3, #16]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005124:	b2d2      	uxtb	r2, r2
 8005126:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512c:	1c5a      	adds	r2, r3, #1
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005142:	b29b      	uxth	r3, r3
 8005144:	3b01      	subs	r3, #1
 8005146:	b29a      	uxth	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800514c:	e0b8      	b.n	80052c0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005150:	9300      	str	r3, [sp, #0]
 8005152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005154:	2200      	movs	r2, #0
 8005156:	4966      	ldr	r1, [pc, #408]	@ (80052f0 <HAL_I2C_Mem_Read+0x448>)
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f001 ff31 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e0bf      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005176:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	691a      	ldr	r2, [r3, #16]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	b2d2      	uxtb	r2, r2
 8005184:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518a:	1c5a      	adds	r2, r3, #1
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005194:	3b01      	subs	r3, #1
 8005196:	b29a      	uxth	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	3b01      	subs	r3, #1
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051b0:	2200      	movs	r2, #0
 80051b2:	494f      	ldr	r1, [pc, #316]	@ (80052f0 <HAL_I2C_Mem_Read+0x448>)
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f001 ff03 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e091      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	691a      	ldr	r2, [r3, #16]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051de:	b2d2      	uxtb	r2, r2
 80051e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e6:	1c5a      	adds	r2, r3, #1
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29a      	uxth	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	691a      	ldr	r2, [r3, #16]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005210:	b2d2      	uxtb	r2, r2
 8005212:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522e:	b29b      	uxth	r3, r3
 8005230:	3b01      	subs	r3, #1
 8005232:	b29a      	uxth	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005238:	e042      	b.n	80052c0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800523a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800523c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f002 f848 	bl	80072d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e04c      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005258:	b2d2      	uxtb	r2, r2
 800525a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	1c5a      	adds	r2, r3, #1
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526a:	3b01      	subs	r3, #1
 800526c:	b29a      	uxth	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005276:	b29b      	uxth	r3, r3
 8005278:	3b01      	subs	r3, #1
 800527a:	b29a      	uxth	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b04      	cmp	r3, #4
 800528c:	d118      	bne.n	80052c0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005298:	b2d2      	uxtb	r2, r2
 800529a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a0:	1c5a      	adds	r2, r3, #1
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f47f aec2 	bne.w	800504e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2220      	movs	r2, #32
 80052ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80052e2:	2300      	movs	r3, #0
 80052e4:	e000      	b.n	80052e8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80052e6:	2302      	movs	r3, #2
  }
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3728      	adds	r7, #40	@ 0x28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	00010004 	.word	0x00010004

080052f4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80052fc:	2300      	movs	r3, #0
 80052fe:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800530c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005314:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800531c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800531e:	7bfb      	ldrb	r3, [r7, #15]
 8005320:	2b10      	cmp	r3, #16
 8005322:	d003      	beq.n	800532c <HAL_I2C_EV_IRQHandler+0x38>
 8005324:	7bfb      	ldrb	r3, [r7, #15]
 8005326:	2b40      	cmp	r3, #64	@ 0x40
 8005328:	f040 80b1 	bne.w	800548e <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f003 0301 	and.w	r3, r3, #1
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10d      	bne.n	8005362 <HAL_I2C_EV_IRQHandler+0x6e>
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800534c:	d003      	beq.n	8005356 <HAL_I2C_EV_IRQHandler+0x62>
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005354:	d101      	bne.n	800535a <HAL_I2C_EV_IRQHandler+0x66>
 8005356:	2301      	movs	r3, #1
 8005358:	e000      	b.n	800535c <HAL_I2C_EV_IRQHandler+0x68>
 800535a:	2300      	movs	r3, #0
 800535c:	2b01      	cmp	r3, #1
 800535e:	f000 8114 	beq.w	800558a <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	f003 0301 	and.w	r3, r3, #1
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00b      	beq.n	8005384 <HAL_I2C_EV_IRQHandler+0x90>
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005372:	2b00      	cmp	r3, #0
 8005374:	d006      	beq.n	8005384 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f002 f831 	bl	80073de <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 fd5e 	bl	8005e3e <I2C_Master_SB>
 8005382:	e083      	b.n	800548c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	f003 0308 	and.w	r3, r3, #8
 800538a:	2b00      	cmp	r3, #0
 800538c:	d008      	beq.n	80053a0 <HAL_I2C_EV_IRQHandler+0xac>
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005394:	2b00      	cmp	r3, #0
 8005396:	d003      	beq.n	80053a0 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 fdd6 	bl	8005f4a <I2C_Master_ADD10>
 800539e:	e075      	b.n	800548c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d008      	beq.n	80053bc <HAL_I2C_EV_IRQHandler+0xc8>
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d003      	beq.n	80053bc <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 fdf2 	bl	8005f9e <I2C_Master_ADDR>
 80053ba:	e067      	b.n	800548c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	f003 0304 	and.w	r3, r3, #4
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d036      	beq.n	8005434 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053d4:	f000 80db 	beq.w	800558e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00d      	beq.n	80053fe <HAL_I2C_EV_IRQHandler+0x10a>
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d008      	beq.n	80053fe <HAL_I2C_EV_IRQHandler+0x10a>
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	f003 0304 	and.w	r3, r3, #4
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d103      	bne.n	80053fe <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f9d6 	bl	80057a8 <I2C_MasterTransmit_TXE>
 80053fc:	e046      	b.n	800548c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	f003 0304 	and.w	r3, r3, #4
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 80c2 	beq.w	800558e <HAL_I2C_EV_IRQHandler+0x29a>
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 80bc 	beq.w	800558e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005416:	7bbb      	ldrb	r3, [r7, #14]
 8005418:	2b21      	cmp	r3, #33	@ 0x21
 800541a:	d103      	bne.n	8005424 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 fa5f 	bl	80058e0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005422:	e0b4      	b.n	800558e <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005424:	7bfb      	ldrb	r3, [r7, #15]
 8005426:	2b40      	cmp	r3, #64	@ 0x40
 8005428:	f040 80b1 	bne.w	800558e <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 facd 	bl	80059cc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005432:	e0ac      	b.n	800558e <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800543e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005442:	f000 80a4 	beq.w	800558e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00d      	beq.n	800546c <HAL_I2C_EV_IRQHandler+0x178>
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005456:	2b00      	cmp	r3, #0
 8005458:	d008      	beq.n	800546c <HAL_I2C_EV_IRQHandler+0x178>
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	f003 0304 	and.w	r3, r3, #4
 8005460:	2b00      	cmp	r3, #0
 8005462:	d103      	bne.n	800546c <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fb45 	bl	8005af4 <I2C_MasterReceive_RXNE>
 800546a:	e00f      	b.n	800548c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 808b 	beq.w	800558e <HAL_I2C_EV_IRQHandler+0x29a>
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 8085 	beq.w	800558e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 fbf0 	bl	8005c6a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800548a:	e080      	b.n	800558e <HAL_I2C_EV_IRQHandler+0x29a>
 800548c:	e07f      	b.n	800558e <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005492:	2b00      	cmp	r3, #0
 8005494:	d004      	beq.n	80054a0 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	695b      	ldr	r3, [r3, #20]
 800549c:	61fb      	str	r3, [r7, #28]
 800549e:	e007      	b.n	80054b0 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d011      	beq.n	80054de <HAL_I2C_EV_IRQHandler+0x1ea>
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00c      	beq.n	80054de <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d003      	beq.n	80054d4 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80054d4:	69b9      	ldr	r1, [r7, #24]
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 ffb0 	bl	800643c <I2C_Slave_ADDR>
 80054dc:	e05a      	b.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	f003 0310 	and.w	r3, r3, #16
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d008      	beq.n	80054fa <HAL_I2C_EV_IRQHandler+0x206>
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 ffea 	bl	80064cc <I2C_Slave_STOPF>
 80054f8:	e04c      	b.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80054fa:	7bbb      	ldrb	r3, [r7, #14]
 80054fc:	2b21      	cmp	r3, #33	@ 0x21
 80054fe:	d002      	beq.n	8005506 <HAL_I2C_EV_IRQHandler+0x212>
 8005500:	7bbb      	ldrb	r3, [r7, #14]
 8005502:	2b29      	cmp	r3, #41	@ 0x29
 8005504:	d120      	bne.n	8005548 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00d      	beq.n	800552c <HAL_I2C_EV_IRQHandler+0x238>
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005516:	2b00      	cmp	r3, #0
 8005518:	d008      	beq.n	800552c <HAL_I2C_EV_IRQHandler+0x238>
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d103      	bne.n	800552c <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 fecb 	bl	80062c0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800552a:	e032      	b.n	8005592 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f003 0304 	and.w	r3, r3, #4
 8005532:	2b00      	cmp	r3, #0
 8005534:	d02d      	beq.n	8005592 <HAL_I2C_EV_IRQHandler+0x29e>
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800553c:	2b00      	cmp	r3, #0
 800553e:	d028      	beq.n	8005592 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 fefa 	bl	800633a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005546:	e024      	b.n	8005592 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00d      	beq.n	800556e <HAL_I2C_EV_IRQHandler+0x27a>
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005558:	2b00      	cmp	r3, #0
 800555a:	d008      	beq.n	800556e <HAL_I2C_EV_IRQHandler+0x27a>
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b00      	cmp	r3, #0
 8005564:	d103      	bne.n	800556e <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 ff08 	bl	800637c <I2C_SlaveReceive_RXNE>
 800556c:	e012      	b.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00d      	beq.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800557e:	2b00      	cmp	r3, #0
 8005580:	d008      	beq.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 ff38 	bl	80063f8 <I2C_SlaveReceive_BTF>
 8005588:	e004      	b.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800558a:	bf00      	nop
 800558c:	e002      	b.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800558e:	bf00      	nop
 8005590:	e000      	b.n	8005594 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005592:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005594:	3720      	adds	r7, #32
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b08a      	sub	sp, #40	@ 0x28
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80055b2:	2300      	movs	r3, #0
 80055b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055bc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055be:	6a3b      	ldr	r3, [r7, #32]
 80055c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00d      	beq.n	80055e4 <HAL_I2C_ER_IRQHandler+0x4a>
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d008      	beq.n	80055e4 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 80055d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d4:	f043 0301 	orr.w	r3, r3, #1
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80055e2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00d      	beq.n	800560a <HAL_I2C_ER_IRQHandler+0x70>
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d008      	beq.n	800560a <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80055f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fa:	f043 0302 	orr.w	r3, r3, #2
 80055fe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005608:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800560a:	6a3b      	ldr	r3, [r7, #32]
 800560c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005610:	2b00      	cmp	r3, #0
 8005612:	d03e      	beq.n	8005692 <HAL_I2C_ER_IRQHandler+0xf8>
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800561a:	2b00      	cmp	r3, #0
 800561c:	d039      	beq.n	8005692 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 800561e:	7efb      	ldrb	r3, [r7, #27]
 8005620:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005626:	b29b      	uxth	r3, r3
 8005628:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005630:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005636:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005638:	7ebb      	ldrb	r3, [r7, #26]
 800563a:	2b20      	cmp	r3, #32
 800563c:	d112      	bne.n	8005664 <HAL_I2C_ER_IRQHandler+0xca>
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10f      	bne.n	8005664 <HAL_I2C_ER_IRQHandler+0xca>
 8005644:	7cfb      	ldrb	r3, [r7, #19]
 8005646:	2b21      	cmp	r3, #33	@ 0x21
 8005648:	d008      	beq.n	800565c <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800564a:	7cfb      	ldrb	r3, [r7, #19]
 800564c:	2b29      	cmp	r3, #41	@ 0x29
 800564e:	d005      	beq.n	800565c <HAL_I2C_ER_IRQHandler+0xc2>
 8005650:	7cfb      	ldrb	r3, [r7, #19]
 8005652:	2b28      	cmp	r3, #40	@ 0x28
 8005654:	d106      	bne.n	8005664 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b21      	cmp	r3, #33	@ 0x21
 800565a:	d103      	bne.n	8005664 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f001 f865 	bl	800672c <I2C_Slave_AF>
 8005662:	e016      	b.n	8005692 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800566c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800566e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005670:	f043 0304 	orr.w	r3, r3, #4
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005676:	7efb      	ldrb	r3, [r7, #27]
 8005678:	2b10      	cmp	r3, #16
 800567a:	d002      	beq.n	8005682 <HAL_I2C_ER_IRQHandler+0xe8>
 800567c:	7efb      	ldrb	r3, [r7, #27]
 800567e:	2b40      	cmp	r3, #64	@ 0x40
 8005680:	d107      	bne.n	8005692 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005690:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00d      	beq.n	80056b8 <HAL_I2C_ER_IRQHandler+0x11e>
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d008      	beq.n	80056b8 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	f043 0308 	orr.w	r3, r3, #8
 80056ac:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80056b6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80056b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d008      	beq.n	80056d0 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f001 f89e 	bl	800680c <I2C_ITError>
  }
}
 80056d0:	bf00      	nop
 80056d2:	3728      	adds	r7, #40	@ 0x28
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	70fb      	strb	r3, [r7, #3]
 8005734:	4613      	mov	r3, r2
 8005736:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005738:	bf00      	nop
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057be:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d150      	bne.n	8005870 <I2C_MasterTransmit_TXE+0xc8>
 80057ce:	7bfb      	ldrb	r3, [r7, #15]
 80057d0:	2b21      	cmp	r3, #33	@ 0x21
 80057d2:	d14d      	bne.n	8005870 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d01d      	beq.n	8005816 <I2C_MasterTransmit_TXE+0x6e>
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	2b20      	cmp	r3, #32
 80057de:	d01a      	beq.n	8005816 <I2C_MasterTransmit_TXE+0x6e>
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80057e6:	d016      	beq.n	8005816 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685a      	ldr	r2, [r3, #4]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80057f6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2211      	movs	r2, #17
 80057fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2220      	movs	r2, #32
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7ff ff62 	bl	80056d8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005814:	e060      	b.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005824:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005834:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2220      	movs	r2, #32
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b40      	cmp	r3, #64	@ 0x40
 800584e:	d107      	bne.n	8005860 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f7ff ff7d 	bl	8005758 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800585e:	e03b      	b.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f7ff ff35 	bl	80056d8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800586e:	e033      	b.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005870:	7bfb      	ldrb	r3, [r7, #15]
 8005872:	2b21      	cmp	r3, #33	@ 0x21
 8005874:	d005      	beq.n	8005882 <I2C_MasterTransmit_TXE+0xda>
 8005876:	7bbb      	ldrb	r3, [r7, #14]
 8005878:	2b40      	cmp	r3, #64	@ 0x40
 800587a:	d12d      	bne.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800587c:	7bfb      	ldrb	r3, [r7, #15]
 800587e:	2b22      	cmp	r3, #34	@ 0x22
 8005880:	d12a      	bne.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d108      	bne.n	800589e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800589a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800589c:	e01c      	b.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b40      	cmp	r3, #64	@ 0x40
 80058a8:	d103      	bne.n	80058b2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f88e 	bl	80059cc <I2C_MemoryTransmit_TXE_BTF>
}
 80058b0:	e012      	b.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	781a      	ldrb	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	1c5a      	adds	r2, r3, #1
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	3b01      	subs	r3, #1
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80058d6:	e7ff      	b.n	80058d8 <I2C_MasterTransmit_TXE+0x130>
 80058d8:	bf00      	nop
 80058da:	3710      	adds	r7, #16
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ec:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b21      	cmp	r3, #33	@ 0x21
 80058f8:	d164      	bne.n	80059c4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058fe:	b29b      	uxth	r3, r3
 8005900:	2b00      	cmp	r3, #0
 8005902:	d012      	beq.n	800592a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005908:	781a      	ldrb	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	1c5a      	adds	r2, r3, #1
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800591e:	b29b      	uxth	r3, r3
 8005920:	3b01      	subs	r3, #1
 8005922:	b29a      	uxth	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005928:	e04c      	b.n	80059c4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2b08      	cmp	r3, #8
 800592e:	d01d      	beq.n	800596c <I2C_MasterTransmit_BTF+0x8c>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2b20      	cmp	r3, #32
 8005934:	d01a      	beq.n	800596c <I2C_MasterTransmit_BTF+0x8c>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800593c:	d016      	beq.n	800596c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800594c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2211      	movs	r2, #17
 8005952:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f7ff feb7 	bl	80056d8 <HAL_I2C_MasterTxCpltCallback>
}
 800596a:	e02b      	b.n	80059c4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800597a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800598a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2220      	movs	r2, #32
 8005996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b40      	cmp	r3, #64	@ 0x40
 80059a4:	d107      	bne.n	80059b6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7ff fed2 	bl	8005758 <HAL_I2C_MemTxCpltCallback>
}
 80059b4:	e006      	b.n	80059c4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7ff fe8a 	bl	80056d8 <HAL_I2C_MasterTxCpltCallback>
}
 80059c4:	bf00      	nop
 80059c6:	3710      	adds	r7, #16
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059da:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d11d      	bne.n	8005a20 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d10b      	bne.n	8005a04 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059fc:	1c9a      	adds	r2, r3, #2
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005a02:	e073      	b.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	121b      	asrs	r3, r3, #8
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a18:	1c5a      	adds	r2, r3, #1
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a1e:	e065      	b.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d10b      	bne.n	8005a40 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a2c:	b2da      	uxtb	r2, r3
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a38:	1c5a      	adds	r2, r3, #1
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a3e:	e055      	b.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d151      	bne.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005a48:	7bfb      	ldrb	r3, [r7, #15]
 8005a4a:	2b22      	cmp	r3, #34	@ 0x22
 8005a4c:	d10d      	bne.n	8005a6a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a5c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a62:	1c5a      	adds	r2, r3, #1
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a68:	e040      	b.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d015      	beq.n	8005aa0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005a74:	7bfb      	ldrb	r3, [r7, #15]
 8005a76:	2b21      	cmp	r3, #33	@ 0x21
 8005a78:	d112      	bne.n	8005aa0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a7e:	781a      	ldrb	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	3b01      	subs	r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005a9e:	e025      	b.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d120      	bne.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005aaa:	7bfb      	ldrb	r3, [r7, #15]
 8005aac:	2b21      	cmp	r3, #33	@ 0x21
 8005aae:	d11d      	bne.n	8005aec <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005abe:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ace:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2220      	movs	r2, #32
 8005ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7ff fe36 	bl	8005758 <HAL_I2C_MemTxCpltCallback>
}
 8005aec:	bf00      	nop
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b22      	cmp	r3, #34	@ 0x22
 8005b06:	f040 80ac 	bne.w	8005c62 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2b03      	cmp	r3, #3
 8005b16:	d921      	bls.n	8005b5c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	691a      	ldr	r2, [r3, #16]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b22:	b2d2      	uxtb	r2, r2
 8005b24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	3b01      	subs	r3, #1
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	2b03      	cmp	r3, #3
 8005b46:	f040 808c 	bne.w	8005c62 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b58:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005b5a:	e082      	b.n	8005c62 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d075      	beq.n	8005c50 <I2C_MasterReceive_RXNE+0x15c>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d002      	beq.n	8005b70 <I2C_MasterReceive_RXNE+0x7c>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d16f      	bne.n	8005c50 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f001 fb7d 	bl	8007270 <I2C_WaitOnSTOPRequestThroughIT>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d142      	bne.n	8005c02 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b8a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b9a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	691a      	ldr	r2, [r3, #16]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba6:	b2d2      	uxtb	r2, r2
 8005ba8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b40      	cmp	r3, #64	@ 0x40
 8005bd4:	d10a      	bne.n	8005bec <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f7ff fdc1 	bl	800576c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005bea:	e03a      	b.n	8005c62 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2212      	movs	r2, #18
 8005bf8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7ff fd76 	bl	80056ec <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c00:	e02f      	b.n	8005c62 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685a      	ldr	r2, [r3, #4]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c10:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	691a      	ldr	r2, [r3, #16]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3b01      	subs	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7ff fd99 	bl	8005780 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c4e:	e008      	b.n	8005c62 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685a      	ldr	r2, [r3, #4]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c5e:	605a      	str	r2, [r3, #4]
}
 8005c60:	e7ff      	b.n	8005c62 <I2C_MasterReceive_RXNE+0x16e>
 8005c62:	bf00      	nop
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	b084      	sub	sp, #16
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c76:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	2b04      	cmp	r3, #4
 8005c80:	d11b      	bne.n	8005cba <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	685a      	ldr	r2, [r3, #4]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c90:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	691a      	ldr	r2, [r3, #16]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9c:	b2d2      	uxtb	r2, r2
 8005c9e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005cb8:	e0bd      	b.n	8005e36 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d129      	bne.n	8005d18 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cd2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2b04      	cmp	r3, #4
 8005cd8:	d00a      	beq.n	8005cf0 <I2C_MasterReceive_BTF+0x86>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d007      	beq.n	8005cf0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cee:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	691a      	ldr	r2, [r3, #16]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d16:	e08e      	b.n	8005e36 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	d176      	bne.n	8005e10 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d002      	beq.n	8005d2e <I2C_MasterReceive_BTF+0xc4>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2b10      	cmp	r3, #16
 8005d2c:	d108      	bne.n	8005d40 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e019      	b.n	8005d74 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	d002      	beq.n	8005d4c <I2C_MasterReceive_BTF+0xe2>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d108      	bne.n	8005d5e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d5a:	601a      	str	r2, [r3, #0]
 8005d5c:	e00a      	b.n	8005d74 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2b10      	cmp	r3, #16
 8005d62:	d007      	beq.n	8005d74 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d72:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	691a      	ldr	r2, [r3, #16]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29a      	uxth	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	691a      	ldr	r2, [r3, #16]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	b2d2      	uxtb	r2, r2
 8005da6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dac:	1c5a      	adds	r2, r3, #1
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	3b01      	subs	r3, #1
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005dce:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	2b40      	cmp	r3, #64	@ 0x40
 8005de2:	d10a      	bne.n	8005dfa <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f7ff fcba 	bl	800576c <HAL_I2C_MemRxCpltCallback>
}
 8005df8:	e01d      	b.n	8005e36 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2212      	movs	r2, #18
 8005e06:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f7ff fc6f 	bl	80056ec <HAL_I2C_MasterRxCpltCallback>
}
 8005e0e:	e012      	b.n	8005e36 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691a      	ldr	r2, [r3, #16]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005e36:	bf00      	nop
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005e3e:	b480      	push	{r7}
 8005e40:	b083      	sub	sp, #12
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b40      	cmp	r3, #64	@ 0x40
 8005e50:	d117      	bne.n	8005e82 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d109      	bne.n	8005e6e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	461a      	mov	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e6a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005e6c:	e067      	b.n	8005f3e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	f043 0301 	orr.w	r3, r3, #1
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	611a      	str	r2, [r3, #16]
}
 8005e80:	e05d      	b.n	8005f3e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e8a:	d133      	bne.n	8005ef4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b21      	cmp	r3, #33	@ 0x21
 8005e96:	d109      	bne.n	8005eac <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ea8:	611a      	str	r2, [r3, #16]
 8005eaa:	e008      	b.n	8005ebe <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	f043 0301 	orr.w	r3, r3, #1
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d004      	beq.n	8005ed0 <I2C_Master_SB+0x92>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d108      	bne.n	8005ee2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d032      	beq.n	8005f3e <I2C_Master_SB+0x100>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d02d      	beq.n	8005f3e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ef0:	605a      	str	r2, [r3, #4]
}
 8005ef2:	e024      	b.n	8005f3e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10e      	bne.n	8005f1a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	11db      	asrs	r3, r3, #7
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	f003 0306 	and.w	r3, r3, #6
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	f063 030f 	orn	r3, r3, #15
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	611a      	str	r2, [r3, #16]
}
 8005f18:	e011      	b.n	8005f3e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d10d      	bne.n	8005f3e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	11db      	asrs	r3, r3, #7
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	f003 0306 	and.w	r3, r3, #6
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	f063 030e 	orn	r3, r3, #14
 8005f36:	b2da      	uxtb	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	611a      	str	r2, [r3, #16]
}
 8005f3e:	bf00      	nop
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b083      	sub	sp, #12
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f56:	b2da      	uxtb	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d004      	beq.n	8005f70 <I2C_Master_ADD10+0x26>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d108      	bne.n	8005f82 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00c      	beq.n	8005f92 <I2C_Master_ADD10+0x48>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d007      	beq.n	8005f92 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f90:	605a      	str	r2, [r3, #4]
  }
}
 8005f92:	bf00      	nop
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b091      	sub	sp, #68	@ 0x44
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fba:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b22      	cmp	r3, #34	@ 0x22
 8005fc6:	f040 8169 	bne.w	800629c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10f      	bne.n	8005ff2 <I2C_Master_ADDR+0x54>
 8005fd2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005fd6:	2b40      	cmp	r3, #64	@ 0x40
 8005fd8:	d10b      	bne.n	8005ff2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fda:	2300      	movs	r3, #0
 8005fdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	695b      	ldr	r3, [r3, #20]
 8005fe4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff0:	e160      	b.n	80062b4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d11d      	bne.n	8006036 <I2C_Master_ADDR+0x98>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006002:	d118      	bne.n	8006036 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006004:	2300      	movs	r3, #0
 8006006:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006028:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800602e:	1c5a      	adds	r2, r3, #1
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	651a      	str	r2, [r3, #80]	@ 0x50
 8006034:	e13e      	b.n	80062b4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800603a:	b29b      	uxth	r3, r3
 800603c:	2b00      	cmp	r3, #0
 800603e:	d113      	bne.n	8006068 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006040:	2300      	movs	r3, #0
 8006042:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006054:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006064:	601a      	str	r2, [r3, #0]
 8006066:	e115      	b.n	8006294 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800606c:	b29b      	uxth	r3, r3
 800606e:	2b01      	cmp	r3, #1
 8006070:	f040 808a 	bne.w	8006188 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006076:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800607a:	d137      	bne.n	80060ec <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800608a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006096:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800609a:	d113      	bne.n	80060c4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060aa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060ac:	2300      	movs	r3, #0
 80060ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	627b      	str	r3, [r7, #36]	@ 0x24
 80060c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c2:	e0e7      	b.n	8006294 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060c4:	2300      	movs	r3, #0
 80060c6:	623b      	str	r3, [r7, #32]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	623b      	str	r3, [r7, #32]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	623b      	str	r3, [r7, #32]
 80060d8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060e8:	601a      	str	r2, [r3, #0]
 80060ea:	e0d3      	b.n	8006294 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80060ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ee:	2b08      	cmp	r3, #8
 80060f0:	d02e      	beq.n	8006150 <I2C_Master_ADDR+0x1b2>
 80060f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	d02b      	beq.n	8006150 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80060f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fa:	2b12      	cmp	r3, #18
 80060fc:	d102      	bne.n	8006104 <I2C_Master_ADDR+0x166>
 80060fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006100:	2b01      	cmp	r3, #1
 8006102:	d125      	bne.n	8006150 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006106:	2b04      	cmp	r3, #4
 8006108:	d00e      	beq.n	8006128 <I2C_Master_ADDR+0x18a>
 800610a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800610c:	2b02      	cmp	r3, #2
 800610e:	d00b      	beq.n	8006128 <I2C_Master_ADDR+0x18a>
 8006110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006112:	2b10      	cmp	r3, #16
 8006114:	d008      	beq.n	8006128 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	e007      	b.n	8006138 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006136:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006138:	2300      	movs	r3, #0
 800613a:	61fb      	str	r3, [r7, #28]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	61fb      	str	r3, [r7, #28]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	61fb      	str	r3, [r7, #28]
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	e0a1      	b.n	8006294 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800615e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006160:	2300      	movs	r3, #0
 8006162:	61bb      	str	r3, [r7, #24]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	61bb      	str	r3, [r7, #24]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	61bb      	str	r3, [r7, #24]
 8006174:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006184:	601a      	str	r2, [r3, #0]
 8006186:	e085      	b.n	8006294 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800618c:	b29b      	uxth	r3, r3
 800618e:	2b02      	cmp	r3, #2
 8006190:	d14d      	bne.n	800622e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006194:	2b04      	cmp	r3, #4
 8006196:	d016      	beq.n	80061c6 <I2C_Master_ADDR+0x228>
 8006198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800619a:	2b02      	cmp	r3, #2
 800619c:	d013      	beq.n	80061c6 <I2C_Master_ADDR+0x228>
 800619e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061a0:	2b10      	cmp	r3, #16
 80061a2:	d010      	beq.n	80061c6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061b2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	e007      	b.n	80061d6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061d4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061e4:	d117      	bne.n	8006216 <I2C_Master_ADDR+0x278>
 80061e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80061ec:	d00b      	beq.n	8006206 <I2C_Master_ADDR+0x268>
 80061ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d008      	beq.n	8006206 <I2C_Master_ADDR+0x268>
 80061f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f6:	2b08      	cmp	r3, #8
 80061f8:	d005      	beq.n	8006206 <I2C_Master_ADDR+0x268>
 80061fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061fc:	2b10      	cmp	r3, #16
 80061fe:	d002      	beq.n	8006206 <I2C_Master_ADDR+0x268>
 8006200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006202:	2b20      	cmp	r3, #32
 8006204:	d107      	bne.n	8006216 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006214:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006216:	2300      	movs	r3, #0
 8006218:	617b      	str	r3, [r7, #20]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	617b      	str	r3, [r7, #20]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	617b      	str	r3, [r7, #20]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	e032      	b.n	8006294 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800623c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006248:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800624c:	d117      	bne.n	800627e <I2C_Master_ADDR+0x2e0>
 800624e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006250:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006254:	d00b      	beq.n	800626e <I2C_Master_ADDR+0x2d0>
 8006256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006258:	2b01      	cmp	r3, #1
 800625a:	d008      	beq.n	800626e <I2C_Master_ADDR+0x2d0>
 800625c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800625e:	2b08      	cmp	r3, #8
 8006260:	d005      	beq.n	800626e <I2C_Master_ADDR+0x2d0>
 8006262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006264:	2b10      	cmp	r3, #16
 8006266:	d002      	beq.n	800626e <I2C_Master_ADDR+0x2d0>
 8006268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800626a:	2b20      	cmp	r3, #32
 800626c:	d107      	bne.n	800627e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	685a      	ldr	r2, [r3, #4]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800627c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800627e:	2300      	movs	r3, #0
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	695b      	ldr	r3, [r3, #20]
 8006288:	613b      	str	r3, [r7, #16]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800629a:	e00b      	b.n	80062b4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800629c:	2300      	movs	r3, #0
 800629e:	60fb      	str	r3, [r7, #12]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	60fb      	str	r3, [r7, #12]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	68fb      	ldr	r3, [r7, #12]
}
 80062b2:	e7ff      	b.n	80062b4 <I2C_Master_ADDR+0x316>
 80062b4:	bf00      	nop
 80062b6:	3744      	adds	r7, #68	@ 0x44
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d02b      	beq.n	8006332 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062de:	781a      	ldrb	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ea:	1c5a      	adds	r2, r3, #1
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	3b01      	subs	r3, #1
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006302:	b29b      	uxth	r3, r3
 8006304:	2b00      	cmp	r3, #0
 8006306:	d114      	bne.n	8006332 <I2C_SlaveTransmit_TXE+0x72>
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	2b29      	cmp	r3, #41	@ 0x29
 800630c:	d111      	bne.n	8006332 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800631c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2221      	movs	r2, #33	@ 0x21
 8006322:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2228      	movs	r2, #40	@ 0x28
 8006328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f7ff f9e7 	bl	8005700 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006332:	bf00      	nop
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800633a:	b480      	push	{r7}
 800633c:	b083      	sub	sp, #12
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006346:	b29b      	uxth	r3, r3
 8006348:	2b00      	cmp	r3, #0
 800634a:	d011      	beq.n	8006370 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006350:	781a      	ldrb	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635c:	1c5a      	adds	r2, r3, #1
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006366:	b29b      	uxth	r3, r3
 8006368:	3b01      	subs	r3, #1
 800636a:	b29a      	uxth	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006370:	bf00      	nop
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800638a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006390:	b29b      	uxth	r3, r3
 8006392:	2b00      	cmp	r3, #0
 8006394:	d02c      	beq.n	80063f0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	691a      	ldr	r2, [r3, #16]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a0:	b2d2      	uxtb	r2, r2
 80063a2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a8:	1c5a      	adds	r2, r3, #1
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	3b01      	subs	r3, #1
 80063b6:	b29a      	uxth	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d114      	bne.n	80063f0 <I2C_SlaveReceive_RXNE+0x74>
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80063ca:	d111      	bne.n	80063f0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	685a      	ldr	r2, [r3, #4]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063da:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2222      	movs	r2, #34	@ 0x22
 80063e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2228      	movs	r2, #40	@ 0x28
 80063e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f7ff f992 	bl	8005714 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80063f0:	bf00      	nop
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006404:	b29b      	uxth	r3, r3
 8006406:	2b00      	cmp	r3, #0
 8006408:	d012      	beq.n	8006430 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	691a      	ldr	r2, [r3, #16]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641c:	1c5a      	adds	r2, r3, #1
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006426:	b29b      	uxth	r3, r3
 8006428:	3b01      	subs	r3, #1
 800642a:	b29a      	uxth	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006446:	2300      	movs	r3, #0
 8006448:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006450:	b2db      	uxtb	r3, r3
 8006452:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006456:	2b28      	cmp	r3, #40	@ 0x28
 8006458:	d125      	bne.n	80064a6 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006468:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	f003 0304 	and.w	r3, r3, #4
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006474:	2301      	movs	r3, #1
 8006476:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800647e:	2b00      	cmp	r3, #0
 8006480:	d103      	bne.n	800648a <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	81bb      	strh	r3, [r7, #12]
 8006488:	e002      	b.n	8006490 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006498:	89ba      	ldrh	r2, [r7, #12]
 800649a:	7bfb      	ldrb	r3, [r7, #15]
 800649c:	4619      	mov	r1, r3
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7ff f942 	bl	8005728 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80064a4:	e00e      	b.n	80064c4 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064a6:	2300      	movs	r3, #0
 80064a8:	60bb      	str	r3, [r7, #8]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	60bb      	str	r3, [r7, #8]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	60bb      	str	r3, [r7, #8]
 80064ba:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80064c4:	bf00      	nop
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064da:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80064ea:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80064ec:	2300      	movs	r3, #0
 80064ee:	60bb      	str	r3, [r7, #8]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	60bb      	str	r3, [r7, #8]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f042 0201 	orr.w	r2, r2, #1
 8006506:	601a      	str	r2, [r3, #0]
 8006508:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006518:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006524:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006528:	d172      	bne.n	8006610 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800652a:	7bfb      	ldrb	r3, [r7, #15]
 800652c:	2b22      	cmp	r3, #34	@ 0x22
 800652e:	d002      	beq.n	8006536 <I2C_Slave_STOPF+0x6a>
 8006530:	7bfb      	ldrb	r3, [r7, #15]
 8006532:	2b2a      	cmp	r3, #42	@ 0x2a
 8006534:	d135      	bne.n	80065a2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	b29a      	uxth	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006548:	b29b      	uxth	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d005      	beq.n	800655a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006552:	f043 0204 	orr.w	r2, r3, #4
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006568:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656e:	4618      	mov	r0, r3
 8006570:	f7fd ff87 	bl	8004482 <HAL_DMA_GetState>
 8006574:	4603      	mov	r3, r0
 8006576:	2b01      	cmp	r3, #1
 8006578:	d049      	beq.n	800660e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800657e:	4a69      	ldr	r2, [pc, #420]	@ (8006724 <I2C_Slave_STOPF+0x258>)
 8006580:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006586:	4618      	mov	r0, r3
 8006588:	f7fd ff59 	bl	800443e <HAL_DMA_Abort_IT>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d03d      	beq.n	800660e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800659c:	4610      	mov	r0, r2
 800659e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80065a0:	e035      	b.n	800660e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d005      	beq.n	80065c6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065be:	f043 0204 	orr.w	r2, r3, #4
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80065d4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065da:	4618      	mov	r0, r3
 80065dc:	f7fd ff51 	bl	8004482 <HAL_DMA_GetState>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d014      	beq.n	8006610 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ea:	4a4e      	ldr	r2, [pc, #312]	@ (8006724 <I2C_Slave_STOPF+0x258>)
 80065ec:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f2:	4618      	mov	r0, r3
 80065f4:	f7fd ff23 	bl	800443e <HAL_DMA_Abort_IT>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d008      	beq.n	8006610 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006608:	4610      	mov	r0, r2
 800660a:	4798      	blx	r3
 800660c:	e000      	b.n	8006610 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800660e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006614:	b29b      	uxth	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d03e      	beq.n	8006698 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	f003 0304 	and.w	r3, r3, #4
 8006624:	2b04      	cmp	r3, #4
 8006626:	d112      	bne.n	800664e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	691a      	ldr	r2, [r3, #16]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006632:	b2d2      	uxtb	r2, r2
 8006634:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663a:	1c5a      	adds	r2, r3, #1
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006644:	b29b      	uxth	r3, r3
 8006646:	3b01      	subs	r3, #1
 8006648:	b29a      	uxth	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006658:	2b40      	cmp	r3, #64	@ 0x40
 800665a:	d112      	bne.n	8006682 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	691a      	ldr	r2, [r3, #16]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006666:	b2d2      	uxtb	r2, r2
 8006668:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666e:	1c5a      	adds	r2, r3, #1
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006678:	b29b      	uxth	r3, r3
 800667a:	3b01      	subs	r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006686:	b29b      	uxth	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	d005      	beq.n	8006698 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006690:	f043 0204 	orr.w	r2, r3, #4
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669c:	2b00      	cmp	r3, #0
 800669e:	d003      	beq.n	80066a8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 f8b3 	bl	800680c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80066a6:	e039      	b.n	800671c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
 80066aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80066ac:	d109      	bne.n	80066c2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2228      	movs	r2, #40	@ 0x28
 80066b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7ff f829 	bl	8005714 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b28      	cmp	r3, #40	@ 0x28
 80066cc:	d111      	bne.n	80066f2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a15      	ldr	r2, [pc, #84]	@ (8006728 <I2C_Slave_STOPF+0x25c>)
 80066d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2220      	movs	r2, #32
 80066de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7ff f82a 	bl	8005744 <HAL_I2C_ListenCpltCallback>
}
 80066f0:	e014      	b.n	800671c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066f6:	2b22      	cmp	r3, #34	@ 0x22
 80066f8:	d002      	beq.n	8006700 <I2C_Slave_STOPF+0x234>
 80066fa:	7bfb      	ldrb	r3, [r7, #15]
 80066fc:	2b22      	cmp	r3, #34	@ 0x22
 80066fe:	d10d      	bne.n	800671c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2220      	movs	r2, #32
 800670a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7fe fffc 	bl	8005714 <HAL_I2C_SlaveRxCpltCallback>
}
 800671c:	bf00      	nop
 800671e:	3710      	adds	r7, #16
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	08006e71 	.word	0x08006e71
 8006728:	ffff0000 	.word	0xffff0000

0800672c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800673a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006740:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	2b08      	cmp	r3, #8
 8006746:	d002      	beq.n	800674e <I2C_Slave_AF+0x22>
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	2b20      	cmp	r3, #32
 800674c:	d129      	bne.n	80067a2 <I2C_Slave_AF+0x76>
 800674e:	7bfb      	ldrb	r3, [r7, #15]
 8006750:	2b28      	cmp	r3, #40	@ 0x28
 8006752:	d126      	bne.n	80067a2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a2c      	ldr	r2, [pc, #176]	@ (8006808 <I2C_Slave_AF+0xdc>)
 8006758:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	685a      	ldr	r2, [r3, #4]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006768:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006772:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006782:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fe ffd2 	bl	8005744 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80067a0:	e02e      	b.n	8006800 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80067a2:	7bfb      	ldrb	r3, [r7, #15]
 80067a4:	2b21      	cmp	r3, #33	@ 0x21
 80067a6:	d126      	bne.n	80067f6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a17      	ldr	r2, [pc, #92]	@ (8006808 <I2C_Slave_AF+0xdc>)
 80067ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2221      	movs	r2, #33	@ 0x21
 80067b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2220      	movs	r2, #32
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	685a      	ldr	r2, [r3, #4]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80067d2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067dc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067ec:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7fe ff86 	bl	8005700 <HAL_I2C_SlaveTxCpltCallback>
}
 80067f4:	e004      	b.n	8006800 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067fe:	615a      	str	r2, [r3, #20]
}
 8006800:	bf00      	nop
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	ffff0000 	.word	0xffff0000

0800680c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800681a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006822:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006824:	7bbb      	ldrb	r3, [r7, #14]
 8006826:	2b10      	cmp	r3, #16
 8006828:	d002      	beq.n	8006830 <I2C_ITError+0x24>
 800682a:	7bbb      	ldrb	r3, [r7, #14]
 800682c:	2b40      	cmp	r3, #64	@ 0x40
 800682e:	d10a      	bne.n	8006846 <I2C_ITError+0x3a>
 8006830:	7bfb      	ldrb	r3, [r7, #15]
 8006832:	2b22      	cmp	r3, #34	@ 0x22
 8006834:	d107      	bne.n	8006846 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006844:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006846:	7bfb      	ldrb	r3, [r7, #15]
 8006848:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800684c:	2b28      	cmp	r3, #40	@ 0x28
 800684e:	d107      	bne.n	8006860 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2228      	movs	r2, #40	@ 0x28
 800685a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800685e:	e015      	b.n	800688c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800686a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800686e:	d00a      	beq.n	8006886 <I2C_ITError+0x7a>
 8006870:	7bfb      	ldrb	r3, [r7, #15]
 8006872:	2b60      	cmp	r3, #96	@ 0x60
 8006874:	d007      	beq.n	8006886 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2220      	movs	r2, #32
 800687a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006896:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800689a:	d162      	bne.n	8006962 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068aa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d020      	beq.n	80068fc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068be:	4a6a      	ldr	r2, [pc, #424]	@ (8006a68 <I2C_ITError+0x25c>)
 80068c0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fd fdb9 	bl	800443e <HAL_DMA_Abort_IT>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f000 8089 	beq.w	80069e6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0201 	bic.w	r2, r2, #1
 80068e2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2220      	movs	r2, #32
 80068e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80068f6:	4610      	mov	r0, r2
 80068f8:	4798      	blx	r3
 80068fa:	e074      	b.n	80069e6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006900:	4a59      	ldr	r2, [pc, #356]	@ (8006a68 <I2C_ITError+0x25c>)
 8006902:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006908:	4618      	mov	r0, r3
 800690a:	f7fd fd98 	bl	800443e <HAL_DMA_Abort_IT>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d068      	beq.n	80069e6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800691e:	2b40      	cmp	r3, #64	@ 0x40
 8006920:	d10b      	bne.n	800693a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	691a      	ldr	r2, [r3, #16]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800692c:	b2d2      	uxtb	r2, r2
 800692e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006934:	1c5a      	adds	r2, r3, #1
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f022 0201 	bic.w	r2, r2, #1
 8006948:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2220      	movs	r2, #32
 800694e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800695c:	4610      	mov	r0, r2
 800695e:	4798      	blx	r3
 8006960:	e041      	b.n	80069e6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b60      	cmp	r3, #96	@ 0x60
 800696c:	d125      	bne.n	80069ba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2220      	movs	r2, #32
 8006972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006986:	2b40      	cmp	r3, #64	@ 0x40
 8006988:	d10b      	bne.n	80069a2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006994:	b2d2      	uxtb	r2, r2
 8006996:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699c:	1c5a      	adds	r2, r3, #1
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f022 0201 	bic.w	r2, r2, #1
 80069b0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7fe feee 	bl	8005794 <HAL_I2C_AbortCpltCallback>
 80069b8:	e015      	b.n	80069e6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	695b      	ldr	r3, [r3, #20]
 80069c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c4:	2b40      	cmp	r3, #64	@ 0x40
 80069c6:	d10b      	bne.n	80069e0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	691a      	ldr	r2, [r3, #16]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d2:	b2d2      	uxtb	r2, r2
 80069d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069da:	1c5a      	adds	r2, r3, #1
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f7fe fecd 	bl	8005780 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	f003 0301 	and.w	r3, r3, #1
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10e      	bne.n	8006a14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d109      	bne.n	8006a14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d104      	bne.n	8006a14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d007      	beq.n	8006a24 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	685a      	ldr	r2, [r3, #4]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a22:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a2a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a30:	f003 0304 	and.w	r3, r3, #4
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d113      	bne.n	8006a60 <I2C_ITError+0x254>
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
 8006a3a:	2b28      	cmp	r3, #40	@ 0x28
 8006a3c:	d110      	bne.n	8006a60 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a0a      	ldr	r2, [pc, #40]	@ (8006a6c <I2C_ITError+0x260>)
 8006a42:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7fe fe72 	bl	8005744 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006a60:	bf00      	nop
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	08006e71 	.word	0x08006e71
 8006a6c:	ffff0000 	.word	0xffff0000

08006a70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b088      	sub	sp, #32
 8006a74:	af02      	add	r7, sp, #8
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	607a      	str	r2, [r7, #4]
 8006a7a:	603b      	str	r3, [r7, #0]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	2b08      	cmp	r3, #8
 8006a8a:	d006      	beq.n	8006a9a <I2C_MasterRequestWrite+0x2a>
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d003      	beq.n	8006a9a <I2C_MasterRequestWrite+0x2a>
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006a98:	d108      	bne.n	8006aac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006aa8:	601a      	str	r2, [r3, #0]
 8006aaa:	e00b      	b.n	8006ac4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab0:	2b12      	cmp	r3, #18
 8006ab2:	d107      	bne.n	8006ac4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ac2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	9300      	str	r3, [sp, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 fa75 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00d      	beq.n	8006af8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ae6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006aea:	d103      	bne.n	8006af4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006af2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e035      	b.n	8006b64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b00:	d108      	bne.n	8006b14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b02:	897b      	ldrh	r3, [r7, #10]
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	461a      	mov	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006b10:	611a      	str	r2, [r3, #16]
 8006b12:	e01b      	b.n	8006b4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006b14:	897b      	ldrh	r3, [r7, #10]
 8006b16:	11db      	asrs	r3, r3, #7
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	f003 0306 	and.w	r3, r3, #6
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	f063 030f 	orn	r3, r3, #15
 8006b24:	b2da      	uxtb	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	490e      	ldr	r1, [pc, #56]	@ (8006b6c <I2C_MasterRequestWrite+0xfc>)
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f000 fa9b 	bl	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d001      	beq.n	8006b42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e010      	b.n	8006b64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006b42:	897b      	ldrh	r3, [r7, #10]
 8006b44:	b2da      	uxtb	r2, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	4907      	ldr	r1, [pc, #28]	@ (8006b70 <I2C_MasterRequestWrite+0x100>)
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f000 fa8b 	bl	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d001      	beq.n	8006b62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e000      	b.n	8006b64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3718      	adds	r7, #24
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	00010008 	.word	0x00010008
 8006b70:	00010002 	.word	0x00010002

08006b74 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b088      	sub	sp, #32
 8006b78:	af02      	add	r7, sp, #8
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	4608      	mov	r0, r1
 8006b7e:	4611      	mov	r1, r2
 8006b80:	461a      	mov	r2, r3
 8006b82:	4603      	mov	r3, r0
 8006b84:	817b      	strh	r3, [r7, #10]
 8006b86:	460b      	mov	r3, r1
 8006b88:	813b      	strh	r3, [r7, #8]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba0:	9300      	str	r3, [sp, #0]
 8006ba2:	6a3b      	ldr	r3, [r7, #32]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f000 fa08 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00d      	beq.n	8006bd2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bc4:	d103      	bne.n	8006bce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006bce:	2303      	movs	r3, #3
 8006bd0:	e05f      	b.n	8006c92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bd2:	897b      	ldrh	r3, [r7, #10]
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006be0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be4:	6a3a      	ldr	r2, [r7, #32]
 8006be6:	492d      	ldr	r1, [pc, #180]	@ (8006c9c <I2C_RequestMemoryWrite+0x128>)
 8006be8:	68f8      	ldr	r0, [r7, #12]
 8006bea:	f000 fa40 	bl	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d001      	beq.n	8006bf8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e04c      	b.n	8006c92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	617b      	str	r3, [r7, #20]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	617b      	str	r3, [r7, #20]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	699b      	ldr	r3, [r3, #24]
 8006c0a:	617b      	str	r3, [r7, #20]
 8006c0c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c10:	6a39      	ldr	r1, [r7, #32]
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 faaa 	bl	800716c <I2C_WaitOnTXEFlagUntilTimeout>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00d      	beq.n	8006c3a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	d107      	bne.n	8006c36 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e02b      	b.n	8006c92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c3a:	88fb      	ldrh	r3, [r7, #6]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d105      	bne.n	8006c4c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c40:	893b      	ldrh	r3, [r7, #8]
 8006c42:	b2da      	uxtb	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	611a      	str	r2, [r3, #16]
 8006c4a:	e021      	b.n	8006c90 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c4c:	893b      	ldrh	r3, [r7, #8]
 8006c4e:	0a1b      	lsrs	r3, r3, #8
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c5c:	6a39      	ldr	r1, [r7, #32]
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f000 fa84 	bl	800716c <I2C_WaitOnTXEFlagUntilTimeout>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00d      	beq.n	8006c86 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	d107      	bne.n	8006c82 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c80:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e005      	b.n	8006c92 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c86:	893b      	ldrh	r3, [r7, #8]
 8006c88:	b2da      	uxtb	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3718      	adds	r7, #24
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	00010002 	.word	0x00010002

08006ca0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b088      	sub	sp, #32
 8006ca4:	af02      	add	r7, sp, #8
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	4608      	mov	r0, r1
 8006caa:	4611      	mov	r1, r2
 8006cac:	461a      	mov	r2, r3
 8006cae:	4603      	mov	r3, r0
 8006cb0:	817b      	strh	r3, [r7, #10]
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	813b      	strh	r3, [r7, #8]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cc8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cd8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	6a3b      	ldr	r3, [r7, #32]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f000 f96a 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00d      	beq.n	8006d0e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d00:	d103      	bne.n	8006d0a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d08:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e0aa      	b.n	8006e64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d0e:	897b      	ldrh	r3, [r7, #10]
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	461a      	mov	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d1c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d20:	6a3a      	ldr	r2, [r7, #32]
 8006d22:	4952      	ldr	r1, [pc, #328]	@ (8006e6c <I2C_RequestMemoryRead+0x1cc>)
 8006d24:	68f8      	ldr	r0, [r7, #12]
 8006d26:	f000 f9a2 	bl	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e097      	b.n	8006e64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	695b      	ldr	r3, [r3, #20]
 8006d3e:	617b      	str	r3, [r7, #20]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d4c:	6a39      	ldr	r1, [r7, #32]
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f000 fa0c 	bl	800716c <I2C_WaitOnTXEFlagUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00d      	beq.n	8006d76 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d107      	bne.n	8006d72 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d70:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e076      	b.n	8006e64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d76:	88fb      	ldrh	r3, [r7, #6]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d105      	bne.n	8006d88 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d7c:	893b      	ldrh	r3, [r7, #8]
 8006d7e:	b2da      	uxtb	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	611a      	str	r2, [r3, #16]
 8006d86:	e021      	b.n	8006dcc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d88:	893b      	ldrh	r3, [r7, #8]
 8006d8a:	0a1b      	lsrs	r3, r3, #8
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	b2da      	uxtb	r2, r3
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d98:	6a39      	ldr	r1, [r7, #32]
 8006d9a:	68f8      	ldr	r0, [r7, #12]
 8006d9c:	f000 f9e6 	bl	800716c <I2C_WaitOnTXEFlagUntilTimeout>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00d      	beq.n	8006dc2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006daa:	2b04      	cmp	r3, #4
 8006dac:	d107      	bne.n	8006dbe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dbc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e050      	b.n	8006e64 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dc2:	893b      	ldrh	r3, [r7, #8]
 8006dc4:	b2da      	uxtb	r2, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dce:	6a39      	ldr	r1, [r7, #32]
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f000 f9cb 	bl	800716c <I2C_WaitOnTXEFlagUntilTimeout>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00d      	beq.n	8006df8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de0:	2b04      	cmp	r3, #4
 8006de2:	d107      	bne.n	8006df4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006df2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e035      	b.n	8006e64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e06:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0a:	9300      	str	r3, [sp, #0]
 8006e0c:	6a3b      	ldr	r3, [r7, #32]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 f8d3 	bl	8006fc0 <I2C_WaitOnFlagUntilTimeout>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00d      	beq.n	8006e3c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e2e:	d103      	bne.n	8006e38 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e013      	b.n	8006e64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e3c:	897b      	ldrh	r3, [r7, #10]
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	f043 0301 	orr.w	r3, r3, #1
 8006e44:	b2da      	uxtb	r2, r3
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4e:	6a3a      	ldr	r2, [r7, #32]
 8006e50:	4906      	ldr	r1, [pc, #24]	@ (8006e6c <I2C_RequestMemoryRead+0x1cc>)
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f000 f90b 	bl	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d001      	beq.n	8006e62 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e000      	b.n	8006e64 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3718      	adds	r7, #24
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	00010002 	.word	0x00010002

08006e70 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b086      	sub	sp, #24
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e80:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e88:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8006fb8 <I2C_DMAAbort+0x148>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	08db      	lsrs	r3, r3, #3
 8006e90:	4a4a      	ldr	r2, [pc, #296]	@ (8006fbc <I2C_DMAAbort+0x14c>)
 8006e92:	fba2 2303 	umull	r2, r3, r2, r3
 8006e96:	0a1a      	lsrs	r2, r3, #8
 8006e98:	4613      	mov	r3, r2
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	4413      	add	r3, r2
 8006e9e:	00da      	lsls	r2, r3, #3
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d106      	bne.n	8006eb8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eae:	f043 0220 	orr.w	r2, r3, #32
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006eb6:	e00a      	b.n	8006ece <I2C_DMAAbort+0x5e>
    }
    count--;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ecc:	d0ea      	beq.n	8006ea4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eda:	2200      	movs	r2, #0
 8006edc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d003      	beq.n	8006eee <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eea:	2200      	movs	r2, #0
 8006eec:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006efc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	2200      	movs	r2, #0
 8006f02:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d003      	beq.n	8006f14 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f10:	2200      	movs	r2, #0
 8006f12:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d003      	beq.n	8006f24 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f20:	2200      	movs	r2, #0
 8006f22:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f022 0201 	bic.w	r2, r2, #1
 8006f32:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b60      	cmp	r3, #96	@ 0x60
 8006f3e:	d10e      	bne.n	8006f5e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	2220      	movs	r2, #32
 8006f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	2200      	movs	r2, #0
 8006f54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f56:	6978      	ldr	r0, [r7, #20]
 8006f58:	f7fe fc1c 	bl	8005794 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006f5c:	e027      	b.n	8006fae <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006f5e:	7cfb      	ldrb	r3, [r7, #19]
 8006f60:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006f64:	2b28      	cmp	r3, #40	@ 0x28
 8006f66:	d117      	bne.n	8006f98 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f042 0201 	orr.w	r2, r2, #1
 8006f76:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f86:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2228      	movs	r2, #40	@ 0x28
 8006f92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006f96:	e007      	b.n	8006fa8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	2220      	movs	r2, #32
 8006f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006fa8:	6978      	ldr	r0, [r7, #20]
 8006faa:	f7fe fbe9 	bl	8005780 <HAL_I2C_ErrorCallback>
}
 8006fae:	bf00      	nop
 8006fb0:	3718      	adds	r7, #24
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	20000190 	.word	0x20000190
 8006fbc:	14f8b589 	.word	0x14f8b589

08006fc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	603b      	str	r3, [r7, #0]
 8006fcc:	4613      	mov	r3, r2
 8006fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fd0:	e025      	b.n	800701e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd8:	d021      	beq.n	800701e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fda:	f7fd f8ef 	bl	80041bc <HAL_GetTick>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	683a      	ldr	r2, [r7, #0]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d302      	bcc.n	8006ff0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d116      	bne.n	800701e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2220      	movs	r2, #32
 8006ffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800700a:	f043 0220 	orr.w	r2, r3, #32
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e023      	b.n	8007066 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	0c1b      	lsrs	r3, r3, #16
 8007022:	b2db      	uxtb	r3, r3
 8007024:	2b01      	cmp	r3, #1
 8007026:	d10d      	bne.n	8007044 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	43da      	mvns	r2, r3
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	4013      	ands	r3, r2
 8007034:	b29b      	uxth	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	bf0c      	ite	eq
 800703a:	2301      	moveq	r3, #1
 800703c:	2300      	movne	r3, #0
 800703e:	b2db      	uxtb	r3, r3
 8007040:	461a      	mov	r2, r3
 8007042:	e00c      	b.n	800705e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	43da      	mvns	r2, r3
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	4013      	ands	r3, r2
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	bf0c      	ite	eq
 8007056:	2301      	moveq	r3, #1
 8007058:	2300      	movne	r3, #0
 800705a:	b2db      	uxtb	r3, r3
 800705c:	461a      	mov	r2, r3
 800705e:	79fb      	ldrb	r3, [r7, #7]
 8007060:	429a      	cmp	r2, r3
 8007062:	d0b6      	beq.n	8006fd2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}

0800706e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800706e:	b580      	push	{r7, lr}
 8007070:	b084      	sub	sp, #16
 8007072:	af00      	add	r7, sp, #0
 8007074:	60f8      	str	r0, [r7, #12]
 8007076:	60b9      	str	r1, [r7, #8]
 8007078:	607a      	str	r2, [r7, #4]
 800707a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800707c:	e051      	b.n	8007122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007088:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708c:	d123      	bne.n	80070d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800709c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80070a6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2220      	movs	r2, #32
 80070b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c2:	f043 0204 	orr.w	r2, r3, #4
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e046      	b.n	8007164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070dc:	d021      	beq.n	8007122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070de:	f7fd f86d 	bl	80041bc <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d302      	bcc.n	80070f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d116      	bne.n	8007122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710e:	f043 0220 	orr.w	r2, r3, #32
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e020      	b.n	8007164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	0c1b      	lsrs	r3, r3, #16
 8007126:	b2db      	uxtb	r3, r3
 8007128:	2b01      	cmp	r3, #1
 800712a:	d10c      	bne.n	8007146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	43da      	mvns	r2, r3
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	4013      	ands	r3, r2
 8007138:	b29b      	uxth	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	bf14      	ite	ne
 800713e:	2301      	movne	r3, #1
 8007140:	2300      	moveq	r3, #0
 8007142:	b2db      	uxtb	r3, r3
 8007144:	e00b      	b.n	800715e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	699b      	ldr	r3, [r3, #24]
 800714c:	43da      	mvns	r2, r3
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	4013      	ands	r3, r2
 8007152:	b29b      	uxth	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	bf14      	ite	ne
 8007158:	2301      	movne	r3, #1
 800715a:	2300      	moveq	r3, #0
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	d18d      	bne.n	800707e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007178:	e02d      	b.n	80071d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f000 f900 	bl	8007380 <I2C_IsAcknowledgeFailed>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e02d      	b.n	80071e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007190:	d021      	beq.n	80071d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007192:	f7fd f813 	bl	80041bc <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	68ba      	ldr	r2, [r7, #8]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d302      	bcc.n	80071a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d116      	bne.n	80071d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2220      	movs	r2, #32
 80071b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c2:	f043 0220 	orr.w	r2, r3, #32
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e007      	b.n	80071e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	695b      	ldr	r3, [r3, #20]
 80071dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071e0:	2b80      	cmp	r3, #128	@ 0x80
 80071e2:	d1ca      	bne.n	800717a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071e4:	2300      	movs	r3, #0
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}

080071ee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b084      	sub	sp, #16
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	60f8      	str	r0, [r7, #12]
 80071f6:	60b9      	str	r1, [r7, #8]
 80071f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071fa:	e02d      	b.n	8007258 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	f000 f8bf 	bl	8007380 <I2C_IsAcknowledgeFailed>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d001      	beq.n	800720c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e02d      	b.n	8007268 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007212:	d021      	beq.n	8007258 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007214:	f7fc ffd2 	bl	80041bc <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	68ba      	ldr	r2, [r7, #8]
 8007220:	429a      	cmp	r2, r3
 8007222:	d302      	bcc.n	800722a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d116      	bne.n	8007258 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2200      	movs	r2, #0
 800722e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2220      	movs	r2, #32
 8007234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007244:	f043 0220 	orr.w	r2, r3, #32
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	e007      	b.n	8007268 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	f003 0304 	and.w	r3, r3, #4
 8007262:	2b04      	cmp	r3, #4
 8007264:	d1ca      	bne.n	80071fc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007278:	2300      	movs	r3, #0
 800727a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800727c:	4b13      	ldr	r3, [pc, #76]	@ (80072cc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	08db      	lsrs	r3, r3, #3
 8007282:	4a13      	ldr	r2, [pc, #76]	@ (80072d0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007284:	fba2 2303 	umull	r2, r3, r2, r3
 8007288:	0a1a      	lsrs	r2, r3, #8
 800728a:	4613      	mov	r3, r2
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	4413      	add	r3, r2
 8007290:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	3b01      	subs	r3, #1
 8007296:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d107      	bne.n	80072ae <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a2:	f043 0220 	orr.w	r2, r3, #32
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e008      	b.n	80072c0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072bc:	d0e9      	beq.n	8007292 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80072be:	2300      	movs	r3, #0
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3714      	adds	r7, #20
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr
 80072cc:	20000190 	.word	0x20000190
 80072d0:	14f8b589 	.word	0x14f8b589

080072d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80072e0:	e042      	b.n	8007368 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	f003 0310 	and.w	r3, r3, #16
 80072ec:	2b10      	cmp	r3, #16
 80072ee:	d119      	bne.n	8007324 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f06f 0210 	mvn.w	r2, #16
 80072f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2220      	movs	r2, #32
 8007304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e029      	b.n	8007378 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007324:	f7fc ff4a 	bl	80041bc <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	68ba      	ldr	r2, [r7, #8]
 8007330:	429a      	cmp	r2, r3
 8007332:	d302      	bcc.n	800733a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d116      	bne.n	8007368 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2200      	movs	r2, #0
 800733e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2220      	movs	r2, #32
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007354:	f043 0220 	orr.w	r2, r3, #32
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e007      	b.n	8007378 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007372:	2b40      	cmp	r3, #64	@ 0x40
 8007374:	d1b5      	bne.n	80072e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007396:	d11b      	bne.n	80073d0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80073a0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2220      	movs	r2, #32
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073bc:	f043 0204 	orr.w	r2, r3, #4
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	e000      	b.n	80073d2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	370c      	adds	r7, #12
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80073de:	b480      	push	{r7}
 80073e0:	b083      	sub	sp, #12
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ea:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80073ee:	d103      	bne.n	80073f8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80073f6:	e007      	b.n	8007408 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007400:	d102      	bne.n	8007408 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2208      	movs	r2, #8
 8007406:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007414:	b480      	push	{r7}
 8007416:	b083      	sub	sp, #12
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b20      	cmp	r3, #32
 8007428:	d129      	bne.n	800747e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2224      	movs	r2, #36	@ 0x24
 800742e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f022 0201 	bic.w	r2, r2, #1
 8007440:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0210 	bic.w	r2, r2, #16
 8007450:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	683a      	ldr	r2, [r7, #0]
 800745e:	430a      	orrs	r2, r1
 8007460:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f042 0201 	orr.w	r2, r2, #1
 8007470:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2220      	movs	r2, #32
 8007476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800747a:	2300      	movs	r3, #0
 800747c:	e000      	b.n	8007480 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800747e:	2302      	movs	r3, #2
  }
}
 8007480:	4618      	mov	r0, r3
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800748c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800748e:	b08f      	sub	sp, #60	@ 0x3c
 8007490:	af0a      	add	r7, sp, #40	@ 0x28
 8007492:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d101      	bne.n	800749e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	e116      	b.n	80076cc <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d106      	bne.n	80074be <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f7fc fd11 	bl	8003ee0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2203      	movs	r2, #3
 80074c2:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d102      	bne.n	80074d8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4618      	mov	r0, r3
 80074de:	f001 ffb6 	bl	800944e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	603b      	str	r3, [r7, #0]
 80074e8:	687e      	ldr	r6, [r7, #4]
 80074ea:	466d      	mov	r5, sp
 80074ec:	f106 0410 	add.w	r4, r6, #16
 80074f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80074f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80074f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80074f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80074f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80074fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8007500:	1d33      	adds	r3, r6, #4
 8007502:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007504:	6838      	ldr	r0, [r7, #0]
 8007506:	f001 ff41 	bl	800938c <USB_CoreInit>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d005      	beq.n	800751c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e0d7      	b.n	80076cc <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2100      	movs	r1, #0
 8007522:	4618      	mov	r0, r3
 8007524:	f001 ffa4 	bl	8009470 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007528:	2300      	movs	r3, #0
 800752a:	73fb      	strb	r3, [r7, #15]
 800752c:	e04a      	b.n	80075c4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800752e:	7bfa      	ldrb	r2, [r7, #15]
 8007530:	6879      	ldr	r1, [r7, #4]
 8007532:	4613      	mov	r3, r2
 8007534:	00db      	lsls	r3, r3, #3
 8007536:	4413      	add	r3, r2
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	440b      	add	r3, r1
 800753c:	333d      	adds	r3, #61	@ 0x3d
 800753e:	2201      	movs	r2, #1
 8007540:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007542:	7bfa      	ldrb	r2, [r7, #15]
 8007544:	6879      	ldr	r1, [r7, #4]
 8007546:	4613      	mov	r3, r2
 8007548:	00db      	lsls	r3, r3, #3
 800754a:	4413      	add	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	440b      	add	r3, r1
 8007550:	333c      	adds	r3, #60	@ 0x3c
 8007552:	7bfa      	ldrb	r2, [r7, #15]
 8007554:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007556:	7bfa      	ldrb	r2, [r7, #15]
 8007558:	7bfb      	ldrb	r3, [r7, #15]
 800755a:	b298      	uxth	r0, r3
 800755c:	6879      	ldr	r1, [r7, #4]
 800755e:	4613      	mov	r3, r2
 8007560:	00db      	lsls	r3, r3, #3
 8007562:	4413      	add	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	440b      	add	r3, r1
 8007568:	3344      	adds	r3, #68	@ 0x44
 800756a:	4602      	mov	r2, r0
 800756c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800756e:	7bfa      	ldrb	r2, [r7, #15]
 8007570:	6879      	ldr	r1, [r7, #4]
 8007572:	4613      	mov	r3, r2
 8007574:	00db      	lsls	r3, r3, #3
 8007576:	4413      	add	r3, r2
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	440b      	add	r3, r1
 800757c:	3340      	adds	r3, #64	@ 0x40
 800757e:	2200      	movs	r2, #0
 8007580:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007582:	7bfa      	ldrb	r2, [r7, #15]
 8007584:	6879      	ldr	r1, [r7, #4]
 8007586:	4613      	mov	r3, r2
 8007588:	00db      	lsls	r3, r3, #3
 800758a:	4413      	add	r3, r2
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	440b      	add	r3, r1
 8007590:	3348      	adds	r3, #72	@ 0x48
 8007592:	2200      	movs	r2, #0
 8007594:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007596:	7bfa      	ldrb	r2, [r7, #15]
 8007598:	6879      	ldr	r1, [r7, #4]
 800759a:	4613      	mov	r3, r2
 800759c:	00db      	lsls	r3, r3, #3
 800759e:	4413      	add	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	440b      	add	r3, r1
 80075a4:	334c      	adds	r3, #76	@ 0x4c
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80075aa:	7bfa      	ldrb	r2, [r7, #15]
 80075ac:	6879      	ldr	r1, [r7, #4]
 80075ae:	4613      	mov	r3, r2
 80075b0:	00db      	lsls	r3, r3, #3
 80075b2:	4413      	add	r3, r2
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	440b      	add	r3, r1
 80075b8:	3354      	adds	r3, #84	@ 0x54
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80075be:	7bfb      	ldrb	r3, [r7, #15]
 80075c0:	3301      	adds	r3, #1
 80075c2:	73fb      	strb	r3, [r7, #15]
 80075c4:	7bfa      	ldrb	r2, [r7, #15]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d3af      	bcc.n	800752e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80075ce:	2300      	movs	r3, #0
 80075d0:	73fb      	strb	r3, [r7, #15]
 80075d2:	e044      	b.n	800765e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80075d4:	7bfa      	ldrb	r2, [r7, #15]
 80075d6:	6879      	ldr	r1, [r7, #4]
 80075d8:	4613      	mov	r3, r2
 80075da:	00db      	lsls	r3, r3, #3
 80075dc:	4413      	add	r3, r2
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	440b      	add	r3, r1
 80075e2:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80075e6:	2200      	movs	r2, #0
 80075e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80075ea:	7bfa      	ldrb	r2, [r7, #15]
 80075ec:	6879      	ldr	r1, [r7, #4]
 80075ee:	4613      	mov	r3, r2
 80075f0:	00db      	lsls	r3, r3, #3
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	440b      	add	r3, r1
 80075f8:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80075fc:	7bfa      	ldrb	r2, [r7, #15]
 80075fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007600:	7bfa      	ldrb	r2, [r7, #15]
 8007602:	6879      	ldr	r1, [r7, #4]
 8007604:	4613      	mov	r3, r2
 8007606:	00db      	lsls	r3, r3, #3
 8007608:	4413      	add	r3, r2
 800760a:	009b      	lsls	r3, r3, #2
 800760c:	440b      	add	r3, r1
 800760e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8007612:	2200      	movs	r2, #0
 8007614:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007616:	7bfa      	ldrb	r2, [r7, #15]
 8007618:	6879      	ldr	r1, [r7, #4]
 800761a:	4613      	mov	r3, r2
 800761c:	00db      	lsls	r3, r3, #3
 800761e:	4413      	add	r3, r2
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	440b      	add	r3, r1
 8007624:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8007628:	2200      	movs	r2, #0
 800762a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800762c:	7bfa      	ldrb	r2, [r7, #15]
 800762e:	6879      	ldr	r1, [r7, #4]
 8007630:	4613      	mov	r3, r2
 8007632:	00db      	lsls	r3, r3, #3
 8007634:	4413      	add	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	440b      	add	r3, r1
 800763a:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800763e:	2200      	movs	r2, #0
 8007640:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007642:	7bfa      	ldrb	r2, [r7, #15]
 8007644:	6879      	ldr	r1, [r7, #4]
 8007646:	4613      	mov	r3, r2
 8007648:	00db      	lsls	r3, r3, #3
 800764a:	4413      	add	r3, r2
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	440b      	add	r3, r1
 8007650:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8007654:	2200      	movs	r2, #0
 8007656:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007658:	7bfb      	ldrb	r3, [r7, #15]
 800765a:	3301      	adds	r3, #1
 800765c:	73fb      	strb	r3, [r7, #15]
 800765e:	7bfa      	ldrb	r2, [r7, #15]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	429a      	cmp	r2, r3
 8007666:	d3b5      	bcc.n	80075d4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	603b      	str	r3, [r7, #0]
 800766e:	687e      	ldr	r6, [r7, #4]
 8007670:	466d      	mov	r5, sp
 8007672:	f106 0410 	add.w	r4, r6, #16
 8007676:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007678:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800767a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800767c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800767e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007682:	e885 0003 	stmia.w	r5, {r0, r1}
 8007686:	1d33      	adds	r3, r6, #4
 8007688:	cb0e      	ldmia	r3, {r1, r2, r3}
 800768a:	6838      	ldr	r0, [r7, #0]
 800768c:	f001 ff3c 	bl	8009508 <USB_DevInit>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d005      	beq.n	80076a2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2202      	movs	r2, #2
 800769a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e014      	b.n	80076cc <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2201      	movs	r2, #1
 80076ae:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d102      	bne.n	80076c0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 f80a 	bl	80076d4 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4618      	mov	r0, r3
 80076c6:	f002 f8fa 	bl	80098be <USB_DevDisconnect>

  return HAL_OK;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3714      	adds	r7, #20
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080076d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	699b      	ldr	r3, [r3, #24]
 80076f6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007706:	f043 0303 	orr.w	r3, r3, #3
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800770e:	2300      	movs	r3, #0
}
 8007710:	4618      	mov	r0, r3
 8007712:	3714      	adds	r7, #20
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr

0800771c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007722:	2300      	movs	r3, #0
 8007724:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007726:	2300      	movs	r3, #0
 8007728:	603b      	str	r3, [r7, #0]
 800772a:	4b20      	ldr	r3, [pc, #128]	@ (80077ac <HAL_PWREx_EnableOverDrive+0x90>)
 800772c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800772e:	4a1f      	ldr	r2, [pc, #124]	@ (80077ac <HAL_PWREx_EnableOverDrive+0x90>)
 8007730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007734:	6413      	str	r3, [r2, #64]	@ 0x40
 8007736:	4b1d      	ldr	r3, [pc, #116]	@ (80077ac <HAL_PWREx_EnableOverDrive+0x90>)
 8007738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800773a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800773e:	603b      	str	r3, [r7, #0]
 8007740:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007742:	4b1b      	ldr	r3, [pc, #108]	@ (80077b0 <HAL_PWREx_EnableOverDrive+0x94>)
 8007744:	2201      	movs	r2, #1
 8007746:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007748:	f7fc fd38 	bl	80041bc <HAL_GetTick>
 800774c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800774e:	e009      	b.n	8007764 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007750:	f7fc fd34 	bl	80041bc <HAL_GetTick>
 8007754:	4602      	mov	r2, r0
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800775e:	d901      	bls.n	8007764 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007760:	2303      	movs	r3, #3
 8007762:	e01f      	b.n	80077a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007764:	4b13      	ldr	r3, [pc, #76]	@ (80077b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800776c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007770:	d1ee      	bne.n	8007750 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007772:	4b11      	ldr	r3, [pc, #68]	@ (80077b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007774:	2201      	movs	r2, #1
 8007776:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007778:	f7fc fd20 	bl	80041bc <HAL_GetTick>
 800777c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800777e:	e009      	b.n	8007794 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007780:	f7fc fd1c 	bl	80041bc <HAL_GetTick>
 8007784:	4602      	mov	r2, r0
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	1ad3      	subs	r3, r2, r3
 800778a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800778e:	d901      	bls.n	8007794 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007790:	2303      	movs	r3, #3
 8007792:	e007      	b.n	80077a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007794:	4b07      	ldr	r3, [pc, #28]	@ (80077b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800779c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077a0:	d1ee      	bne.n	8007780 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3708      	adds	r7, #8
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	40023800 	.word	0x40023800
 80077b0:	420e0040 	.word	0x420e0040
 80077b4:	40007000 	.word	0x40007000
 80077b8:	420e0044 	.word	0x420e0044

080077bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e0cc      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077d0:	4b68      	ldr	r3, [pc, #416]	@ (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 030f 	and.w	r3, r3, #15
 80077d8:	683a      	ldr	r2, [r7, #0]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d90c      	bls.n	80077f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077de:	4b65      	ldr	r3, [pc, #404]	@ (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	b2d2      	uxtb	r2, r2
 80077e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077e6:	4b63      	ldr	r3, [pc, #396]	@ (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 030f 	and.w	r3, r3, #15
 80077ee:	683a      	ldr	r2, [r7, #0]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d001      	beq.n	80077f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e0b8      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0302 	and.w	r3, r3, #2
 8007800:	2b00      	cmp	r3, #0
 8007802:	d020      	beq.n	8007846 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 0304 	and.w	r3, r3, #4
 800780c:	2b00      	cmp	r3, #0
 800780e:	d005      	beq.n	800781c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007810:	4b59      	ldr	r3, [pc, #356]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	4a58      	ldr	r2, [pc, #352]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007816:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800781a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0308 	and.w	r3, r3, #8
 8007824:	2b00      	cmp	r3, #0
 8007826:	d005      	beq.n	8007834 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007828:	4b53      	ldr	r3, [pc, #332]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	4a52      	ldr	r2, [pc, #328]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800782e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007832:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007834:	4b50      	ldr	r3, [pc, #320]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	494d      	ldr	r1, [pc, #308]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007842:	4313      	orrs	r3, r2
 8007844:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b00      	cmp	r3, #0
 8007850:	d044      	beq.n	80078dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	2b01      	cmp	r3, #1
 8007858:	d107      	bne.n	800786a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800785a:	4b47      	ldr	r3, [pc, #284]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d119      	bne.n	800789a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e07f      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	2b02      	cmp	r3, #2
 8007870:	d003      	beq.n	800787a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007876:	2b03      	cmp	r3, #3
 8007878:	d107      	bne.n	800788a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800787a:	4b3f      	ldr	r3, [pc, #252]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d109      	bne.n	800789a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e06f      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800788a:	4b3b      	ldr	r3, [pc, #236]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e067      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800789a:	4b37      	ldr	r3, [pc, #220]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f023 0203 	bic.w	r2, r3, #3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	4934      	ldr	r1, [pc, #208]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 80078a8:	4313      	orrs	r3, r2
 80078aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078ac:	f7fc fc86 	bl	80041bc <HAL_GetTick>
 80078b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078b2:	e00a      	b.n	80078ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078b4:	f7fc fc82 	bl	80041bc <HAL_GetTick>
 80078b8:	4602      	mov	r2, r0
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d901      	bls.n	80078ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e04f      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ca:	4b2b      	ldr	r3, [pc, #172]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f003 020c 	and.w	r2, r3, #12
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	429a      	cmp	r2, r3
 80078da:	d1eb      	bne.n	80078b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078dc:	4b25      	ldr	r3, [pc, #148]	@ (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 030f 	and.w	r3, r3, #15
 80078e4:	683a      	ldr	r2, [r7, #0]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d20c      	bcs.n	8007904 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078ea:	4b22      	ldr	r3, [pc, #136]	@ (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	b2d2      	uxtb	r2, r2
 80078f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078f2:	4b20      	ldr	r3, [pc, #128]	@ (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 030f 	and.w	r3, r3, #15
 80078fa:	683a      	ldr	r2, [r7, #0]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d001      	beq.n	8007904 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e032      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 0304 	and.w	r3, r3, #4
 800790c:	2b00      	cmp	r3, #0
 800790e:	d008      	beq.n	8007922 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007910:	4b19      	ldr	r3, [pc, #100]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	4916      	ldr	r1, [pc, #88]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800791e:	4313      	orrs	r3, r2
 8007920:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 0308 	and.w	r3, r3, #8
 800792a:	2b00      	cmp	r3, #0
 800792c:	d009      	beq.n	8007942 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800792e:	4b12      	ldr	r3, [pc, #72]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	00db      	lsls	r3, r3, #3
 800793c:	490e      	ldr	r1, [pc, #56]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800793e:	4313      	orrs	r3, r2
 8007940:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007942:	f000 fb6b 	bl	800801c <HAL_RCC_GetSysClockFreq>
 8007946:	4602      	mov	r2, r0
 8007948:	4b0b      	ldr	r3, [pc, #44]	@ (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	091b      	lsrs	r3, r3, #4
 800794e:	f003 030f 	and.w	r3, r3, #15
 8007952:	490a      	ldr	r1, [pc, #40]	@ (800797c <HAL_RCC_ClockConfig+0x1c0>)
 8007954:	5ccb      	ldrb	r3, [r1, r3]
 8007956:	fa22 f303 	lsr.w	r3, r2, r3
 800795a:	4a09      	ldr	r2, [pc, #36]	@ (8007980 <HAL_RCC_ClockConfig+0x1c4>)
 800795c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800795e:	4b09      	ldr	r3, [pc, #36]	@ (8007984 <HAL_RCC_ClockConfig+0x1c8>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4618      	mov	r0, r3
 8007964:	f7fc fbe6 	bl	8004134 <HAL_InitTick>

  return HAL_OK;
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	40023c00 	.word	0x40023c00
 8007978:	40023800 	.word	0x40023800
 800797c:	0803565c 	.word	0x0803565c
 8007980:	20000190 	.word	0x20000190
 8007984:	200001ac 	.word	0x200001ac

08007988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007988:	b480      	push	{r7}
 800798a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800798c:	4b03      	ldr	r3, [pc, #12]	@ (800799c <HAL_RCC_GetHCLKFreq+0x14>)
 800798e:	681b      	ldr	r3, [r3, #0]
}
 8007990:	4618      	mov	r0, r3
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	20000190 	.word	0x20000190

080079a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80079a4:	f7ff fff0 	bl	8007988 <HAL_RCC_GetHCLKFreq>
 80079a8:	4602      	mov	r2, r0
 80079aa:	4b05      	ldr	r3, [pc, #20]	@ (80079c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	0a9b      	lsrs	r3, r3, #10
 80079b0:	f003 0307 	and.w	r3, r3, #7
 80079b4:	4903      	ldr	r1, [pc, #12]	@ (80079c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079b6:	5ccb      	ldrb	r3, [r1, r3]
 80079b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079bc:	4618      	mov	r0, r3
 80079be:	bd80      	pop	{r7, pc}
 80079c0:	40023800 	.word	0x40023800
 80079c4:	0803566c 	.word	0x0803566c

080079c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b08c      	sub	sp, #48	@ 0x30
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80079d0:	2300      	movs	r3, #0
 80079d2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 80079d4:	2300      	movs	r3, #0
 80079d6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80079dc:	2300      	movs	r3, #0
 80079de:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80079e0:	2300      	movs	r3, #0
 80079e2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80079e4:	2300      	movs	r3, #0
 80079e6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80079e8:	2300      	movs	r3, #0
 80079ea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80079f0:	2300      	movs	r3, #0
 80079f2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0301 	and.w	r3, r3, #1
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d010      	beq.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8007a00:	4b6f      	ldr	r3, [pc, #444]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a06:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a0e:	496c      	ldr	r1, [pc, #432]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a10:	4313      	orrs	r3, r2
 8007a12:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d101      	bne.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 0302 	and.w	r3, r3, #2
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d010      	beq.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8007a2e:	4b64      	ldr	r3, [pc, #400]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a34:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a3c:	4960      	ldr	r1, [pc, #384]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 0304 	and.w	r3, r3, #4
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d017      	beq.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a5c:	4b58      	ldr	r3, [pc, #352]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a6a:	4955      	ldr	r1, [pc, #340]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a7a:	d101      	bne.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d101      	bne.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 0308 	and.w	r3, r3, #8
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d017      	beq.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007a98:	4b49      	ldr	r3, [pc, #292]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a9e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aa6:	4946      	ldr	r1, [pc, #280]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ab2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ab6:	d101      	bne.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d101      	bne.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 0320 	and.w	r3, r3, #32
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 808a 	beq.w	8007bea <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	60bb      	str	r3, [r7, #8]
 8007ada:	4b39      	ldr	r3, [pc, #228]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ade:	4a38      	ldr	r2, [pc, #224]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ae6:	4b36      	ldr	r3, [pc, #216]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007aee:	60bb      	str	r3, [r7, #8]
 8007af0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007af2:	4b34      	ldr	r3, [pc, #208]	@ (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a33      	ldr	r2, [pc, #204]	@ (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007af8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007afc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007afe:	f7fc fb5d 	bl	80041bc <HAL_GetTick>
 8007b02:	6278      	str	r0, [r7, #36]	@ 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007b04:	e008      	b.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007b06:	f7fc fb59 	bl	80041bc <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d901      	bls.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e278      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007b18:	4b2a      	ldr	r3, [pc, #168]	@ (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d0f0      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007b24:	4b26      	ldr	r3, [pc, #152]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b2c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007b2e:	6a3b      	ldr	r3, [r7, #32]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d02f      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b3c:	6a3a      	ldr	r2, [r7, #32]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d028      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b42:	4b1f      	ldr	r3, [pc, #124]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b4a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007b4e:	2201      	movs	r2, #1
 8007b50:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b52:	4b1d      	ldr	r3, [pc, #116]	@ (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007b58:	4a19      	ldr	r2, [pc, #100]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007b5a:	6a3b      	ldr	r3, [r7, #32]
 8007b5c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007b5e:	4b18      	ldr	r3, [pc, #96]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b62:	f003 0301 	and.w	r3, r3, #1
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d114      	bne.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007b6a:	f7fc fb27 	bl	80041bc <HAL_GetTick>
 8007b6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b70:	e00a      	b.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b72:	f7fc fb23 	bl	80041bc <HAL_GetTick>
 8007b76:	4602      	mov	r2, r0
 8007b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7a:	1ad3      	subs	r3, r2, r3
 8007b7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d901      	bls.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	e240      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b88:	4b0d      	ldr	r3, [pc, #52]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b8c:	f003 0302 	and.w	r3, r3, #2
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d0ee      	beq.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ba0:	d114      	bne.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007ba2:	4b07      	ldr	r3, [pc, #28]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007bb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bb6:	4902      	ldr	r1, [pc, #8]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	608b      	str	r3, [r1, #8]
 8007bbc:	e00c      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007bbe:	bf00      	nop
 8007bc0:	40023800 	.word	0x40023800
 8007bc4:	40007000 	.word	0x40007000
 8007bc8:	42470e40 	.word	0x42470e40
 8007bcc:	4b4a      	ldr	r3, [pc, #296]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	4a49      	ldr	r2, [pc, #292]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007bd2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007bd6:	6093      	str	r3, [r2, #8]
 8007bd8:	4b47      	ldr	r3, [pc, #284]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007bda:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007be4:	4944      	ldr	r1, [pc, #272]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007be6:	4313      	orrs	r3, r2
 8007be8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 0310 	and.w	r3, r3, #16
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d004      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8007bfc:	4b3f      	ldr	r3, [pc, #252]	@ (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007bfe:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00a      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007c0c:	4b3a      	ldr	r3, [pc, #232]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c12:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c1a:	4937      	ldr	r1, [pc, #220]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00a      	beq.n	8007c44 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007c2e:	4b32      	ldr	r3, [pc, #200]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c34:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c3c:	492e      	ldr	r1, [pc, #184]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d011      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007c50:	4b29      	ldr	r3, [pc, #164]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c56:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c5e:	4926      	ldr	r1, [pc, #152]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c60:	4313      	orrs	r3, r2
 8007c62:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c6e:	d101      	bne.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007c70:	2301      	movs	r3, #1
 8007c72:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00a      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007c80:	4b1d      	ldr	r3, [pc, #116]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c86:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c8e:	491a      	ldr	r1, [pc, #104]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007c90:	4313      	orrs	r3, r2
 8007c92:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d011      	beq.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007ca2:	4b15      	ldr	r3, [pc, #84]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ca4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ca8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cb0:	4911      	ldr	r1, [pc, #68]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cc0:	d101      	bne.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d005      	beq.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cd4:	f040 80ff 	bne.w	8007ed6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007cd8:	4b09      	ldr	r3, [pc, #36]	@ (8007d00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007cde:	f7fc fa6d 	bl	80041bc <HAL_GetTick>
 8007ce2:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ce4:	e00e      	b.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007ce6:	f7fc fa69 	bl	80041bc <HAL_GetTick>
 8007cea:	4602      	mov	r2, r0
 8007cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cee:	1ad3      	subs	r3, r2, r3
 8007cf0:	2b02      	cmp	r3, #2
 8007cf2:	d907      	bls.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	e188      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007cf8:	40023800 	.word	0x40023800
 8007cfc:	424711e0 	.word	0x424711e0
 8007d00:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d04:	4b7e      	ldr	r3, [pc, #504]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d1ea      	bne.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f003 0301 	and.w	r3, r3, #1
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d003      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d009      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d028      	beq.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d124      	bne.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007d38:	4b71      	ldr	r3, [pc, #452]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d3e:	0c1b      	lsrs	r3, r3, #16
 8007d40:	f003 0303 	and.w	r3, r3, #3
 8007d44:	3301      	adds	r3, #1
 8007d46:	005b      	lsls	r3, r3, #1
 8007d48:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007d4a:	4b6d      	ldr	r3, [pc, #436]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d50:	0e1b      	lsrs	r3, r3, #24
 8007d52:	f003 030f 	and.w	r3, r3, #15
 8007d56:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	685a      	ldr	r2, [r3, #4]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	019b      	lsls	r3, r3, #6
 8007d62:	431a      	orrs	r2, r3
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	085b      	lsrs	r3, r3, #1
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	041b      	lsls	r3, r3, #16
 8007d6c:	431a      	orrs	r2, r3
 8007d6e:	69bb      	ldr	r3, [r7, #24]
 8007d70:	061b      	lsls	r3, r3, #24
 8007d72:	431a      	orrs	r2, r3
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	695b      	ldr	r3, [r3, #20]
 8007d78:	071b      	lsls	r3, r3, #28
 8007d7a:	4961      	ldr	r1, [pc, #388]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0304 	and.w	r3, r3, #4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d004      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d96:	d00a      	beq.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d035      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007da8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007dac:	d130      	bne.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007dae:	4b54      	ldr	r3, [pc, #336]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007db0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007db4:	0c1b      	lsrs	r3, r3, #16
 8007db6:	f003 0303 	and.w	r3, r3, #3
 8007dba:	3301      	adds	r3, #1
 8007dbc:	005b      	lsls	r3, r3, #1
 8007dbe:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007dc0:	4b4f      	ldr	r3, [pc, #316]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007dc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dc6:	0f1b      	lsrs	r3, r3, #28
 8007dc8:	f003 0307 	and.w	r3, r3, #7
 8007dcc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	685a      	ldr	r2, [r3, #4]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	019b      	lsls	r3, r3, #6
 8007dd8:	431a      	orrs	r2, r3
 8007dda:	69fb      	ldr	r3, [r7, #28]
 8007ddc:	085b      	lsrs	r3, r3, #1
 8007dde:	3b01      	subs	r3, #1
 8007de0:	041b      	lsls	r3, r3, #16
 8007de2:	431a      	orrs	r2, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	691b      	ldr	r3, [r3, #16]
 8007de8:	061b      	lsls	r3, r3, #24
 8007dea:	431a      	orrs	r2, r3
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	071b      	lsls	r3, r3, #28
 8007df0:	4943      	ldr	r1, [pc, #268]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007df2:	4313      	orrs	r3, r2
 8007df4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007df8:	4b41      	ldr	r3, [pc, #260]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dfe:	f023 021f 	bic.w	r2, r3, #31
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e06:	3b01      	subs	r3, #1
 8007e08:	493d      	ldr	r1, [pc, #244]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d029      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e24:	d124      	bne.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007e26:	4b36      	ldr	r3, [pc, #216]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007e28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e2c:	0c1b      	lsrs	r3, r3, #16
 8007e2e:	f003 0303 	and.w	r3, r3, #3
 8007e32:	3301      	adds	r3, #1
 8007e34:	005b      	lsls	r3, r3, #1
 8007e36:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007e38:	4b31      	ldr	r3, [pc, #196]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007e3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e3e:	0f1b      	lsrs	r3, r3, #28
 8007e40:	f003 0307 	and.w	r3, r3, #7
 8007e44:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685a      	ldr	r2, [r3, #4]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	019b      	lsls	r3, r3, #6
 8007e50:	431a      	orrs	r2, r3
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	68db      	ldr	r3, [r3, #12]
 8007e56:	085b      	lsrs	r3, r3, #1
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	041b      	lsls	r3, r3, #16
 8007e5c:	431a      	orrs	r2, r3
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	061b      	lsls	r3, r3, #24
 8007e62:	431a      	orrs	r2, r3
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	071b      	lsls	r3, r3, #28
 8007e68:	4925      	ldr	r1, [pc, #148]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d016      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	019b      	lsls	r3, r3, #6
 8007e86:	431a      	orrs	r2, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	085b      	lsrs	r3, r3, #1
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	041b      	lsls	r3, r3, #16
 8007e92:	431a      	orrs	r2, r3
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	691b      	ldr	r3, [r3, #16]
 8007e98:	061b      	lsls	r3, r3, #24
 8007e9a:	431a      	orrs	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	695b      	ldr	r3, [r3, #20]
 8007ea0:	071b      	lsls	r3, r3, #28
 8007ea2:	4917      	ldr	r1, [pc, #92]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007eaa:	4b16      	ldr	r3, [pc, #88]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007eac:	2201      	movs	r2, #1
 8007eae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007eb0:	f7fc f984 	bl	80041bc <HAL_GetTick>
 8007eb4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007eb6:	e008      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007eb8:	f7fc f980 	bl	80041bc <HAL_GetTick>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	2b02      	cmp	r3, #2
 8007ec4:	d901      	bls.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e09f      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007eca:	4b0d      	ldr	r3, [pc, #52]	@ (8007f00 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d0f0      	beq.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8007ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	f040 8095 	bne.w	8008008 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007ede:	4b0a      	ldr	r3, [pc, #40]	@ (8007f08 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ee4:	f7fc f96a 	bl	80041bc <HAL_GetTick>
 8007ee8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007eea:	e00f      	b.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007eec:	f7fc f966 	bl	80041bc <HAL_GetTick>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef4:	1ad3      	subs	r3, r2, r3
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d908      	bls.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007efa:	2303      	movs	r3, #3
 8007efc:	e085      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007efe:	bf00      	nop
 8007f00:	40023800 	.word	0x40023800
 8007f04:	42470068 	.word	0x42470068
 8007f08:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007f0c:	4b41      	ldr	r3, [pc, #260]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f18:	d0e8      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 0304 	and.w	r3, r3, #4
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d003      	beq.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d009      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d02b      	beq.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d127      	bne.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007f42:	4b34      	ldr	r3, [pc, #208]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f48:	0c1b      	lsrs	r3, r3, #16
 8007f4a:	f003 0303 	and.w	r3, r3, #3
 8007f4e:	3301      	adds	r3, #1
 8007f50:	005b      	lsls	r3, r3, #1
 8007f52:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	699a      	ldr	r2, [r3, #24]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	69db      	ldr	r3, [r3, #28]
 8007f5c:	019b      	lsls	r3, r3, #6
 8007f5e:	431a      	orrs	r2, r3
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	085b      	lsrs	r3, r3, #1
 8007f64:	3b01      	subs	r3, #1
 8007f66:	041b      	lsls	r3, r3, #16
 8007f68:	431a      	orrs	r2, r3
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f6e:	061b      	lsls	r3, r3, #24
 8007f70:	4928      	ldr	r1, [pc, #160]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007f72:	4313      	orrs	r3, r2
 8007f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007f78:	4b26      	ldr	r3, [pc, #152]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f7e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f86:	3b01      	subs	r3, #1
 8007f88:	021b      	lsls	r3, r3, #8
 8007f8a:	4922      	ldr	r1, [pc, #136]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d01d      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fa6:	d118      	bne.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fae:	0e1b      	lsrs	r3, r3, #24
 8007fb0:	f003 030f 	and.w	r3, r3, #15
 8007fb4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	699a      	ldr	r2, [r3, #24]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	69db      	ldr	r3, [r3, #28]
 8007fbe:	019b      	lsls	r3, r3, #6
 8007fc0:	431a      	orrs	r2, r3
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	085b      	lsrs	r3, r3, #1
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	041b      	lsls	r3, r3, #16
 8007fcc:	431a      	orrs	r2, r3
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	061b      	lsls	r3, r3, #24
 8007fd2:	4910      	ldr	r1, [pc, #64]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007fda:	4b0f      	ldr	r3, [pc, #60]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007fdc:	2201      	movs	r2, #1
 8007fde:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007fe0:	f7fc f8ec 	bl	80041bc <HAL_GetTick>
 8007fe4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007fe6:	e008      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007fe8:	f7fc f8e8 	bl	80041bc <HAL_GetTick>
 8007fec:	4602      	mov	r2, r0
 8007fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff0:	1ad3      	subs	r3, r2, r3
 8007ff2:	2b02      	cmp	r3, #2
 8007ff4:	d901      	bls.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	e007      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ffa:	4b06      	ldr	r3, [pc, #24]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008002:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008006:	d1ef      	bne.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3730      	adds	r7, #48	@ 0x30
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	40023800 	.word	0x40023800
 8008018:	42470070 	.word	0x42470070

0800801c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800801c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008020:	b0ae      	sub	sp, #184	@ 0xb8
 8008022:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008024:	2300      	movs	r3, #0
 8008026:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8008030:	2300      	movs	r3, #0
 8008032:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8008036:	2300      	movs	r3, #0
 8008038:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800803c:	2300      	movs	r3, #0
 800803e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008042:	4bcb      	ldr	r3, [pc, #812]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	f003 030c 	and.w	r3, r3, #12
 800804a:	2b0c      	cmp	r3, #12
 800804c:	f200 8206 	bhi.w	800845c <HAL_RCC_GetSysClockFreq+0x440>
 8008050:	a201      	add	r2, pc, #4	@ (adr r2, 8008058 <HAL_RCC_GetSysClockFreq+0x3c>)
 8008052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008056:	bf00      	nop
 8008058:	0800808d 	.word	0x0800808d
 800805c:	0800845d 	.word	0x0800845d
 8008060:	0800845d 	.word	0x0800845d
 8008064:	0800845d 	.word	0x0800845d
 8008068:	08008095 	.word	0x08008095
 800806c:	0800845d 	.word	0x0800845d
 8008070:	0800845d 	.word	0x0800845d
 8008074:	0800845d 	.word	0x0800845d
 8008078:	0800809d 	.word	0x0800809d
 800807c:	0800845d 	.word	0x0800845d
 8008080:	0800845d 	.word	0x0800845d
 8008084:	0800845d 	.word	0x0800845d
 8008088:	0800828d 	.word	0x0800828d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800808c:	4bb9      	ldr	r3, [pc, #740]	@ (8008374 <HAL_RCC_GetSysClockFreq+0x358>)
 800808e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8008092:	e1e7      	b.n	8008464 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008094:	4bb8      	ldr	r3, [pc, #736]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008096:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800809a:	e1e3      	b.n	8008464 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800809c:	4bb4      	ldr	r3, [pc, #720]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80080a8:	4bb1      	ldr	r3, [pc, #708]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d071      	beq.n	8008198 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080b4:	4bae      	ldr	r3, [pc, #696]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	099b      	lsrs	r3, r3, #6
 80080ba:	2200      	movs	r2, #0
 80080bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080c0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80080c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80080c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80080d0:	2300      	movs	r3, #0
 80080d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80080d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80080da:	4622      	mov	r2, r4
 80080dc:	462b      	mov	r3, r5
 80080de:	f04f 0000 	mov.w	r0, #0
 80080e2:	f04f 0100 	mov.w	r1, #0
 80080e6:	0159      	lsls	r1, r3, #5
 80080e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80080ec:	0150      	lsls	r0, r2, #5
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	4621      	mov	r1, r4
 80080f4:	1a51      	subs	r1, r2, r1
 80080f6:	6439      	str	r1, [r7, #64]	@ 0x40
 80080f8:	4629      	mov	r1, r5
 80080fa:	eb63 0301 	sbc.w	r3, r3, r1
 80080fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008100:	f04f 0200 	mov.w	r2, #0
 8008104:	f04f 0300 	mov.w	r3, #0
 8008108:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800810c:	4649      	mov	r1, r9
 800810e:	018b      	lsls	r3, r1, #6
 8008110:	4641      	mov	r1, r8
 8008112:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008116:	4641      	mov	r1, r8
 8008118:	018a      	lsls	r2, r1, #6
 800811a:	4641      	mov	r1, r8
 800811c:	1a51      	subs	r1, r2, r1
 800811e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008120:	4649      	mov	r1, r9
 8008122:	eb63 0301 	sbc.w	r3, r3, r1
 8008126:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008128:	f04f 0200 	mov.w	r2, #0
 800812c:	f04f 0300 	mov.w	r3, #0
 8008130:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8008134:	4649      	mov	r1, r9
 8008136:	00cb      	lsls	r3, r1, #3
 8008138:	4641      	mov	r1, r8
 800813a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800813e:	4641      	mov	r1, r8
 8008140:	00ca      	lsls	r2, r1, #3
 8008142:	4610      	mov	r0, r2
 8008144:	4619      	mov	r1, r3
 8008146:	4603      	mov	r3, r0
 8008148:	4622      	mov	r2, r4
 800814a:	189b      	adds	r3, r3, r2
 800814c:	633b      	str	r3, [r7, #48]	@ 0x30
 800814e:	462b      	mov	r3, r5
 8008150:	460a      	mov	r2, r1
 8008152:	eb42 0303 	adc.w	r3, r2, r3
 8008156:	637b      	str	r3, [r7, #52]	@ 0x34
 8008158:	f04f 0200 	mov.w	r2, #0
 800815c:	f04f 0300 	mov.w	r3, #0
 8008160:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008164:	4629      	mov	r1, r5
 8008166:	024b      	lsls	r3, r1, #9
 8008168:	4621      	mov	r1, r4
 800816a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800816e:	4621      	mov	r1, r4
 8008170:	024a      	lsls	r2, r1, #9
 8008172:	4610      	mov	r0, r2
 8008174:	4619      	mov	r1, r3
 8008176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800817a:	2200      	movs	r2, #0
 800817c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008180:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008184:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8008188:	f7f8 fd2e 	bl	8000be8 <__aeabi_uldivmod>
 800818c:	4602      	mov	r2, r0
 800818e:	460b      	mov	r3, r1
 8008190:	4613      	mov	r3, r2
 8008192:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008196:	e067      	b.n	8008268 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008198:	4b75      	ldr	r3, [pc, #468]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	099b      	lsrs	r3, r3, #6
 800819e:	2200      	movs	r2, #0
 80081a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80081a4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80081a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80081ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80081b2:	2300      	movs	r3, #0
 80081b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80081b6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80081ba:	4622      	mov	r2, r4
 80081bc:	462b      	mov	r3, r5
 80081be:	f04f 0000 	mov.w	r0, #0
 80081c2:	f04f 0100 	mov.w	r1, #0
 80081c6:	0159      	lsls	r1, r3, #5
 80081c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80081cc:	0150      	lsls	r0, r2, #5
 80081ce:	4602      	mov	r2, r0
 80081d0:	460b      	mov	r3, r1
 80081d2:	4621      	mov	r1, r4
 80081d4:	1a51      	subs	r1, r2, r1
 80081d6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80081d8:	4629      	mov	r1, r5
 80081da:	eb63 0301 	sbc.w	r3, r3, r1
 80081de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081e0:	f04f 0200 	mov.w	r2, #0
 80081e4:	f04f 0300 	mov.w	r3, #0
 80081e8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80081ec:	4649      	mov	r1, r9
 80081ee:	018b      	lsls	r3, r1, #6
 80081f0:	4641      	mov	r1, r8
 80081f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80081f6:	4641      	mov	r1, r8
 80081f8:	018a      	lsls	r2, r1, #6
 80081fa:	4641      	mov	r1, r8
 80081fc:	ebb2 0a01 	subs.w	sl, r2, r1
 8008200:	4649      	mov	r1, r9
 8008202:	eb63 0b01 	sbc.w	fp, r3, r1
 8008206:	f04f 0200 	mov.w	r2, #0
 800820a:	f04f 0300 	mov.w	r3, #0
 800820e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008212:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008216:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800821a:	4692      	mov	sl, r2
 800821c:	469b      	mov	fp, r3
 800821e:	4623      	mov	r3, r4
 8008220:	eb1a 0303 	adds.w	r3, sl, r3
 8008224:	623b      	str	r3, [r7, #32]
 8008226:	462b      	mov	r3, r5
 8008228:	eb4b 0303 	adc.w	r3, fp, r3
 800822c:	627b      	str	r3, [r7, #36]	@ 0x24
 800822e:	f04f 0200 	mov.w	r2, #0
 8008232:	f04f 0300 	mov.w	r3, #0
 8008236:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800823a:	4629      	mov	r1, r5
 800823c:	028b      	lsls	r3, r1, #10
 800823e:	4621      	mov	r1, r4
 8008240:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008244:	4621      	mov	r1, r4
 8008246:	028a      	lsls	r2, r1, #10
 8008248:	4610      	mov	r0, r2
 800824a:	4619      	mov	r1, r3
 800824c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008250:	2200      	movs	r2, #0
 8008252:	673b      	str	r3, [r7, #112]	@ 0x70
 8008254:	677a      	str	r2, [r7, #116]	@ 0x74
 8008256:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800825a:	f7f8 fcc5 	bl	8000be8 <__aeabi_uldivmod>
 800825e:	4602      	mov	r2, r0
 8008260:	460b      	mov	r3, r1
 8008262:	4613      	mov	r3, r2
 8008264:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008268:	4b41      	ldr	r3, [pc, #260]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	0c1b      	lsrs	r3, r3, #16
 800826e:	f003 0303 	and.w	r3, r3, #3
 8008272:	3301      	adds	r3, #1
 8008274:	005b      	lsls	r3, r3, #1
 8008276:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800827a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800827e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008282:	fbb2 f3f3 	udiv	r3, r2, r3
 8008286:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800828a:	e0eb      	b.n	8008464 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800828c:	4b38      	ldr	r3, [pc, #224]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008294:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008298:	4b35      	ldr	r3, [pc, #212]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d06b      	beq.n	800837c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082a4:	4b32      	ldr	r3, [pc, #200]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x354>)
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	099b      	lsrs	r3, r3, #6
 80082aa:	2200      	movs	r2, #0
 80082ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80082ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80082b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80082b8:	2300      	movs	r3, #0
 80082ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80082bc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80082c0:	4622      	mov	r2, r4
 80082c2:	462b      	mov	r3, r5
 80082c4:	f04f 0000 	mov.w	r0, #0
 80082c8:	f04f 0100 	mov.w	r1, #0
 80082cc:	0159      	lsls	r1, r3, #5
 80082ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80082d2:	0150      	lsls	r0, r2, #5
 80082d4:	4602      	mov	r2, r0
 80082d6:	460b      	mov	r3, r1
 80082d8:	4621      	mov	r1, r4
 80082da:	1a51      	subs	r1, r2, r1
 80082dc:	61b9      	str	r1, [r7, #24]
 80082de:	4629      	mov	r1, r5
 80082e0:	eb63 0301 	sbc.w	r3, r3, r1
 80082e4:	61fb      	str	r3, [r7, #28]
 80082e6:	f04f 0200 	mov.w	r2, #0
 80082ea:	f04f 0300 	mov.w	r3, #0
 80082ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80082f2:	4659      	mov	r1, fp
 80082f4:	018b      	lsls	r3, r1, #6
 80082f6:	4651      	mov	r1, sl
 80082f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80082fc:	4651      	mov	r1, sl
 80082fe:	018a      	lsls	r2, r1, #6
 8008300:	4651      	mov	r1, sl
 8008302:	ebb2 0801 	subs.w	r8, r2, r1
 8008306:	4659      	mov	r1, fp
 8008308:	eb63 0901 	sbc.w	r9, r3, r1
 800830c:	f04f 0200 	mov.w	r2, #0
 8008310:	f04f 0300 	mov.w	r3, #0
 8008314:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008318:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800831c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008320:	4690      	mov	r8, r2
 8008322:	4699      	mov	r9, r3
 8008324:	4623      	mov	r3, r4
 8008326:	eb18 0303 	adds.w	r3, r8, r3
 800832a:	613b      	str	r3, [r7, #16]
 800832c:	462b      	mov	r3, r5
 800832e:	eb49 0303 	adc.w	r3, r9, r3
 8008332:	617b      	str	r3, [r7, #20]
 8008334:	f04f 0200 	mov.w	r2, #0
 8008338:	f04f 0300 	mov.w	r3, #0
 800833c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008340:	4629      	mov	r1, r5
 8008342:	024b      	lsls	r3, r1, #9
 8008344:	4621      	mov	r1, r4
 8008346:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800834a:	4621      	mov	r1, r4
 800834c:	024a      	lsls	r2, r1, #9
 800834e:	4610      	mov	r0, r2
 8008350:	4619      	mov	r1, r3
 8008352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008356:	2200      	movs	r2, #0
 8008358:	65bb      	str	r3, [r7, #88]	@ 0x58
 800835a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800835c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008360:	f7f8 fc42 	bl	8000be8 <__aeabi_uldivmod>
 8008364:	4602      	mov	r2, r0
 8008366:	460b      	mov	r3, r1
 8008368:	4613      	mov	r3, r2
 800836a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800836e:	e065      	b.n	800843c <HAL_RCC_GetSysClockFreq+0x420>
 8008370:	40023800 	.word	0x40023800
 8008374:	00f42400 	.word	0x00f42400
 8008378:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800837c:	4b3d      	ldr	r3, [pc, #244]	@ (8008474 <HAL_RCC_GetSysClockFreq+0x458>)
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	099b      	lsrs	r3, r3, #6
 8008382:	2200      	movs	r2, #0
 8008384:	4618      	mov	r0, r3
 8008386:	4611      	mov	r1, r2
 8008388:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800838c:	653b      	str	r3, [r7, #80]	@ 0x50
 800838e:	2300      	movs	r3, #0
 8008390:	657b      	str	r3, [r7, #84]	@ 0x54
 8008392:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008396:	4642      	mov	r2, r8
 8008398:	464b      	mov	r3, r9
 800839a:	f04f 0000 	mov.w	r0, #0
 800839e:	f04f 0100 	mov.w	r1, #0
 80083a2:	0159      	lsls	r1, r3, #5
 80083a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80083a8:	0150      	lsls	r0, r2, #5
 80083aa:	4602      	mov	r2, r0
 80083ac:	460b      	mov	r3, r1
 80083ae:	4641      	mov	r1, r8
 80083b0:	1a51      	subs	r1, r2, r1
 80083b2:	60b9      	str	r1, [r7, #8]
 80083b4:	4649      	mov	r1, r9
 80083b6:	eb63 0301 	sbc.w	r3, r3, r1
 80083ba:	60fb      	str	r3, [r7, #12]
 80083bc:	f04f 0200 	mov.w	r2, #0
 80083c0:	f04f 0300 	mov.w	r3, #0
 80083c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80083c8:	4659      	mov	r1, fp
 80083ca:	018b      	lsls	r3, r1, #6
 80083cc:	4651      	mov	r1, sl
 80083ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80083d2:	4651      	mov	r1, sl
 80083d4:	018a      	lsls	r2, r1, #6
 80083d6:	4651      	mov	r1, sl
 80083d8:	1a54      	subs	r4, r2, r1
 80083da:	4659      	mov	r1, fp
 80083dc:	eb63 0501 	sbc.w	r5, r3, r1
 80083e0:	f04f 0200 	mov.w	r2, #0
 80083e4:	f04f 0300 	mov.w	r3, #0
 80083e8:	00eb      	lsls	r3, r5, #3
 80083ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80083ee:	00e2      	lsls	r2, r4, #3
 80083f0:	4614      	mov	r4, r2
 80083f2:	461d      	mov	r5, r3
 80083f4:	4643      	mov	r3, r8
 80083f6:	18e3      	adds	r3, r4, r3
 80083f8:	603b      	str	r3, [r7, #0]
 80083fa:	464b      	mov	r3, r9
 80083fc:	eb45 0303 	adc.w	r3, r5, r3
 8008400:	607b      	str	r3, [r7, #4]
 8008402:	f04f 0200 	mov.w	r2, #0
 8008406:	f04f 0300 	mov.w	r3, #0
 800840a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800840e:	4629      	mov	r1, r5
 8008410:	028b      	lsls	r3, r1, #10
 8008412:	4621      	mov	r1, r4
 8008414:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008418:	4621      	mov	r1, r4
 800841a:	028a      	lsls	r2, r1, #10
 800841c:	4610      	mov	r0, r2
 800841e:	4619      	mov	r1, r3
 8008420:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008424:	2200      	movs	r2, #0
 8008426:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008428:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800842a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800842e:	f7f8 fbdb 	bl	8000be8 <__aeabi_uldivmod>
 8008432:	4602      	mov	r2, r0
 8008434:	460b      	mov	r3, r1
 8008436:	4613      	mov	r3, r2
 8008438:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800843c:	4b0d      	ldr	r3, [pc, #52]	@ (8008474 <HAL_RCC_GetSysClockFreq+0x458>)
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	0f1b      	lsrs	r3, r3, #28
 8008442:	f003 0307 	and.w	r3, r3, #7
 8008446:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800844a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800844e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008452:	fbb2 f3f3 	udiv	r3, r2, r3
 8008456:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800845a:	e003      	b.n	8008464 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800845c:	4b06      	ldr	r3, [pc, #24]	@ (8008478 <HAL_RCC_GetSysClockFreq+0x45c>)
 800845e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008462:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008464:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8008468:	4618      	mov	r0, r3
 800846a:	37b8      	adds	r7, #184	@ 0xb8
 800846c:	46bd      	mov	sp, r7
 800846e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008472:	bf00      	nop
 8008474:	40023800 	.word	0x40023800
 8008478:	00f42400 	.word	0x00f42400

0800847c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b086      	sub	sp, #24
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e28d      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f003 0301 	and.w	r3, r3, #1
 8008496:	2b00      	cmp	r3, #0
 8008498:	f000 8083 	beq.w	80085a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800849c:	4b94      	ldr	r3, [pc, #592]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	f003 030c 	and.w	r3, r3, #12
 80084a4:	2b04      	cmp	r3, #4
 80084a6:	d019      	beq.n	80084dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80084a8:	4b91      	ldr	r3, [pc, #580]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80084b0:	2b08      	cmp	r3, #8
 80084b2:	d106      	bne.n	80084c2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80084b4:	4b8e      	ldr	r3, [pc, #568]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084c0:	d00c      	beq.n	80084dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80084c2:	4b8b      	ldr	r3, [pc, #556]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80084c4:	689b      	ldr	r3, [r3, #8]
 80084c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80084ca:	2b0c      	cmp	r3, #12
 80084cc:	d112      	bne.n	80084f4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80084ce:	4b88      	ldr	r3, [pc, #544]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084da:	d10b      	bne.n	80084f4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084dc:	4b84      	ldr	r3, [pc, #528]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d05b      	beq.n	80085a0 <HAL_RCC_OscConfig+0x124>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d157      	bne.n	80085a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e25a      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084fc:	d106      	bne.n	800850c <HAL_RCC_OscConfig+0x90>
 80084fe:	4b7c      	ldr	r3, [pc, #496]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a7b      	ldr	r2, [pc, #492]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008508:	6013      	str	r3, [r2, #0]
 800850a:	e01d      	b.n	8008548 <HAL_RCC_OscConfig+0xcc>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008514:	d10c      	bne.n	8008530 <HAL_RCC_OscConfig+0xb4>
 8008516:	4b76      	ldr	r3, [pc, #472]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a75      	ldr	r2, [pc, #468]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 800851c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008520:	6013      	str	r3, [r2, #0]
 8008522:	4b73      	ldr	r3, [pc, #460]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a72      	ldr	r2, [pc, #456]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800852c:	6013      	str	r3, [r2, #0]
 800852e:	e00b      	b.n	8008548 <HAL_RCC_OscConfig+0xcc>
 8008530:	4b6f      	ldr	r3, [pc, #444]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a6e      	ldr	r2, [pc, #440]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800853a:	6013      	str	r3, [r2, #0]
 800853c:	4b6c      	ldr	r3, [pc, #432]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a6b      	ldr	r2, [pc, #428]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008546:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d013      	beq.n	8008578 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008550:	f7fb fe34 	bl	80041bc <HAL_GetTick>
 8008554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008556:	e008      	b.n	800856a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008558:	f7fb fe30 	bl	80041bc <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	2b64      	cmp	r3, #100	@ 0x64
 8008564:	d901      	bls.n	800856a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008566:	2303      	movs	r3, #3
 8008568:	e21f      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800856a:	4b61      	ldr	r3, [pc, #388]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008572:	2b00      	cmp	r3, #0
 8008574:	d0f0      	beq.n	8008558 <HAL_RCC_OscConfig+0xdc>
 8008576:	e014      	b.n	80085a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008578:	f7fb fe20 	bl	80041bc <HAL_GetTick>
 800857c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800857e:	e008      	b.n	8008592 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008580:	f7fb fe1c 	bl	80041bc <HAL_GetTick>
 8008584:	4602      	mov	r2, r0
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	1ad3      	subs	r3, r2, r3
 800858a:	2b64      	cmp	r3, #100	@ 0x64
 800858c:	d901      	bls.n	8008592 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800858e:	2303      	movs	r3, #3
 8008590:	e20b      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008592:	4b57      	ldr	r3, [pc, #348]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1f0      	bne.n	8008580 <HAL_RCC_OscConfig+0x104>
 800859e:	e000      	b.n	80085a2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f003 0302 	and.w	r3, r3, #2
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d06f      	beq.n	800868e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80085ae:	4b50      	ldr	r3, [pc, #320]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	f003 030c 	and.w	r3, r3, #12
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d017      	beq.n	80085ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80085ba:	4b4d      	ldr	r3, [pc, #308]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80085c2:	2b08      	cmp	r3, #8
 80085c4:	d105      	bne.n	80085d2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80085c6:	4b4a      	ldr	r3, [pc, #296]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d00b      	beq.n	80085ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80085d2:	4b47      	ldr	r3, [pc, #284]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80085da:	2b0c      	cmp	r3, #12
 80085dc:	d11c      	bne.n	8008618 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80085de:	4b44      	ldr	r3, [pc, #272]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d116      	bne.n	8008618 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085ea:	4b41      	ldr	r3, [pc, #260]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d005      	beq.n	8008602 <HAL_RCC_OscConfig+0x186>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d001      	beq.n	8008602 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e1d3      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008602:	4b3b      	ldr	r3, [pc, #236]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	691b      	ldr	r3, [r3, #16]
 800860e:	00db      	lsls	r3, r3, #3
 8008610:	4937      	ldr	r1, [pc, #220]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008612:	4313      	orrs	r3, r2
 8008614:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008616:	e03a      	b.n	800868e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d020      	beq.n	8008662 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008620:	4b34      	ldr	r3, [pc, #208]	@ (80086f4 <HAL_RCC_OscConfig+0x278>)
 8008622:	2201      	movs	r2, #1
 8008624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008626:	f7fb fdc9 	bl	80041bc <HAL_GetTick>
 800862a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800862c:	e008      	b.n	8008640 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800862e:	f7fb fdc5 	bl	80041bc <HAL_GetTick>
 8008632:	4602      	mov	r2, r0
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	1ad3      	subs	r3, r2, r3
 8008638:	2b02      	cmp	r3, #2
 800863a:	d901      	bls.n	8008640 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800863c:	2303      	movs	r3, #3
 800863e:	e1b4      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008640:	4b2b      	ldr	r3, [pc, #172]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0302 	and.w	r3, r3, #2
 8008648:	2b00      	cmp	r3, #0
 800864a:	d0f0      	beq.n	800862e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800864c:	4b28      	ldr	r3, [pc, #160]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	691b      	ldr	r3, [r3, #16]
 8008658:	00db      	lsls	r3, r3, #3
 800865a:	4925      	ldr	r1, [pc, #148]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 800865c:	4313      	orrs	r3, r2
 800865e:	600b      	str	r3, [r1, #0]
 8008660:	e015      	b.n	800868e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008662:	4b24      	ldr	r3, [pc, #144]	@ (80086f4 <HAL_RCC_OscConfig+0x278>)
 8008664:	2200      	movs	r2, #0
 8008666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008668:	f7fb fda8 	bl	80041bc <HAL_GetTick>
 800866c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800866e:	e008      	b.n	8008682 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008670:	f7fb fda4 	bl	80041bc <HAL_GetTick>
 8008674:	4602      	mov	r2, r0
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	1ad3      	subs	r3, r2, r3
 800867a:	2b02      	cmp	r3, #2
 800867c:	d901      	bls.n	8008682 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800867e:	2303      	movs	r3, #3
 8008680:	e193      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008682:	4b1b      	ldr	r3, [pc, #108]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f003 0302 	and.w	r3, r3, #2
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1f0      	bne.n	8008670 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 0308 	and.w	r3, r3, #8
 8008696:	2b00      	cmp	r3, #0
 8008698:	d036      	beq.n	8008708 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	695b      	ldr	r3, [r3, #20]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d016      	beq.n	80086d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086a2:	4b15      	ldr	r3, [pc, #84]	@ (80086f8 <HAL_RCC_OscConfig+0x27c>)
 80086a4:	2201      	movs	r2, #1
 80086a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086a8:	f7fb fd88 	bl	80041bc <HAL_GetTick>
 80086ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80086ae:	e008      	b.n	80086c2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80086b0:	f7fb fd84 	bl	80041bc <HAL_GetTick>
 80086b4:	4602      	mov	r2, r0
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	1ad3      	subs	r3, r2, r3
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	d901      	bls.n	80086c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80086be:	2303      	movs	r3, #3
 80086c0:	e173      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80086c2:	4b0b      	ldr	r3, [pc, #44]	@ (80086f0 <HAL_RCC_OscConfig+0x274>)
 80086c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086c6:	f003 0302 	and.w	r3, r3, #2
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d0f0      	beq.n	80086b0 <HAL_RCC_OscConfig+0x234>
 80086ce:	e01b      	b.n	8008708 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80086d0:	4b09      	ldr	r3, [pc, #36]	@ (80086f8 <HAL_RCC_OscConfig+0x27c>)
 80086d2:	2200      	movs	r2, #0
 80086d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086d6:	f7fb fd71 	bl	80041bc <HAL_GetTick>
 80086da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80086dc:	e00e      	b.n	80086fc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80086de:	f7fb fd6d 	bl	80041bc <HAL_GetTick>
 80086e2:	4602      	mov	r2, r0
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	1ad3      	subs	r3, r2, r3
 80086e8:	2b02      	cmp	r3, #2
 80086ea:	d907      	bls.n	80086fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80086ec:	2303      	movs	r3, #3
 80086ee:	e15c      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
 80086f0:	40023800 	.word	0x40023800
 80086f4:	42470000 	.word	0x42470000
 80086f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80086fc:	4b8a      	ldr	r3, [pc, #552]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80086fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008700:	f003 0302 	and.w	r3, r3, #2
 8008704:	2b00      	cmp	r3, #0
 8008706:	d1ea      	bne.n	80086de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f003 0304 	and.w	r3, r3, #4
 8008710:	2b00      	cmp	r3, #0
 8008712:	f000 8097 	beq.w	8008844 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008716:	2300      	movs	r3, #0
 8008718:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800871a:	4b83      	ldr	r3, [pc, #524]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 800871c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008722:	2b00      	cmp	r3, #0
 8008724:	d10f      	bne.n	8008746 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008726:	2300      	movs	r3, #0
 8008728:	60bb      	str	r3, [r7, #8]
 800872a:	4b7f      	ldr	r3, [pc, #508]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 800872c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800872e:	4a7e      	ldr	r2, [pc, #504]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 8008730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008734:	6413      	str	r3, [r2, #64]	@ 0x40
 8008736:	4b7c      	ldr	r3, [pc, #496]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 8008738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800873a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800873e:	60bb      	str	r3, [r7, #8]
 8008740:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008742:	2301      	movs	r3, #1
 8008744:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008746:	4b79      	ldr	r3, [pc, #484]	@ (800892c <HAL_RCC_OscConfig+0x4b0>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800874e:	2b00      	cmp	r3, #0
 8008750:	d118      	bne.n	8008784 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008752:	4b76      	ldr	r3, [pc, #472]	@ (800892c <HAL_RCC_OscConfig+0x4b0>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a75      	ldr	r2, [pc, #468]	@ (800892c <HAL_RCC_OscConfig+0x4b0>)
 8008758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800875c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800875e:	f7fb fd2d 	bl	80041bc <HAL_GetTick>
 8008762:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008764:	e008      	b.n	8008778 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008766:	f7fb fd29 	bl	80041bc <HAL_GetTick>
 800876a:	4602      	mov	r2, r0
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	1ad3      	subs	r3, r2, r3
 8008770:	2b02      	cmp	r3, #2
 8008772:	d901      	bls.n	8008778 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008774:	2303      	movs	r3, #3
 8008776:	e118      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008778:	4b6c      	ldr	r3, [pc, #432]	@ (800892c <HAL_RCC_OscConfig+0x4b0>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008780:	2b00      	cmp	r3, #0
 8008782:	d0f0      	beq.n	8008766 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d106      	bne.n	800879a <HAL_RCC_OscConfig+0x31e>
 800878c:	4b66      	ldr	r3, [pc, #408]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 800878e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008790:	4a65      	ldr	r2, [pc, #404]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 8008792:	f043 0301 	orr.w	r3, r3, #1
 8008796:	6713      	str	r3, [r2, #112]	@ 0x70
 8008798:	e01c      	b.n	80087d4 <HAL_RCC_OscConfig+0x358>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	2b05      	cmp	r3, #5
 80087a0:	d10c      	bne.n	80087bc <HAL_RCC_OscConfig+0x340>
 80087a2:	4b61      	ldr	r3, [pc, #388]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087a6:	4a60      	ldr	r2, [pc, #384]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087a8:	f043 0304 	orr.w	r3, r3, #4
 80087ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80087ae:	4b5e      	ldr	r3, [pc, #376]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087b2:	4a5d      	ldr	r2, [pc, #372]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087b4:	f043 0301 	orr.w	r3, r3, #1
 80087b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80087ba:	e00b      	b.n	80087d4 <HAL_RCC_OscConfig+0x358>
 80087bc:	4b5a      	ldr	r3, [pc, #360]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087c0:	4a59      	ldr	r2, [pc, #356]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087c2:	f023 0301 	bic.w	r3, r3, #1
 80087c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80087c8:	4b57      	ldr	r3, [pc, #348]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087cc:	4a56      	ldr	r2, [pc, #344]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087ce:	f023 0304 	bic.w	r3, r3, #4
 80087d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d015      	beq.n	8008808 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087dc:	f7fb fcee 	bl	80041bc <HAL_GetTick>
 80087e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087e2:	e00a      	b.n	80087fa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80087e4:	f7fb fcea 	bl	80041bc <HAL_GetTick>
 80087e8:	4602      	mov	r2, r0
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d901      	bls.n	80087fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80087f6:	2303      	movs	r3, #3
 80087f8:	e0d7      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087fa:	4b4b      	ldr	r3, [pc, #300]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80087fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087fe:	f003 0302 	and.w	r3, r3, #2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d0ee      	beq.n	80087e4 <HAL_RCC_OscConfig+0x368>
 8008806:	e014      	b.n	8008832 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008808:	f7fb fcd8 	bl	80041bc <HAL_GetTick>
 800880c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800880e:	e00a      	b.n	8008826 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008810:	f7fb fcd4 	bl	80041bc <HAL_GetTick>
 8008814:	4602      	mov	r2, r0
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	1ad3      	subs	r3, r2, r3
 800881a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800881e:	4293      	cmp	r3, r2
 8008820:	d901      	bls.n	8008826 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008822:	2303      	movs	r3, #3
 8008824:	e0c1      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008826:	4b40      	ldr	r3, [pc, #256]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 8008828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1ee      	bne.n	8008810 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008832:	7dfb      	ldrb	r3, [r7, #23]
 8008834:	2b01      	cmp	r3, #1
 8008836:	d105      	bne.n	8008844 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008838:	4b3b      	ldr	r3, [pc, #236]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 800883a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800883c:	4a3a      	ldr	r2, [pc, #232]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 800883e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008842:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	699b      	ldr	r3, [r3, #24]
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 80ad 	beq.w	80089a8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800884e:	4b36      	ldr	r3, [pc, #216]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	f003 030c 	and.w	r3, r3, #12
 8008856:	2b08      	cmp	r3, #8
 8008858:	d060      	beq.n	800891c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	699b      	ldr	r3, [r3, #24]
 800885e:	2b02      	cmp	r3, #2
 8008860:	d145      	bne.n	80088ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008862:	4b33      	ldr	r3, [pc, #204]	@ (8008930 <HAL_RCC_OscConfig+0x4b4>)
 8008864:	2200      	movs	r2, #0
 8008866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008868:	f7fb fca8 	bl	80041bc <HAL_GetTick>
 800886c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800886e:	e008      	b.n	8008882 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008870:	f7fb fca4 	bl	80041bc <HAL_GetTick>
 8008874:	4602      	mov	r2, r0
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	1ad3      	subs	r3, r2, r3
 800887a:	2b02      	cmp	r3, #2
 800887c:	d901      	bls.n	8008882 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800887e:	2303      	movs	r3, #3
 8008880:	e093      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008882:	4b29      	ldr	r3, [pc, #164]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1f0      	bne.n	8008870 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	69da      	ldr	r2, [r3, #28]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a1b      	ldr	r3, [r3, #32]
 8008896:	431a      	orrs	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800889c:	019b      	lsls	r3, r3, #6
 800889e:	431a      	orrs	r2, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a4:	085b      	lsrs	r3, r3, #1
 80088a6:	3b01      	subs	r3, #1
 80088a8:	041b      	lsls	r3, r3, #16
 80088aa:	431a      	orrs	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b0:	061b      	lsls	r3, r3, #24
 80088b2:	431a      	orrs	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088b8:	071b      	lsls	r3, r3, #28
 80088ba:	491b      	ldr	r1, [pc, #108]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80088bc:	4313      	orrs	r3, r2
 80088be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80088c0:	4b1b      	ldr	r3, [pc, #108]	@ (8008930 <HAL_RCC_OscConfig+0x4b4>)
 80088c2:	2201      	movs	r2, #1
 80088c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088c6:	f7fb fc79 	bl	80041bc <HAL_GetTick>
 80088ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80088cc:	e008      	b.n	80088e0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088ce:	f7fb fc75 	bl	80041bc <HAL_GetTick>
 80088d2:	4602      	mov	r2, r0
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d901      	bls.n	80088e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80088dc:	2303      	movs	r3, #3
 80088de:	e064      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80088e0:	4b11      	ldr	r3, [pc, #68]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d0f0      	beq.n	80088ce <HAL_RCC_OscConfig+0x452>
 80088ec:	e05c      	b.n	80089a8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088ee:	4b10      	ldr	r3, [pc, #64]	@ (8008930 <HAL_RCC_OscConfig+0x4b4>)
 80088f0:	2200      	movs	r2, #0
 80088f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088f4:	f7fb fc62 	bl	80041bc <HAL_GetTick>
 80088f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088fa:	e008      	b.n	800890e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088fc:	f7fb fc5e 	bl	80041bc <HAL_GetTick>
 8008900:	4602      	mov	r2, r0
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	1ad3      	subs	r3, r2, r3
 8008906:	2b02      	cmp	r3, #2
 8008908:	d901      	bls.n	800890e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800890a:	2303      	movs	r3, #3
 800890c:	e04d      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800890e:	4b06      	ldr	r3, [pc, #24]	@ (8008928 <HAL_RCC_OscConfig+0x4ac>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1f0      	bne.n	80088fc <HAL_RCC_OscConfig+0x480>
 800891a:	e045      	b.n	80089a8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	699b      	ldr	r3, [r3, #24]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d107      	bne.n	8008934 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e040      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
 8008928:	40023800 	.word	0x40023800
 800892c:	40007000 	.word	0x40007000
 8008930:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008934:	4b1f      	ldr	r3, [pc, #124]	@ (80089b4 <HAL_RCC_OscConfig+0x538>)
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	699b      	ldr	r3, [r3, #24]
 800893e:	2b01      	cmp	r3, #1
 8008940:	d030      	beq.n	80089a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800894c:	429a      	cmp	r2, r3
 800894e:	d129      	bne.n	80089a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800895a:	429a      	cmp	r2, r3
 800895c:	d122      	bne.n	80089a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800895e:	68fa      	ldr	r2, [r7, #12]
 8008960:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008964:	4013      	ands	r3, r2
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800896a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800896c:	4293      	cmp	r3, r2
 800896e:	d119      	bne.n	80089a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800897a:	085b      	lsrs	r3, r3, #1
 800897c:	3b01      	subs	r3, #1
 800897e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008980:	429a      	cmp	r2, r3
 8008982:	d10f      	bne.n	80089a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800898e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008990:	429a      	cmp	r2, r3
 8008992:	d107      	bne.n	80089a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800899e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d001      	beq.n	80089a8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80089a4:	2301      	movs	r3, #1
 80089a6:	e000      	b.n	80089aa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80089a8:	2300      	movs	r3, #0
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3718      	adds	r7, #24
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	40023800 	.word	0x40023800

080089b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e041      	b.n	8008a4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d106      	bne.n	80089e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f7fb fa0e 	bl	8003e00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2202      	movs	r2, #2
 80089e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	3304      	adds	r3, #4
 80089f4:	4619      	mov	r1, r3
 80089f6:	4610      	mov	r0, r2
 80089f8:	f000 fafe 	bl	8008ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2201      	movs	r2, #1
 8008a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3708      	adds	r7, #8
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
	...

08008a58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d001      	beq.n	8008a70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e046      	b.n	8008afe <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2202      	movs	r2, #2
 8008a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a23      	ldr	r2, [pc, #140]	@ (8008b0c <HAL_TIM_Base_Start+0xb4>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d022      	beq.n	8008ac8 <HAL_TIM_Base_Start+0x70>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a8a:	d01d      	beq.n	8008ac8 <HAL_TIM_Base_Start+0x70>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a1f      	ldr	r2, [pc, #124]	@ (8008b10 <HAL_TIM_Base_Start+0xb8>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d018      	beq.n	8008ac8 <HAL_TIM_Base_Start+0x70>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8008b14 <HAL_TIM_Base_Start+0xbc>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d013      	beq.n	8008ac8 <HAL_TIM_Base_Start+0x70>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a1c      	ldr	r2, [pc, #112]	@ (8008b18 <HAL_TIM_Base_Start+0xc0>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d00e      	beq.n	8008ac8 <HAL_TIM_Base_Start+0x70>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a1b      	ldr	r2, [pc, #108]	@ (8008b1c <HAL_TIM_Base_Start+0xc4>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d009      	beq.n	8008ac8 <HAL_TIM_Base_Start+0x70>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a19      	ldr	r2, [pc, #100]	@ (8008b20 <HAL_TIM_Base_Start+0xc8>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d004      	beq.n	8008ac8 <HAL_TIM_Base_Start+0x70>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a18      	ldr	r2, [pc, #96]	@ (8008b24 <HAL_TIM_Base_Start+0xcc>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d111      	bne.n	8008aec <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f003 0307 	and.w	r3, r3, #7
 8008ad2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b06      	cmp	r3, #6
 8008ad8:	d010      	beq.n	8008afc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f042 0201 	orr.w	r2, r2, #1
 8008ae8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aea:	e007      	b.n	8008afc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f042 0201 	orr.w	r2, r2, #1
 8008afa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008afc:	2300      	movs	r3, #0
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3714      	adds	r7, #20
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop
 8008b0c:	40010000 	.word	0x40010000
 8008b10:	40000400 	.word	0x40000400
 8008b14:	40000800 	.word	0x40000800
 8008b18:	40000c00 	.word	0x40000c00
 8008b1c:	40010400 	.word	0x40010400
 8008b20:	40014000 	.word	0x40014000
 8008b24:	40001800 	.word	0x40001800

08008b28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d001      	beq.n	8008b40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	e04e      	b.n	8008bde <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2202      	movs	r2, #2
 8008b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68da      	ldr	r2, [r3, #12]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f042 0201 	orr.w	r2, r2, #1
 8008b56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a23      	ldr	r2, [pc, #140]	@ (8008bec <HAL_TIM_Base_Start_IT+0xc4>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d022      	beq.n	8008ba8 <HAL_TIM_Base_Start_IT+0x80>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b6a:	d01d      	beq.n	8008ba8 <HAL_TIM_Base_Start_IT+0x80>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a1f      	ldr	r2, [pc, #124]	@ (8008bf0 <HAL_TIM_Base_Start_IT+0xc8>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d018      	beq.n	8008ba8 <HAL_TIM_Base_Start_IT+0x80>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8008bf4 <HAL_TIM_Base_Start_IT+0xcc>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d013      	beq.n	8008ba8 <HAL_TIM_Base_Start_IT+0x80>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a1c      	ldr	r2, [pc, #112]	@ (8008bf8 <HAL_TIM_Base_Start_IT+0xd0>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d00e      	beq.n	8008ba8 <HAL_TIM_Base_Start_IT+0x80>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8008bfc <HAL_TIM_Base_Start_IT+0xd4>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d009      	beq.n	8008ba8 <HAL_TIM_Base_Start_IT+0x80>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a19      	ldr	r2, [pc, #100]	@ (8008c00 <HAL_TIM_Base_Start_IT+0xd8>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d004      	beq.n	8008ba8 <HAL_TIM_Base_Start_IT+0x80>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a18      	ldr	r2, [pc, #96]	@ (8008c04 <HAL_TIM_Base_Start_IT+0xdc>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d111      	bne.n	8008bcc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f003 0307 	and.w	r3, r3, #7
 8008bb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2b06      	cmp	r3, #6
 8008bb8:	d010      	beq.n	8008bdc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f042 0201 	orr.w	r2, r2, #1
 8008bc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bca:	e007      	b.n	8008bdc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f042 0201 	orr.w	r2, r2, #1
 8008bda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3714      	adds	r7, #20
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	40010000 	.word	0x40010000
 8008bf0:	40000400 	.word	0x40000400
 8008bf4:	40000800 	.word	0x40000800
 8008bf8:	40000c00 	.word	0x40000c00
 8008bfc:	40010400 	.word	0x40010400
 8008c00:	40014000 	.word	0x40014000
 8008c04:	40001800 	.word	0x40001800

08008c08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	f003 0302 	and.w	r3, r3, #2
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	d122      	bne.n	8008c64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	f003 0302 	and.w	r3, r3, #2
 8008c28:	2b02      	cmp	r3, #2
 8008c2a:	d11b      	bne.n	8008c64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f06f 0202 	mvn.w	r2, #2
 8008c34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	f003 0303 	and.w	r3, r3, #3
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d003      	beq.n	8008c52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f9b5 	bl	8008fba <HAL_TIM_IC_CaptureCallback>
 8008c50:	e005      	b.n	8008c5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 f9a7 	bl	8008fa6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f000 f9b8 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	f003 0304 	and.w	r3, r3, #4
 8008c6e:	2b04      	cmp	r3, #4
 8008c70:	d122      	bne.n	8008cb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	f003 0304 	and.w	r3, r3, #4
 8008c7c:	2b04      	cmp	r3, #4
 8008c7e:	d11b      	bne.n	8008cb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f06f 0204 	mvn.w	r2, #4
 8008c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2202      	movs	r2, #2
 8008c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d003      	beq.n	8008ca6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f98b 	bl	8008fba <HAL_TIM_IC_CaptureCallback>
 8008ca4:	e005      	b.n	8008cb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f97d 	bl	8008fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f98e 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	691b      	ldr	r3, [r3, #16]
 8008cbe:	f003 0308 	and.w	r3, r3, #8
 8008cc2:	2b08      	cmp	r3, #8
 8008cc4:	d122      	bne.n	8008d0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	68db      	ldr	r3, [r3, #12]
 8008ccc:	f003 0308 	and.w	r3, r3, #8
 8008cd0:	2b08      	cmp	r3, #8
 8008cd2:	d11b      	bne.n	8008d0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f06f 0208 	mvn.w	r2, #8
 8008cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2204      	movs	r2, #4
 8008ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	69db      	ldr	r3, [r3, #28]
 8008cea:	f003 0303 	and.w	r3, r3, #3
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d003      	beq.n	8008cfa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f961 	bl	8008fba <HAL_TIM_IC_CaptureCallback>
 8008cf8:	e005      	b.n	8008d06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f953 	bl	8008fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f964 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	691b      	ldr	r3, [r3, #16]
 8008d12:	f003 0310 	and.w	r3, r3, #16
 8008d16:	2b10      	cmp	r3, #16
 8008d18:	d122      	bne.n	8008d60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	f003 0310 	and.w	r3, r3, #16
 8008d24:	2b10      	cmp	r3, #16
 8008d26:	d11b      	bne.n	8008d60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f06f 0210 	mvn.w	r2, #16
 8008d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2208      	movs	r2, #8
 8008d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	69db      	ldr	r3, [r3, #28]
 8008d3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d003      	beq.n	8008d4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 f937 	bl	8008fba <HAL_TIM_IC_CaptureCallback>
 8008d4c:	e005      	b.n	8008d5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 f929 	bl	8008fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 f93a 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	691b      	ldr	r3, [r3, #16]
 8008d66:	f003 0301 	and.w	r3, r3, #1
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d10e      	bne.n	8008d8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	f003 0301 	and.w	r3, r3, #1
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	d107      	bne.n	8008d8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f06f 0201 	mvn.w	r2, #1
 8008d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7fa fe26 	bl	80039d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	691b      	ldr	r3, [r3, #16]
 8008d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d96:	2b80      	cmp	r3, #128	@ 0x80
 8008d98:	d10e      	bne.n	8008db8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008da4:	2b80      	cmp	r3, #128	@ 0x80
 8008da6:	d107      	bne.n	8008db8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008db0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 fae0 	bl	8009378 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dc2:	2b40      	cmp	r3, #64	@ 0x40
 8008dc4:	d10e      	bne.n	8008de4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dd0:	2b40      	cmp	r3, #64	@ 0x40
 8008dd2:	d107      	bne.n	8008de4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 f8ff 	bl	8008fe2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	f003 0320 	and.w	r3, r3, #32
 8008dee:	2b20      	cmp	r3, #32
 8008df0:	d10e      	bne.n	8008e10 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68db      	ldr	r3, [r3, #12]
 8008df8:	f003 0320 	and.w	r3, r3, #32
 8008dfc:	2b20      	cmp	r3, #32
 8008dfe:	d107      	bne.n	8008e10 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f06f 0220 	mvn.w	r2, #32
 8008e08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 faaa 	bl	8009364 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e10:	bf00      	nop
 8008e12:	3708      	adds	r7, #8
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b084      	sub	sp, #16
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e22:	2300      	movs	r3, #0
 8008e24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d101      	bne.n	8008e34 <HAL_TIM_ConfigClockSource+0x1c>
 8008e30:	2302      	movs	r3, #2
 8008e32:	e0b4      	b.n	8008f9e <HAL_TIM_ConfigClockSource+0x186>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2202      	movs	r2, #2
 8008e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	68ba      	ldr	r2, [r7, #8]
 8008e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e6c:	d03e      	beq.n	8008eec <HAL_TIM_ConfigClockSource+0xd4>
 8008e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e72:	f200 8087 	bhi.w	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e7a:	f000 8086 	beq.w	8008f8a <HAL_TIM_ConfigClockSource+0x172>
 8008e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e82:	d87f      	bhi.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008e84:	2b70      	cmp	r3, #112	@ 0x70
 8008e86:	d01a      	beq.n	8008ebe <HAL_TIM_ConfigClockSource+0xa6>
 8008e88:	2b70      	cmp	r3, #112	@ 0x70
 8008e8a:	d87b      	bhi.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008e8c:	2b60      	cmp	r3, #96	@ 0x60
 8008e8e:	d050      	beq.n	8008f32 <HAL_TIM_ConfigClockSource+0x11a>
 8008e90:	2b60      	cmp	r3, #96	@ 0x60
 8008e92:	d877      	bhi.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008e94:	2b50      	cmp	r3, #80	@ 0x50
 8008e96:	d03c      	beq.n	8008f12 <HAL_TIM_ConfigClockSource+0xfa>
 8008e98:	2b50      	cmp	r3, #80	@ 0x50
 8008e9a:	d873      	bhi.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008e9c:	2b40      	cmp	r3, #64	@ 0x40
 8008e9e:	d058      	beq.n	8008f52 <HAL_TIM_ConfigClockSource+0x13a>
 8008ea0:	2b40      	cmp	r3, #64	@ 0x40
 8008ea2:	d86f      	bhi.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008ea4:	2b30      	cmp	r3, #48	@ 0x30
 8008ea6:	d064      	beq.n	8008f72 <HAL_TIM_ConfigClockSource+0x15a>
 8008ea8:	2b30      	cmp	r3, #48	@ 0x30
 8008eaa:	d86b      	bhi.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008eac:	2b20      	cmp	r3, #32
 8008eae:	d060      	beq.n	8008f72 <HAL_TIM_ConfigClockSource+0x15a>
 8008eb0:	2b20      	cmp	r3, #32
 8008eb2:	d867      	bhi.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d05c      	beq.n	8008f72 <HAL_TIM_ConfigClockSource+0x15a>
 8008eb8:	2b10      	cmp	r3, #16
 8008eba:	d05a      	beq.n	8008f72 <HAL_TIM_ConfigClockSource+0x15a>
 8008ebc:	e062      	b.n	8008f84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6818      	ldr	r0, [r3, #0]
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	6899      	ldr	r1, [r3, #8]
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	685a      	ldr	r2, [r3, #4]
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	f000 f9ad 	bl	800922c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008ee0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	68ba      	ldr	r2, [r7, #8]
 8008ee8:	609a      	str	r2, [r3, #8]
      break;
 8008eea:	e04f      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6818      	ldr	r0, [r3, #0]
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	6899      	ldr	r1, [r3, #8]
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	685a      	ldr	r2, [r3, #4]
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	f000 f996 	bl	800922c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	689a      	ldr	r2, [r3, #8]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f0e:	609a      	str	r2, [r3, #8]
      break;
 8008f10:	e03c      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6818      	ldr	r0, [r3, #0]
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	6859      	ldr	r1, [r3, #4]
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	68db      	ldr	r3, [r3, #12]
 8008f1e:	461a      	mov	r2, r3
 8008f20:	f000 f90a 	bl	8009138 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2150      	movs	r1, #80	@ 0x50
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f000 f963 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008f30:	e02c      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6818      	ldr	r0, [r3, #0]
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	6859      	ldr	r1, [r3, #4]
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	461a      	mov	r2, r3
 8008f40:	f000 f929 	bl	8009196 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	2160      	movs	r1, #96	@ 0x60
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f000 f953 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008f50:	e01c      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6818      	ldr	r0, [r3, #0]
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	6859      	ldr	r1, [r3, #4]
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	68db      	ldr	r3, [r3, #12]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f000 f8ea 	bl	8009138 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2140      	movs	r1, #64	@ 0x40
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f000 f943 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008f70:	e00c      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681a      	ldr	r2, [r3, #0]
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	4610      	mov	r0, r2
 8008f7e:	f000 f93a 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008f82:	e003      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	73fb      	strb	r3, [r7, #15]
      break;
 8008f88:	e000      	b.n	8008f8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008f8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3710      	adds	r7, #16
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008fa6:	b480      	push	{r7}
 8008fa8:	b083      	sub	sp, #12
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008fae:	bf00      	nop
 8008fb0:	370c      	adds	r7, #12
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008fba:	b480      	push	{r7}
 8008fbc:	b083      	sub	sp, #12
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008fc2:	bf00      	nop
 8008fc4:	370c      	adds	r7, #12
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr

08008fce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008fce:	b480      	push	{r7}
 8008fd0:	b083      	sub	sp, #12
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008fd6:	bf00      	nop
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr

08008fe2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008fe2:	b480      	push	{r7}
 8008fe4:	b083      	sub	sp, #12
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008fea:	bf00      	nop
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
	...

08008ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b085      	sub	sp, #20
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	4a40      	ldr	r2, [pc, #256]	@ (800910c <TIM_Base_SetConfig+0x114>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d013      	beq.n	8009038 <TIM_Base_SetConfig+0x40>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009016:	d00f      	beq.n	8009038 <TIM_Base_SetConfig+0x40>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	4a3d      	ldr	r2, [pc, #244]	@ (8009110 <TIM_Base_SetConfig+0x118>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d00b      	beq.n	8009038 <TIM_Base_SetConfig+0x40>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a3c      	ldr	r2, [pc, #240]	@ (8009114 <TIM_Base_SetConfig+0x11c>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d007      	beq.n	8009038 <TIM_Base_SetConfig+0x40>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a3b      	ldr	r2, [pc, #236]	@ (8009118 <TIM_Base_SetConfig+0x120>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d003      	beq.n	8009038 <TIM_Base_SetConfig+0x40>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a3a      	ldr	r2, [pc, #232]	@ (800911c <TIM_Base_SetConfig+0x124>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d108      	bne.n	800904a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800903e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	4313      	orrs	r3, r2
 8009048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4a2f      	ldr	r2, [pc, #188]	@ (800910c <TIM_Base_SetConfig+0x114>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d02b      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009058:	d027      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a2c      	ldr	r2, [pc, #176]	@ (8009110 <TIM_Base_SetConfig+0x118>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d023      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a2b      	ldr	r2, [pc, #172]	@ (8009114 <TIM_Base_SetConfig+0x11c>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d01f      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a2a      	ldr	r2, [pc, #168]	@ (8009118 <TIM_Base_SetConfig+0x120>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d01b      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a29      	ldr	r2, [pc, #164]	@ (800911c <TIM_Base_SetConfig+0x124>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d017      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a28      	ldr	r2, [pc, #160]	@ (8009120 <TIM_Base_SetConfig+0x128>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d013      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a27      	ldr	r2, [pc, #156]	@ (8009124 <TIM_Base_SetConfig+0x12c>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d00f      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a26      	ldr	r2, [pc, #152]	@ (8009128 <TIM_Base_SetConfig+0x130>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d00b      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a25      	ldr	r2, [pc, #148]	@ (800912c <TIM_Base_SetConfig+0x134>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d007      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4a24      	ldr	r2, [pc, #144]	@ (8009130 <TIM_Base_SetConfig+0x138>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d003      	beq.n	80090aa <TIM_Base_SetConfig+0xb2>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	4a23      	ldr	r2, [pc, #140]	@ (8009134 <TIM_Base_SetConfig+0x13c>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d108      	bne.n	80090bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	68db      	ldr	r3, [r3, #12]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	695b      	ldr	r3, [r3, #20]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	68fa      	ldr	r2, [r7, #12]
 80090ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	689a      	ldr	r2, [r3, #8]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a0a      	ldr	r2, [pc, #40]	@ (800910c <TIM_Base_SetConfig+0x114>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d003      	beq.n	80090f0 <TIM_Base_SetConfig+0xf8>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a0c      	ldr	r2, [pc, #48]	@ (800911c <TIM_Base_SetConfig+0x124>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d103      	bne.n	80090f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	691a      	ldr	r2, [r3, #16]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	615a      	str	r2, [r3, #20]
}
 80090fe:	bf00      	nop
 8009100:	3714      	adds	r7, #20
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr
 800910a:	bf00      	nop
 800910c:	40010000 	.word	0x40010000
 8009110:	40000400 	.word	0x40000400
 8009114:	40000800 	.word	0x40000800
 8009118:	40000c00 	.word	0x40000c00
 800911c:	40010400 	.word	0x40010400
 8009120:	40014000 	.word	0x40014000
 8009124:	40014400 	.word	0x40014400
 8009128:	40014800 	.word	0x40014800
 800912c:	40001800 	.word	0x40001800
 8009130:	40001c00 	.word	0x40001c00
 8009134:	40002000 	.word	0x40002000

08009138 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009138:	b480      	push	{r7}
 800913a:	b087      	sub	sp, #28
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6a1b      	ldr	r3, [r3, #32]
 8009148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	f023 0201 	bic.w	r2, r3, #1
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	011b      	lsls	r3, r3, #4
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	4313      	orrs	r3, r2
 800916c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f023 030a 	bic.w	r3, r3, #10
 8009174:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	4313      	orrs	r3, r2
 800917c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	697a      	ldr	r2, [r7, #20]
 8009188:	621a      	str	r2, [r3, #32]
}
 800918a:	bf00      	nop
 800918c:	371c      	adds	r7, #28
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr

08009196 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009196:	b480      	push	{r7}
 8009198:	b087      	sub	sp, #28
 800919a:	af00      	add	r7, sp, #0
 800919c:	60f8      	str	r0, [r7, #12]
 800919e:	60b9      	str	r1, [r7, #8]
 80091a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	f023 0210 	bic.w	r2, r3, #16
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	699b      	ldr	r3, [r3, #24]
 80091b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a1b      	ldr	r3, [r3, #32]
 80091b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80091c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	031b      	lsls	r3, r3, #12
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	4313      	orrs	r3, r2
 80091ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80091d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	011b      	lsls	r3, r3, #4
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	4313      	orrs	r3, r2
 80091dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	697a      	ldr	r2, [r7, #20]
 80091e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	621a      	str	r2, [r3, #32]
}
 80091ea:	bf00      	nop
 80091ec:	371c      	adds	r7, #28
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091f6:	b480      	push	{r7}
 80091f8:	b085      	sub	sp, #20
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
 80091fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800920c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800920e:	683a      	ldr	r2, [r7, #0]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4313      	orrs	r3, r2
 8009214:	f043 0307 	orr.w	r3, r3, #7
 8009218:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	609a      	str	r2, [r3, #8]
}
 8009220:	bf00      	nop
 8009222:	3714      	adds	r7, #20
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800922c:	b480      	push	{r7}
 800922e:	b087      	sub	sp, #28
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	607a      	str	r2, [r7, #4]
 8009238:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009246:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	021a      	lsls	r2, r3, #8
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	431a      	orrs	r2, r3
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	4313      	orrs	r3, r2
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	4313      	orrs	r3, r2
 8009258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	697a      	ldr	r2, [r7, #20]
 800925e:	609a      	str	r2, [r3, #8]
}
 8009260:	bf00      	nop
 8009262:	371c      	adds	r7, #28
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800926c:	b480      	push	{r7}
 800926e:	b085      	sub	sp, #20
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800927c:	2b01      	cmp	r3, #1
 800927e:	d101      	bne.n	8009284 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009280:	2302      	movs	r3, #2
 8009282:	e05a      	b.n	800933a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2202      	movs	r2, #2
 8009290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	689b      	ldr	r3, [r3, #8]
 80092a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68fa      	ldr	r2, [r7, #12]
 80092b2:	4313      	orrs	r3, r2
 80092b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a21      	ldr	r2, [pc, #132]	@ (8009348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d022      	beq.n	800930e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092d0:	d01d      	beq.n	800930e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a1d      	ldr	r2, [pc, #116]	@ (800934c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d018      	beq.n	800930e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009350 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d013      	beq.n	800930e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a1a      	ldr	r2, [pc, #104]	@ (8009354 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d00e      	beq.n	800930e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a18      	ldr	r2, [pc, #96]	@ (8009358 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d009      	beq.n	800930e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a17      	ldr	r2, [pc, #92]	@ (800935c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d004      	beq.n	800930e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a15      	ldr	r2, [pc, #84]	@ (8009360 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d10c      	bne.n	8009328 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	68ba      	ldr	r2, [r7, #8]
 800931c:	4313      	orrs	r3, r2
 800931e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	68ba      	ldr	r2, [r7, #8]
 8009326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009338:	2300      	movs	r3, #0
}
 800933a:	4618      	mov	r0, r3
 800933c:	3714      	adds	r7, #20
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	40010000 	.word	0x40010000
 800934c:	40000400 	.word	0x40000400
 8009350:	40000800 	.word	0x40000800
 8009354:	40000c00 	.word	0x40000c00
 8009358:	40010400 	.word	0x40010400
 800935c:	40014000 	.word	0x40014000
 8009360:	40001800 	.word	0x40001800

08009364 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009364:	b480      	push	{r7}
 8009366:	b083      	sub	sp, #12
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800936c:	bf00      	nop
 800936e:	370c      	adds	r7, #12
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800938c:	b084      	sub	sp, #16
 800938e:	b580      	push	{r7, lr}
 8009390:	b084      	sub	sp, #16
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
 8009396:	f107 001c 	add.w	r0, r7, #28
 800939a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800939e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d122      	bne.n	80093ea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80093b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	68db      	ldr	r3, [r3, #12]
 80093c4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80093cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d105      	bne.n	80093de <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 fa9c 	bl	800991c <USB_CoreReset>
 80093e4:	4603      	mov	r3, r0
 80093e6:	73fb      	strb	r3, [r7, #15]
 80093e8:	e01a      	b.n	8009420 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f000 fa90 	bl	800991c <USB_CoreReset>
 80093fc:	4603      	mov	r3, r0
 80093fe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009402:	2b00      	cmp	r3, #0
 8009404:	d106      	bne.n	8009414 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800940a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	639a      	str	r2, [r3, #56]	@ 0x38
 8009412:	e005      	b.n	8009420 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009418:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009422:	2b01      	cmp	r3, #1
 8009424:	d10b      	bne.n	800943e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	f043 0206 	orr.w	r2, r3, #6
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f043 0220 	orr.w	r2, r3, #32
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800943e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009440:	4618      	mov	r0, r3
 8009442:	3710      	adds	r7, #16
 8009444:	46bd      	mov	sp, r7
 8009446:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800944a:	b004      	add	sp, #16
 800944c:	4770      	bx	lr

0800944e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800944e:	b480      	push	{r7}
 8009450:	b083      	sub	sp, #12
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	f023 0201 	bic.w	r2, r3, #1
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009462:	2300      	movs	r3, #0
}
 8009464:	4618      	mov	r0, r3
 8009466:	370c      	adds	r7, #12
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	460b      	mov	r3, r1
 800947a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800947c:	2300      	movs	r3, #0
 800947e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800948c:	78fb      	ldrb	r3, [r7, #3]
 800948e:	2b01      	cmp	r3, #1
 8009490:	d115      	bne.n	80094be <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	68db      	ldr	r3, [r3, #12]
 8009496:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800949e:	2001      	movs	r0, #1
 80094a0:	f7fa fe98 	bl	80041d4 <HAL_Delay>
      ms++;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	3301      	adds	r3, #1
 80094a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fa28 	bl	8009900 <USB_GetMode>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d01e      	beq.n	80094f4 <USB_SetCurrentMode+0x84>
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2b31      	cmp	r3, #49	@ 0x31
 80094ba:	d9f0      	bls.n	800949e <USB_SetCurrentMode+0x2e>
 80094bc:	e01a      	b.n	80094f4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80094be:	78fb      	ldrb	r3, [r7, #3]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d115      	bne.n	80094f0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80094d0:	2001      	movs	r0, #1
 80094d2:	f7fa fe7f 	bl	80041d4 <HAL_Delay>
      ms++;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	3301      	adds	r3, #1
 80094da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f000 fa0f 	bl	8009900 <USB_GetMode>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d005      	beq.n	80094f4 <USB_SetCurrentMode+0x84>
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2b31      	cmp	r3, #49	@ 0x31
 80094ec:	d9f0      	bls.n	80094d0 <USB_SetCurrentMode+0x60>
 80094ee:	e001      	b.n	80094f4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80094f0:	2301      	movs	r3, #1
 80094f2:	e005      	b.n	8009500 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2b32      	cmp	r3, #50	@ 0x32
 80094f8:	d101      	bne.n	80094fe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80094fa:	2301      	movs	r3, #1
 80094fc:	e000      	b.n	8009500 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80094fe:	2300      	movs	r3, #0
}
 8009500:	4618      	mov	r0, r3
 8009502:	3710      	adds	r7, #16
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009508:	b084      	sub	sp, #16
 800950a:	b580      	push	{r7, lr}
 800950c:	b086      	sub	sp, #24
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
 8009512:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009516:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800951a:	2300      	movs	r3, #0
 800951c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009522:	2300      	movs	r3, #0
 8009524:	613b      	str	r3, [r7, #16]
 8009526:	e009      	b.n	800953c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	3340      	adds	r3, #64	@ 0x40
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	4413      	add	r3, r2
 8009532:	2200      	movs	r2, #0
 8009534:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	3301      	adds	r3, #1
 800953a:	613b      	str	r3, [r7, #16]
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	2b0e      	cmp	r3, #14
 8009540:	d9f2      	bls.n	8009528 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009544:	2b00      	cmp	r3, #0
 8009546:	d11c      	bne.n	8009582 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	68fa      	ldr	r2, [r7, #12]
 8009552:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009556:	f043 0302 	orr.w	r3, r3, #2
 800955a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009560:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	601a      	str	r2, [r3, #0]
 8009580:	e005      	b.n	800958e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009586:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009594:	461a      	mov	r2, r3
 8009596:	2300      	movs	r3, #0
 8009598:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095a0:	4619      	mov	r1, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095a8:	461a      	mov	r2, r3
 80095aa:	680b      	ldr	r3, [r1, #0]
 80095ac:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80095ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d10c      	bne.n	80095ce <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80095b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d104      	bne.n	80095c4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80095ba:	2100      	movs	r1, #0
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 f965 	bl	800988c <USB_SetDevSpeed>
 80095c2:	e008      	b.n	80095d6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80095c4:	2101      	movs	r1, #1
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 f960 	bl	800988c <USB_SetDevSpeed>
 80095cc:	e003      	b.n	80095d6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80095ce:	2103      	movs	r1, #3
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 f95b 	bl	800988c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80095d6:	2110      	movs	r1, #16
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 f8f3 	bl	80097c4 <USB_FlushTxFifo>
 80095de:	4603      	mov	r3, r0
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d001      	beq.n	80095e8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f000 f91f 	bl	800982c <USB_FlushRxFifo>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d001      	beq.n	80095f8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095fe:	461a      	mov	r2, r3
 8009600:	2300      	movs	r3, #0
 8009602:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800960a:	461a      	mov	r2, r3
 800960c:	2300      	movs	r3, #0
 800960e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009616:	461a      	mov	r2, r3
 8009618:	2300      	movs	r3, #0
 800961a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800961c:	2300      	movs	r3, #0
 800961e:	613b      	str	r3, [r7, #16]
 8009620:	e043      	b.n	80096aa <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	015a      	lsls	r2, r3, #5
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	4413      	add	r3, r2
 800962a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009634:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009638:	d118      	bne.n	800966c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d10a      	bne.n	8009656 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	015a      	lsls	r2, r3, #5
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	4413      	add	r3, r2
 8009648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800964c:	461a      	mov	r2, r3
 800964e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009652:	6013      	str	r3, [r2, #0]
 8009654:	e013      	b.n	800967e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	015a      	lsls	r2, r3, #5
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	4413      	add	r3, r2
 800965e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009662:	461a      	mov	r2, r3
 8009664:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009668:	6013      	str	r3, [r2, #0]
 800966a:	e008      	b.n	800967e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	015a      	lsls	r2, r3, #5
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	4413      	add	r3, r2
 8009674:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009678:	461a      	mov	r2, r3
 800967a:	2300      	movs	r3, #0
 800967c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	015a      	lsls	r2, r3, #5
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	4413      	add	r3, r2
 8009686:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800968a:	461a      	mov	r2, r3
 800968c:	2300      	movs	r3, #0
 800968e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	015a      	lsls	r2, r3, #5
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4413      	add	r3, r2
 8009698:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800969c:	461a      	mov	r2, r3
 800969e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80096a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	3301      	adds	r3, #1
 80096a8:	613b      	str	r3, [r7, #16]
 80096aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d3b7      	bcc.n	8009622 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80096b2:	2300      	movs	r3, #0
 80096b4:	613b      	str	r3, [r7, #16]
 80096b6:	e043      	b.n	8009740 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	015a      	lsls	r2, r3, #5
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	4413      	add	r3, r2
 80096c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80096ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096ce:	d118      	bne.n	8009702 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d10a      	bne.n	80096ec <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	015a      	lsls	r2, r3, #5
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	4413      	add	r3, r2
 80096de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096e2:	461a      	mov	r2, r3
 80096e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80096e8:	6013      	str	r3, [r2, #0]
 80096ea:	e013      	b.n	8009714 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	015a      	lsls	r2, r3, #5
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	4413      	add	r3, r2
 80096f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096f8:	461a      	mov	r2, r3
 80096fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80096fe:	6013      	str	r3, [r2, #0]
 8009700:	e008      	b.n	8009714 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	015a      	lsls	r2, r3, #5
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	4413      	add	r3, r2
 800970a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800970e:	461a      	mov	r2, r3
 8009710:	2300      	movs	r3, #0
 8009712:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	015a      	lsls	r2, r3, #5
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	4413      	add	r3, r2
 800971c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009720:	461a      	mov	r2, r3
 8009722:	2300      	movs	r3, #0
 8009724:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	015a      	lsls	r2, r3, #5
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	4413      	add	r3, r2
 800972e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009732:	461a      	mov	r2, r3
 8009734:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009738:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	3301      	adds	r3, #1
 800973e:	613b      	str	r3, [r7, #16]
 8009740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009742:	693a      	ldr	r2, [r7, #16]
 8009744:	429a      	cmp	r2, r3
 8009746:	d3b7      	bcc.n	80096b8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800974e:	691b      	ldr	r3, [r3, #16]
 8009750:	68fa      	ldr	r2, [r7, #12]
 8009752:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009756:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800975a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009768:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800976a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800976c:	2b00      	cmp	r3, #0
 800976e:	d105      	bne.n	800977c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	699b      	ldr	r3, [r3, #24]
 8009774:	f043 0210 	orr.w	r2, r3, #16
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	699a      	ldr	r2, [r3, #24]
 8009780:	4b0f      	ldr	r3, [pc, #60]	@ (80097c0 <USB_DevInit+0x2b8>)
 8009782:	4313      	orrs	r3, r2
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800978a:	2b00      	cmp	r3, #0
 800978c:	d005      	beq.n	800979a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	699b      	ldr	r3, [r3, #24]
 8009792:	f043 0208 	orr.w	r2, r3, #8
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800979a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800979c:	2b01      	cmp	r3, #1
 800979e:	d107      	bne.n	80097b0 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	699b      	ldr	r3, [r3, #24]
 80097a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80097a8:	f043 0304 	orr.w	r3, r3, #4
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80097b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3718      	adds	r7, #24
 80097b6:	46bd      	mov	sp, r7
 80097b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80097bc:	b004      	add	sp, #16
 80097be:	4770      	bx	lr
 80097c0:	803c3800 	.word	0x803c3800

080097c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80097ce:	2300      	movs	r3, #0
 80097d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	3301      	adds	r3, #1
 80097d6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	4a13      	ldr	r2, [pc, #76]	@ (8009828 <USB_FlushTxFifo+0x64>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d901      	bls.n	80097e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80097e0:	2303      	movs	r3, #3
 80097e2:	e01b      	b.n	800981c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	691b      	ldr	r3, [r3, #16]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	daf2      	bge.n	80097d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80097ec:	2300      	movs	r3, #0
 80097ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	019b      	lsls	r3, r3, #6
 80097f4:	f043 0220 	orr.w	r2, r3, #32
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	3301      	adds	r3, #1
 8009800:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	4a08      	ldr	r2, [pc, #32]	@ (8009828 <USB_FlushTxFifo+0x64>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d901      	bls.n	800980e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800980a:	2303      	movs	r3, #3
 800980c:	e006      	b.n	800981c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	691b      	ldr	r3, [r3, #16]
 8009812:	f003 0320 	and.w	r3, r3, #32
 8009816:	2b20      	cmp	r3, #32
 8009818:	d0f0      	beq.n	80097fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800981a:	2300      	movs	r3, #0
}
 800981c:	4618      	mov	r0, r3
 800981e:	3714      	adds	r7, #20
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr
 8009828:	00030d40 	.word	0x00030d40

0800982c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009834:	2300      	movs	r3, #0
 8009836:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	3301      	adds	r3, #1
 800983c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	4a11      	ldr	r2, [pc, #68]	@ (8009888 <USB_FlushRxFifo+0x5c>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d901      	bls.n	800984a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009846:	2303      	movs	r3, #3
 8009848:	e018      	b.n	800987c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	2b00      	cmp	r3, #0
 8009850:	daf2      	bge.n	8009838 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009852:	2300      	movs	r3, #0
 8009854:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2210      	movs	r2, #16
 800985a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	3301      	adds	r3, #1
 8009860:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	4a08      	ldr	r2, [pc, #32]	@ (8009888 <USB_FlushRxFifo+0x5c>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d901      	bls.n	800986e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	e006      	b.n	800987c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	f003 0310 	and.w	r3, r3, #16
 8009876:	2b10      	cmp	r3, #16
 8009878:	d0f0      	beq.n	800985c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800987a:	2300      	movs	r3, #0
}
 800987c:	4618      	mov	r0, r3
 800987e:	3714      	adds	r7, #20
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr
 8009888:	00030d40 	.word	0x00030d40

0800988c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800988c:	b480      	push	{r7}
 800988e:	b085      	sub	sp, #20
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	460b      	mov	r3, r1
 8009896:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	78fb      	ldrb	r3, [r7, #3]
 80098a6:	68f9      	ldr	r1, [r7, #12]
 80098a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098ac:	4313      	orrs	r3, r2
 80098ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3714      	adds	r7, #20
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr

080098be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80098be:	b480      	push	{r7}
 80098c0:	b085      	sub	sp, #20
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	68fa      	ldr	r2, [r7, #12]
 80098d4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098d8:	f023 0303 	bic.w	r3, r3, #3
 80098dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098ec:	f043 0302 	orr.w	r3, r3, #2
 80098f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3714      	adds	r7, #20
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr

08009900 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009900:	b480      	push	{r7}
 8009902:	b083      	sub	sp, #12
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	695b      	ldr	r3, [r3, #20]
 800990c:	f003 0301 	and.w	r3, r3, #1
}
 8009910:	4618      	mov	r0, r3
 8009912:	370c      	adds	r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009924:	2300      	movs	r3, #0
 8009926:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	3301      	adds	r3, #1
 800992c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	4a13      	ldr	r2, [pc, #76]	@ (8009980 <USB_CoreReset+0x64>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d901      	bls.n	800993a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e01b      	b.n	8009972 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	691b      	ldr	r3, [r3, #16]
 800993e:	2b00      	cmp	r3, #0
 8009940:	daf2      	bge.n	8009928 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009942:	2300      	movs	r3, #0
 8009944:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	691b      	ldr	r3, [r3, #16]
 800994a:	f043 0201 	orr.w	r2, r3, #1
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	3301      	adds	r3, #1
 8009956:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	4a09      	ldr	r2, [pc, #36]	@ (8009980 <USB_CoreReset+0x64>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d901      	bls.n	8009964 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009960:	2303      	movs	r3, #3
 8009962:	e006      	b.n	8009972 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	691b      	ldr	r3, [r3, #16]
 8009968:	f003 0301 	and.w	r3, r3, #1
 800996c:	2b01      	cmp	r3, #1
 800996e:	d0f0      	beq.n	8009952 <USB_CoreReset+0x36>

  return HAL_OK;
 8009970:	2300      	movs	r3, #0
}
 8009972:	4618      	mov	r0, r3
 8009974:	3714      	adds	r7, #20
 8009976:	46bd      	mov	sp, r7
 8009978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997c:	4770      	bx	lr
 800997e:	bf00      	nop
 8009980:	00030d40 	.word	0x00030d40

08009984 <check_return_value>:
static int8_t get_time_stamp(enum bhy2_fifo_type source, uint64_t **time_stamp, struct bhy2_dev *dev);
static int8_t get_callback_info(uint8_t sensor_id, struct bhy2_fifo_parse_callback_table *info, struct bhy2_dev *dev);

/*function to check the return values in parse_fifo function*/
static inline int8_t check_return_value(int8_t result)
{
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
 800998a:	4603      	mov	r3, r0
 800998c:	71fb      	strb	r3, [r7, #7]

    if (result != BHY2_OK)
 800998e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d002      	beq.n	800999c <check_return_value+0x18>
    {
        return result;
 8009996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800999a:	e000      	b.n	800999e <check_return_value+0x1a>
    }

    return BHY2_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	370c      	adds	r7, #12
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr

080099aa <bhy2_get_and_process_fifo_support>:

static int8_t bhy2_get_and_process_fifo_support(uint8_t *int_status,
                                                int8_t *rslt,
                                                struct bhy2_fifo_buffer *fifo_temp,
                                                struct bhy2_dev *dev)
{
 80099aa:	b590      	push	{r4, r7, lr}
 80099ac:	b089      	sub	sp, #36	@ 0x24
 80099ae:	af02      	add	r7, sp, #8
 80099b0:	60f8      	str	r0, [r7, #12]
 80099b2:	60b9      	str	r1, [r7, #8]
 80099b4:	607a      	str	r2, [r7, #4]
 80099b6:	603b      	str	r3, [r7, #0]
    uint32_t bytes_read = 0;
 80099b8:	2300      	movs	r3, #0
 80099ba:	613b      	str	r3, [r7, #16]
    int8_t temp_rslt = BHY2_OK;
 80099bc:	2300      	movs	r3, #0
 80099be:	75fb      	strb	r3, [r7, #23]

    while ((*int_status || fifo_temp->remain_length) && (*rslt == BHY2_OK))
 80099c0:	e04b      	b.n	8009a5a <bhy2_get_and_process_fifo_support+0xb0>
    {
        if (((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_DRDY) ||
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	f003 0306 	and.w	r3, r3, #6
 80099ca:	2b02      	cmp	r3, #2
 80099cc:	d00f      	beq.n	80099ee <bhy2_get_and_process_fifo_support+0x44>
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_LTCY) ||
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	f003 0306 	and.w	r3, r3, #6
        if (((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_DRDY) ||
 80099d6:	2b04      	cmp	r3, #4
 80099d8:	d009      	beq.n	80099ee <bhy2_get_and_process_fifo_support+0x44>
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_WM) || (fifo_temp->remain_length))
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	781b      	ldrb	r3, [r3, #0]
 80099de:	f003 0306 	and.w	r3, r3, #6
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_LTCY) ||
 80099e2:	2b06      	cmp	r3, #6
 80099e4:	d003      	beq.n	80099ee <bhy2_get_and_process_fifo_support+0x44>
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_WM) || (fifo_temp->remain_length))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d029      	beq.n	8009a42 <bhy2_get_and_process_fifo_support+0x98>
        {

            /* Reset read_pos to the start of the buffer */
            fifo_temp->read_pos = 0;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	601a      	str	r2, [r3, #0]

            /* Append data into the work_buffer linked through fifos */
            *rslt =
                bhy2_hif_get_wakeup_fifo(&fifo_temp->buffer[fifo_temp->read_length],
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	691a      	ldr	r2, [r3, #16]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	18d0      	adds	r0, r2, r3
                                         (fifo_temp->buffer_size - fifo_temp->read_length),
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	68da      	ldr	r2, [r3, #12]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	685b      	ldr	r3, [r3, #4]
                bhy2_hif_get_wakeup_fifo(&fifo_temp->buffer[fifo_temp->read_length],
 8009a06:	1ad1      	subs	r1, r2, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f103 0408 	add.w	r4, r3, #8
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	f107 0210 	add.w	r2, r7, #16
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	4623      	mov	r3, r4
 8009a18:	f001 fbef 	bl	800b1fa <bhy2_hif_get_wakeup_fifo>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	461a      	mov	r2, r3
            *rslt =
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	701a      	strb	r2, [r3, #0]
                                         &bytes_read,
                                         &fifo_temp->remain_length,
                                         &dev->hif);
            if (*rslt != BHY2_OK)
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	f993 3000 	ldrsb.w	r3, [r3]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d003      	beq.n	8009a36 <bhy2_get_and_process_fifo_support+0x8c>
            {
                return *rslt;
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	f993 3000 	ldrsb.w	r3, [r3]
 8009a34:	e020      	b.n	8009a78 <bhy2_get_and_process_fifo_support+0xce>
            }

            fifo_temp->read_length += bytes_read;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	685a      	ldr	r2, [r3, #4]
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	441a      	add	r2, r3
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	605a      	str	r2, [r3, #4]
        }

        *rslt = parse_fifo(BHY2_FIFO_TYPE_WAKEUP, fifo_temp, dev);
 8009a42:	683a      	ldr	r2, [r7, #0]
 8009a44:	6879      	ldr	r1, [r7, #4]
 8009a46:	2000      	movs	r0, #0
 8009a48:	f000 fc94 	bl	800a374 <parse_fifo>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	461a      	mov	r2, r3
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	701a      	strb	r2, [r3, #0]
        *int_status = 0;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2200      	movs	r2, #0
 8009a58:	701a      	strb	r2, [r3, #0]
    while ((*int_status || fifo_temp->remain_length) && (*rslt == BHY2_OK))
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d103      	bne.n	8009a6a <bhy2_get_and_process_fifo_support+0xc0>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	689b      	ldr	r3, [r3, #8]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d004      	beq.n	8009a74 <bhy2_get_and_process_fifo_support+0xca>
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	f993 3000 	ldrsb.w	r3, [r3]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d0a6      	beq.n	80099c2 <bhy2_get_and_process_fifo_support+0x18>
    }

    return temp_rslt;
 8009a74:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	371c      	adds	r7, #28
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd90      	pop	{r4, r7, pc}

08009a80 <bhy2_get_and_process_fifo>:

int8_t bhy2_get_and_process_fifo(uint8_t *work_buffer, uint32_t buffer_size, struct bhy2_dev *dev)
{
 8009a80:	b590      	push	{r4, r7, lr}
 8009a82:	b08f      	sub	sp, #60	@ 0x3c
 8009a84:	af02      	add	r7, sp, #8
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_RESET);
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	2110      	movs	r1, #16
 8009a90:	487b      	ldr	r0, [pc, #492]	@ (8009c80 <bhy2_get_and_process_fifo+0x200>)
 8009a92:	f7fa fe99 	bl	80047c8 <HAL_GPIO_WritePin>
    uint8_t int_status, int_status_bak;
    uint32_t bytes_read = 0;
 8009a96:	2300      	movs	r3, #0
 8009a98:	62bb      	str	r3, [r7, #40]	@ 0x28
    int8_t rslt;
    struct bhy2_fifo_buffer fifos;

    if ((dev == NULL) || (work_buffer == NULL))
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d002      	beq.n	8009aa6 <bhy2_get_and_process_fifo+0x26>
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d102      	bne.n	8009aac <bhy2_get_and_process_fifo+0x2c>
    {
        return BHY2_E_NULL_PTR;
 8009aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8009aaa:	e0e4      	b.n	8009c76 <bhy2_get_and_process_fifo+0x1f6>
    }

    if (buffer_size == 0)
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d102      	bne.n	8009ab8 <bhy2_get_and_process_fifo+0x38>
    {
        return BHY2_E_BUFFER;
 8009ab2:	f06f 0305 	mvn.w	r3, #5
 8009ab6:	e0de      	b.n	8009c76 <bhy2_get_and_process_fifo+0x1f6>
    }

    memset(work_buffer, 0, buffer_size);
 8009ab8:	68ba      	ldr	r2, [r7, #8]
 8009aba:	2100      	movs	r1, #0
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f007 fc0f 	bl	80112e0 <memset>
    memset(&fifos, 0, sizeof(struct bhy2_fifo_buffer));
 8009ac2:	f107 0310 	add.w	r3, r7, #16
 8009ac6:	2214      	movs	r2, #20
 8009ac8:	2100      	movs	r1, #0
 8009aca:	4618      	mov	r0, r3
 8009acc:	f007 fc08 	bl	80112e0 <memset>

    fifos.buffer = work_buffer;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	623b      	str	r3, [r7, #32]
    fifos.buffer_size = buffer_size;
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	61fb      	str	r3, [r7, #28]

    rslt = bhy2_hif_get_interrupt_status(&int_status_bak, &dev->hif);
 8009ad8:	687a      	ldr	r2, [r7, #4]
 8009ada:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8009ade:	4611      	mov	r1, r2
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f001 facc 	bl	800b07e <bhy2_hif_get_interrupt_status>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (rslt != BHY2_OK)
 8009aec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d002      	beq.n	8009afa <bhy2_get_and_process_fifo+0x7a>
    {
        return rslt;
 8009af4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009af8:	e0bd      	b.n	8009c76 <bhy2_get_and_process_fifo+0x1f6>
    }

    /* Get and process the Wake up FIFO */
    fifos.read_length = 0;
 8009afa:	2300      	movs	r3, #0
 8009afc:	617b      	str	r3, [r7, #20]
    int_status = int_status_bak;
 8009afe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009b02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    rslt = bhy2_get_and_process_fifo_support(&int_status, &rslt, &fifos, dev);
 8009b06:	f107 0210 	add.w	r2, r7, #16
 8009b0a:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 8009b0e:	f107 002f 	add.w	r0, r7, #47	@ 0x2f
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f7ff ff49 	bl	80099aa <bhy2_get_and_process_fifo_support>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (rslt != BHY2_OK)
 8009b1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d002      	beq.n	8009b2c <bhy2_get_and_process_fifo+0xac>
    {
        return rslt;
 8009b26:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b2a:	e0a4      	b.n	8009c76 <bhy2_get_and_process_fifo+0x1f6>
    }

    /* Get and process the Non Wake-up FIFO */
    fifos.read_length = 0;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	617b      	str	r3, [r7, #20]
    int_status = int_status_bak;
 8009b30:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009b34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009b38:	e047      	b.n	8009bca <bhy2_get_and_process_fifo+0x14a>
    {
        if (((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_DRDY) ||
 8009b3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b3e:	f003 0318 	and.w	r3, r3, #24
 8009b42:	2b08      	cmp	r3, #8
 8009b44:	d00e      	beq.n	8009b64 <bhy2_get_and_process_fifo+0xe4>
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_LTCY) ||
 8009b46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b4a:	f003 0318 	and.w	r3, r3, #24
        if (((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_DRDY) ||
 8009b4e:	2b10      	cmp	r3, #16
 8009b50:	d008      	beq.n	8009b64 <bhy2_get_and_process_fifo+0xe4>
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_WM) || (fifos.remain_length))
 8009b52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b56:	f003 0318 	and.w	r3, r3, #24
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_LTCY) ||
 8009b5a:	2b18      	cmp	r3, #24
 8009b5c:	d002      	beq.n	8009b64 <bhy2_get_and_process_fifo+0xe4>
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_WM) || (fifos.remain_length))
 8009b5e:	69bb      	ldr	r3, [r7, #24]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d020      	beq.n	8009ba6 <bhy2_get_and_process_fifo+0x126>
        {
            /* Reset read_pos to the start of the buffer */
            fifos.read_pos = 0;
 8009b64:	2300      	movs	r3, #0
 8009b66:	613b      	str	r3, [r7, #16]

            /* Append data into the work_buffer linked through fifos */
            rslt = bhy2_hif_get_nonwakeup_fifo(&fifos.buffer[fifos.read_length],
 8009b68:	6a3a      	ldr	r2, [r7, #32]
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	18d0      	adds	r0, r2, r3
                                               (fifos.buffer_size - fifos.read_length),
 8009b6e:	69fa      	ldr	r2, [r7, #28]
 8009b70:	697b      	ldr	r3, [r7, #20]
            rslt = bhy2_hif_get_nonwakeup_fifo(&fifos.buffer[fifos.read_length],
 8009b72:	1ad1      	subs	r1, r2, r3
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f107 0210 	add.w	r2, r7, #16
 8009b7a:	f102 0408 	add.w	r4, r2, #8
 8009b7e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8009b82:	9300      	str	r3, [sp, #0]
 8009b84:	4623      	mov	r3, r4
 8009b86:	f001 fb4e 	bl	800b226 <bhy2_hif_get_nonwakeup_fifo>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                               &bytes_read,
                                               &fifos.remain_length,
                                               &dev->hif);
            if (rslt != BHY2_OK)
 8009b90:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d002      	beq.n	8009b9e <bhy2_get_and_process_fifo+0x11e>
            {
                return rslt;
 8009b98:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b9c:	e06b      	b.n	8009c76 <bhy2_get_and_process_fifo+0x1f6>
            }

            fifos.read_length += bytes_read;
 8009b9e:	697a      	ldr	r2, [r7, #20]
 8009ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba2:	4413      	add	r3, r2
 8009ba4:	617b      	str	r3, [r7, #20]
//            printf("non wake up fifo %d\r\n", fifos.read_length);
        }
    	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_SET);
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	2110      	movs	r1, #16
 8009baa:	4835      	ldr	r0, [pc, #212]	@ (8009c80 <bhy2_get_and_process_fifo+0x200>)
 8009bac:	f7fa fe0c 	bl	80047c8 <HAL_GPIO_WritePin>

        rslt = parse_fifo(BHY2_FIFO_TYPE_NON_WAKEUP, &fifos, dev);
 8009bb0:	f107 0310 	add.w	r3, r7, #16
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	2001      	movs	r0, #1
 8009bba:	f000 fbdb 	bl	800a374 <parse_fifo>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        int_status = 0;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009bca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d102      	bne.n	8009bd8 <bhy2_get_and_process_fifo+0x158>
 8009bd2:	69bb      	ldr	r3, [r7, #24]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d003      	beq.n	8009be0 <bhy2_get_and_process_fifo+0x160>
 8009bd8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d0ac      	beq.n	8009b3a <bhy2_get_and_process_fifo+0xba>
    }

    /* Get and process the Status fifo */
    fifos.read_length = 0;
 8009be0:	2300      	movs	r3, #0
 8009be2:	617b      	str	r3, [r7, #20]
    int_status = int_status_bak;
 8009be4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009be8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009bec:	e036      	b.n	8009c5c <bhy2_get_and_process_fifo+0x1dc>
    {
        if ((((BHY2_IS_INT_ASYNC_STATUS(int_status)) == BHY2_IST_MASK_DEBUG) || (fifos.remain_length)))
 8009bee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d102      	bne.n	8009c00 <bhy2_get_and_process_fifo+0x180>
 8009bfa:	69bb      	ldr	r3, [r7, #24]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d020      	beq.n	8009c42 <bhy2_get_and_process_fifo+0x1c2>
        {
            fifos.read_pos = 0;
 8009c00:	2300      	movs	r3, #0
 8009c02:	613b      	str	r3, [r7, #16]
            rslt =
                bhy2_hif_get_status_fifo_async(&fifos.buffer[fifos.read_length],
 8009c04:	6a3a      	ldr	r2, [r7, #32]
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	18d0      	adds	r0, r2, r3
                                               (fifos.buffer_size - fifos.read_length),
 8009c0a:	69fa      	ldr	r2, [r7, #28]
 8009c0c:	697b      	ldr	r3, [r7, #20]
                bhy2_hif_get_status_fifo_async(&fifos.buffer[fifos.read_length],
 8009c0e:	1ad1      	subs	r1, r2, r3
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f107 0210 	add.w	r2, r7, #16
 8009c16:	f102 0408 	add.w	r4, r2, #8
 8009c1a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	4623      	mov	r3, r4
 8009c22:	f001 fb61 	bl	800b2e8 <bhy2_hif_get_status_fifo_async>
 8009c26:	4603      	mov	r3, r0
            rslt =
 8009c28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                               &bytes_read,
                                               &fifos.remain_length,
                                               &dev->hif);
            if (rslt != BHY2_OK)
 8009c2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d002      	beq.n	8009c3a <bhy2_get_and_process_fifo+0x1ba>
            {
                return rslt;
 8009c34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009c38:	e01d      	b.n	8009c76 <bhy2_get_and_process_fifo+0x1f6>
            }

            fifos.read_length += bytes_read;
 8009c3a:	697a      	ldr	r2, [r7, #20]
 8009c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c3e:	4413      	add	r3, r2
 8009c40:	617b      	str	r3, [r7, #20]
//            printf("status length %d\r\n", fifos.read_length);
        }

        rslt = parse_fifo(BHY2_FIFO_TYPE_STATUS, &fifos, dev);
 8009c42:	f107 0310 	add.w	r3, r7, #16
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	4619      	mov	r1, r3
 8009c4a:	2002      	movs	r0, #2
 8009c4c:	f000 fb92 	bl	800a374 <parse_fifo>
 8009c50:	4603      	mov	r3, r0
 8009c52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        int_status = 0;
 8009c56:	2300      	movs	r3, #0
 8009c58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009c5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d102      	bne.n	8009c6a <bhy2_get_and_process_fifo+0x1ea>
 8009c64:	69bb      	ldr	r3, [r7, #24]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d003      	beq.n	8009c72 <bhy2_get_and_process_fifo+0x1f2>
 8009c6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d0bd      	beq.n	8009bee <bhy2_get_and_process_fifo+0x16e>
    }

    return rslt;
 8009c72:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3734      	adds	r7, #52	@ 0x34
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd90      	pop	{r4, r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	40020000 	.word	0x40020000

08009c84 <bhy2_set_virt_sensor_cfg>:

    return rslt;
}

int8_t bhy2_set_virt_sensor_cfg(uint8_t sensor_id, bhy2_float sample_rate, uint32_t latency, struct bhy2_dev *dev)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b086      	sub	sp, #24
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	ed87 0a02 	vstr	s0, [r7, #8]
 8009c90:	6079      	str	r1, [r7, #4]
 8009c92:	603a      	str	r2, [r7, #0]
 8009c94:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 8009c96:	2300      	movs	r3, #0
 8009c98:	75fb      	strb	r3, [r7, #23]

    if (dev != NULL)
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00a      	beq.n	8009cb6 <bhy2_set_virt_sensor_cfg+0x32>
    {
        rslt = bhy2_hif_exec_sensor_conf_cmd(sensor_id, sample_rate, latency, &dev->hif);
 8009ca0:	683a      	ldr	r2, [r7, #0]
 8009ca2:	7bfb      	ldrb	r3, [r7, #15]
 8009ca4:	6879      	ldr	r1, [r7, #4]
 8009ca6:	ed97 0a02 	vldr	s0, [r7, #8]
 8009caa:	4618      	mov	r0, r3
 8009cac:	f001 fb32 	bl	800b314 <bhy2_hif_exec_sensor_conf_cmd>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	75fb      	strb	r3, [r7, #23]
 8009cb4:	e001      	b.n	8009cba <bhy2_set_virt_sensor_cfg+0x36>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009cb6:	23ff      	movs	r3, #255	@ 0xff
 8009cb8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009cba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3718      	adds	r7, #24
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <bhy2_get_product_id>:

    return rslt;
}

int8_t bhy2_get_product_id(uint8_t *product_id, struct bhy2_dev *dev)
{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b084      	sub	sp, #16
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
 8009cce:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d007      	beq.n	8009cea <bhy2_get_product_id+0x24>
    {
        rslt = bhy2_hif_get_product_id(product_id, &dev->hif);
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	4619      	mov	r1, r3
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f001 f979 	bl	800afd6 <bhy2_hif_get_product_id>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	73fb      	strb	r3, [r7, #15]
 8009ce8:	e001      	b.n	8009cee <bhy2_get_product_id+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009cea:	23ff      	movs	r3, #255	@ 0xff
 8009cec:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}

08009cfa <bhy2_get_chip_id>:

int8_t bhy2_get_chip_id(uint8_t *chip_id, struct bhy2_dev *dev)
{
 8009cfa:	b580      	push	{r7, lr}
 8009cfc:	b084      	sub	sp, #16
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
 8009d02:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009d04:	2300      	movs	r3, #0
 8009d06:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d007      	beq.n	8009d1e <bhy2_get_chip_id+0x24>
    {
        rslt = bhy2_hif_get_chip_id(chip_id, &dev->hif);
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	4619      	mov	r1, r3
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f001 f96f 	bl	800aff6 <bhy2_hif_get_chip_id>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	73fb      	strb	r3, [r7, #15]
 8009d1c:	e001      	b.n	8009d22 <bhy2_get_chip_id+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009d1e:	23ff      	movs	r3, #255	@ 0xff
 8009d20:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3710      	adds	r7, #16
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <bhy2_get_kernel_version>:

    return rslt;
}

int8_t bhy2_get_kernel_version(uint16_t *kernel_version, struct bhy2_dev *dev)
{
 8009d2e:	b580      	push	{r7, lr}
 8009d30:	b084      	sub	sp, #16
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
 8009d36:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d007      	beq.n	8009d52 <bhy2_get_kernel_version+0x24>
    {
        rslt = bhy2_hif_get_kernel_version(kernel_version, &dev->hif);
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	4619      	mov	r1, r3
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f001 f965 	bl	800b016 <bhy2_hif_get_kernel_version>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	73fb      	strb	r3, [r7, #15]
 8009d50:	e001      	b.n	8009d56 <bhy2_get_kernel_version+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009d52:	23ff      	movs	r3, #255	@ 0xff
 8009d54:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}

08009d62 <bhy2_get_boot_status>:

    return rslt;
}

int8_t bhy2_get_boot_status(uint8_t *boot_status, struct bhy2_dev *dev)
{
 8009d62:	b580      	push	{r7, lr}
 8009d64:	b084      	sub	sp, #16
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
 8009d6a:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d007      	beq.n	8009d86 <bhy2_get_boot_status+0x24>
    {
        rslt = bhy2_hif_get_boot_status(boot_status, &dev->hif);
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	4619      	mov	r1, r3
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f001 f96f 	bl	800b05e <bhy2_hif_get_boot_status>
 8009d80:	4603      	mov	r3, r0
 8009d82:	73fb      	strb	r3, [r7, #15]
 8009d84:	e001      	b.n	8009d8a <bhy2_get_boot_status+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009d86:	23ff      	movs	r3, #255	@ 0xff
 8009d88:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}

08009d96 <bhy2_get_virt_sensor_list>:

    return rslt;
}

int8_t bhy2_get_virt_sensor_list(struct bhy2_dev *dev)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b086      	sub	sp, #24
 8009d9a:	af02      	add	r7, sp, #8
 8009d9c:	6078      	str	r0, [r7, #4]
    uint32_t bytes_read = 0;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	60bb      	str	r3, [r7, #8]
    int8_t rslt = 0;
 8009da2:	2300      	movs	r3, #0
 8009da4:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d00f      	beq.n	8009dcc <bhy2_get_virt_sensor_list+0x36>
    {
        rslt =
            bhy2_hif_get_parameter(BHY2_PARAM_SYS_VIRT_SENSOR_PRESENT, dev->present_buff, 32, &bytes_read, &dev->hif);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f503 713a 	add.w	r1, r3, #744	@ 0x2e8
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f107 0208 	add.w	r2, r7, #8
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	4613      	mov	r3, r2
 8009dbc:	2220      	movs	r2, #32
 8009dbe:	f240 101f 	movw	r0, #287	@ 0x11f
 8009dc2:	f001 f880 	bl	800aec6 <bhy2_hif_get_parameter>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	73fb      	strb	r3, [r7, #15]
 8009dca:	e001      	b.n	8009dd0 <bhy2_get_virt_sensor_list+0x3a>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009dcc:	23ff      	movs	r3, #255	@ 0xff
 8009dce:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009dd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3710      	adds	r7, #16
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}

08009ddc <bhy2_upload_firmware_to_ram_partly>:
int8_t bhy2_upload_firmware_to_ram_partly(const uint8_t *firmware,
                                          uint32_t total_size,
                                          uint32_t cur_pos,
                                          uint32_t packet_len,
                                          struct bhy2_dev *dev)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b088      	sub	sp, #32
 8009de0:	af02      	add	r7, sp, #8
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
 8009de8:	603b      	str	r3, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009dea:	2300      	movs	r3, #0
 8009dec:	75fb      	strb	r3, [r7, #23]

    if ((dev == NULL) || (firmware == NULL))
 8009dee:	6a3b      	ldr	r3, [r7, #32]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d002      	beq.n	8009dfa <bhy2_upload_firmware_to_ram_partly+0x1e>
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d102      	bne.n	8009e00 <bhy2_upload_firmware_to_ram_partly+0x24>
    {
        rslt = BHY2_E_NULL_PTR;
 8009dfa:	23ff      	movs	r3, #255	@ 0xff
 8009dfc:	75fb      	strb	r3, [r7, #23]
 8009dfe:	e009      	b.n	8009e14 <bhy2_upload_firmware_to_ram_partly+0x38>
    }
    else
    {
        rslt = bhy2_hif_upload_firmware_to_ram_partly(firmware, total_size, cur_pos, packet_len, &dev->hif);
 8009e00:	6a3b      	ldr	r3, [r7, #32]
 8009e02:	9300      	str	r3, [sp, #0]
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	687a      	ldr	r2, [r7, #4]
 8009e08:	68b9      	ldr	r1, [r7, #8]
 8009e0a:	68f8      	ldr	r0, [r7, #12]
 8009e0c:	f001 f990 	bl	800b130 <bhy2_hif_upload_firmware_to_ram_partly>
 8009e10:	4603      	mov	r3, r0
 8009e12:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009e14:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3718      	adds	r7, #24
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <bhy2_boot_from_ram>:

int8_t bhy2_boot_from_ram(struct bhy2_dev *dev)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b084      	sub	sp, #16
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
    int8_t rslt = BHY2_OK;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d102      	bne.n	8009e38 <bhy2_boot_from_ram+0x18>
    {
        rslt = BHY2_E_NULL_PTR;
 8009e32:	23ff      	movs	r3, #255	@ 0xff
 8009e34:	73fb      	strb	r3, [r7, #15]
 8009e36:	e005      	b.n	8009e44 <bhy2_boot_from_ram+0x24>
    }
    else
    {
        rslt = bhy2_hif_boot_program_ram(&dev->hif);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f001 f9c2 	bl	800b1c4 <bhy2_hif_boot_program_ram>
 8009e40:	4603      	mov	r3, r0
 8009e42:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009e44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3710      	adds	r7, #16
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <bhy2_set_chip_ctrl>:

    return rslt;
}

int8_t bhy2_set_chip_ctrl(uint8_t chip_ctrl, struct bhy2_dev *dev)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	4603      	mov	r3, r0
 8009e58:	6039      	str	r1, [r7, #0]
 8009e5a:	71fb      	strb	r3, [r7, #7]

    int8_t rslt = BHY2_OK;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d102      	bne.n	8009e6c <bhy2_set_chip_ctrl+0x1c>
    {
        rslt = BHY2_E_NULL_PTR;
 8009e66:	23ff      	movs	r3, #255	@ 0xff
 8009e68:	73fb      	strb	r3, [r7, #15]
 8009e6a:	e007      	b.n	8009e7c <bhy2_set_chip_ctrl+0x2c>
    }
    else
    {
        rslt = bhy2_hif_set_regs(BHY2_REG_CHIP_CTRL, &chip_ctrl, 1, &dev->hif);
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	1df9      	adds	r1, r7, #7
 8009e70:	2201      	movs	r2, #1
 8009e72:	2005      	movs	r0, #5
 8009e74:	f000 ffb8 	bl	800ade8 <bhy2_hif_set_regs>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009e7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3710      	adds	r7, #16
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <bhy2_set_host_interrupt_ctrl>:

int8_t bhy2_set_host_interrupt_ctrl(uint8_t hintr_ctrl, struct bhy2_dev *dev)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b084      	sub	sp, #16
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	4603      	mov	r3, r0
 8009e90:	6039      	str	r1, [r7, #0]
 8009e92:	71fb      	strb	r3, [r7, #7]
    int8_t rslt = BHY2_OK;
 8009e94:	2300      	movs	r3, #0
 8009e96:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d102      	bne.n	8009ea4 <bhy2_set_host_interrupt_ctrl+0x1c>
    {
        rslt = BHY2_E_NULL_PTR;
 8009e9e:	23ff      	movs	r3, #255	@ 0xff
 8009ea0:	73fb      	strb	r3, [r7, #15]
 8009ea2:	e007      	b.n	8009eb4 <bhy2_set_host_interrupt_ctrl+0x2c>
    }
    else
    {
        rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERRUPT_CTRL, &hintr_ctrl, 1, &dev->hif);
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	1df9      	adds	r1, r7, #7
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	2007      	movs	r0, #7
 8009eac:	f000 ff9c 	bl	800ade8 <bhy2_hif_set_regs>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009eb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3710      	adds	r7, #16
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}

08009ec0 <bhy2_set_host_intf_ctrl>:

    return rslt;
}

int8_t bhy2_set_host_intf_ctrl(uint8_t hintf_ctrl, struct bhy2_dev *dev)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b084      	sub	sp, #16
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	6039      	str	r1, [r7, #0]
 8009eca:	71fb      	strb	r3, [r7, #7]
    int8_t rslt = BHY2_OK;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d102      	bne.n	8009edc <bhy2_set_host_intf_ctrl+0x1c>
    {
        rslt = BHY2_E_NULL_PTR;
 8009ed6:	23ff      	movs	r3, #255	@ 0xff
 8009ed8:	73fb      	strb	r3, [r7, #15]
 8009eda:	e007      	b.n	8009eec <bhy2_set_host_intf_ctrl+0x2c>
    }
    else
    {
        rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hintf_ctrl, 1, &dev->hif);
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	1df9      	adds	r1, r7, #7
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	2006      	movs	r0, #6
 8009ee4:	f000 ff80 	bl	800ade8 <bhy2_hif_set_regs>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3710      	adds	r7, #16
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <bhy2_flush_fifo>:

    return rslt;
}

int8_t bhy2_flush_fifo(uint8_t sensor_id, struct bhy2_dev *dev)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b084      	sub	sp, #16
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	4603      	mov	r3, r0
 8009f00:	6039      	str	r1, [r7, #0]
 8009f02:	71fb      	strb	r3, [r7, #7]
    int8_t rslt = BHY2_OK;
 8009f04:	2300      	movs	r3, #0
 8009f06:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d102      	bne.n	8009f14 <bhy2_flush_fifo+0x1c>
    {
        rslt = BHY2_E_NULL_PTR;
 8009f0e:	23ff      	movs	r3, #255	@ 0xff
 8009f10:	73fb      	strb	r3, [r7, #15]
 8009f12:	e007      	b.n	8009f24 <bhy2_flush_fifo+0x2c>
    }
    else
    {
        rslt = bhy2_hif_set_fifo_flush(sensor_id, &dev->hif);
 8009f14:	683a      	ldr	r2, [r7, #0]
 8009f16:	79fb      	ldrb	r3, [r7, #7]
 8009f18:	4611      	mov	r1, r2
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f001 fa2d 	bl	800b37a <bhy2_hif_set_fifo_flush>
 8009f20:	4603      	mov	r3, r0
 8009f22:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3710      	adds	r7, #16
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <bhy2_soft_reset>:

int8_t bhy2_soft_reset(struct bhy2_dev *dev)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
     int8_t rslt = BHY2_OK;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d102      	bne.n	8009f48 <bhy2_soft_reset+0x18>
    {
        rslt = BHY2_E_NULL_PTR;
 8009f42:	23ff      	movs	r3, #255	@ 0xff
 8009f44:	73fb      	strb	r3, [r7, #15]
 8009f46:	e005      	b.n	8009f54 <bhy2_soft_reset+0x24>
    }
    else
    {
        rslt = bhy2_hif_reset(&dev->hif);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f001 f8a7 	bl	800b09e <bhy2_hif_reset>
 8009f50:	4603      	mov	r3, r0
 8009f52:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009f54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3710      	adds	r7, #16
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <bhy2_get_phys_sensor_info>:
}

int8_t bhy2_get_phys_sensor_info(uint8_t phys_sensor_id,
                                 struct bhy2_phys_sensor_info *phy_sen_info,
                                 struct bhy2_dev *dev)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	4603      	mov	r3, r0
 8009f68:	60b9      	str	r1, [r7, #8]
 8009f6a:	607a      	str	r2, [r7, #4]
 8009f6c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	75fb      	strb	r3, [r7, #23]

    if ((dev == NULL) || (phy_sen_info == NULL))
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d002      	beq.n	8009f7e <bhy2_get_phys_sensor_info+0x1e>
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d102      	bne.n	8009f84 <bhy2_get_phys_sensor_info+0x24>
    {
        rslt = BHY2_E_NULL_PTR;
 8009f7e:	23ff      	movs	r3, #255	@ 0xff
 8009f80:	75fb      	strb	r3, [r7, #23]
 8009f82:	e007      	b.n	8009f94 <bhy2_get_phys_sensor_info+0x34>
    }
    else
    {
        rslt = bhy2_hif_get_phys_sensor_info(phys_sensor_id, phy_sen_info, &dev->hif);
 8009f84:	687a      	ldr	r2, [r7, #4]
 8009f86:	7bfb      	ldrb	r3, [r7, #15]
 8009f88:	68b9      	ldr	r1, [r7, #8]
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f001 fafd 	bl	800b58a <bhy2_hif_get_phys_sensor_info>
 8009f90:	4603      	mov	r3, r0
 8009f92:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009f94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3718      	adds	r7, #24
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <bhy2_init>:
                 bhy2_write_fptr_t write,
                 bhy2_delay_us_fptr_t delay_us,
                 uint32_t read_write_len,
                 void *intf_ptr,
                 struct bhy2_dev *dev)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b08a      	sub	sp, #40	@ 0x28
 8009fa4:	af04      	add	r7, sp, #16
 8009fa6:	60b9      	str	r1, [r7, #8]
 8009fa8:	607a      	str	r2, [r7, #4]
 8009faa:	603b      	str	r3, [r7, #0]
 8009fac:	4603      	mov	r3, r0
 8009fae:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	75fb      	strb	r3, [r7, #23]

    if (dev != NULL)
 8009fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d014      	beq.n	8009fe4 <bhy2_init+0x44>
    {
        memset(dev, 0, sizeof(struct bhy2_dev));
 8009fba:	f44f 7242 	mov.w	r2, #776	@ 0x308
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fc2:	f007 f98d 	bl	80112e0 <memset>

        rslt = bhy2_hif_init(intf, read, write, delay_us, read_write_len, intf_ptr, &dev->hif);
 8009fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc8:	7bf8      	ldrb	r0, [r7, #15]
 8009fca:	9302      	str	r3, [sp, #8]
 8009fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fce:	9301      	str	r3, [sp, #4]
 8009fd0:	6a3b      	ldr	r3, [r7, #32]
 8009fd2:	9300      	str	r3, [sp, #0]
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	68b9      	ldr	r1, [r7, #8]
 8009fda:	f000 fe8f 	bl	800acfc <bhy2_hif_init>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	75fb      	strb	r3, [r7, #23]
 8009fe2:	e001      	b.n	8009fe8 <bhy2_init+0x48>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009fe4:	23ff      	movs	r3, #255	@ 0xff
 8009fe6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009fe8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3718      	adds	r7, #24
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <bhy2_register_fifo_parse_callback>:

int8_t bhy2_register_fifo_parse_callback(uint8_t sensor_id,
                                         bhy2_fifo_parse_callback_t callback,
										 void *callback_ref,
                                         struct bhy2_dev *dev)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60b9      	str	r1, [r7, #8]
 8009ffc:	607a      	str	r2, [r7, #4]
 8009ffe:	603b      	str	r3, [r7, #0]
 800a000:	4603      	mov	r3, r0
 800a002:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800a004:	2300      	movs	r3, #0
 800a006:	75fb      	strb	r3, [r7, #23]
    uint8_t i = 0;
 800a008:	2300      	movs	r3, #0
 800a00a:	75bb      	strb	r3, [r7, #22]

    if ((dev == NULL) || (callback == NULL))
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d002      	beq.n	800a018 <bhy2_register_fifo_parse_callback+0x24>
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d102      	bne.n	800a01e <bhy2_register_fifo_parse_callback+0x2a>
    {
        rslt = BHY2_E_NULL_PTR;
 800a018:	23ff      	movs	r3, #255	@ 0xff
 800a01a:	75fb      	strb	r3, [r7, #23]
 800a01c:	e035      	b.n	800a08a <bhy2_register_fifo_parse_callback+0x96>
    }
    else
    {
        for (i = 0; i < BHY2_MAX_SIMUL_SENSORS; i++)
 800a01e:	2300      	movs	r3, #0
 800a020:	75bb      	strb	r3, [r7, #22]
 800a022:	e02a      	b.n	800a07a <bhy2_register_fifo_parse_callback+0x86>
        {
            if (dev->table[i].sensor_id == 0)
 800a024:	7dba      	ldrb	r2, [r7, #22]
 800a026:	6839      	ldr	r1, [r7, #0]
 800a028:	4613      	mov	r3, r2
 800a02a:	00db      	lsls	r3, r3, #3
 800a02c:	4413      	add	r3, r2
 800a02e:	440b      	add	r3, r1
 800a030:	331c      	adds	r3, #28
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d11d      	bne.n	800a074 <bhy2_register_fifo_parse_callback+0x80>
            {
                dev->table[i].sensor_id = sensor_id;
 800a038:	7dba      	ldrb	r2, [r7, #22]
 800a03a:	6839      	ldr	r1, [r7, #0]
 800a03c:	4613      	mov	r3, r2
 800a03e:	00db      	lsls	r3, r3, #3
 800a040:	4413      	add	r3, r2
 800a042:	440b      	add	r3, r1
 800a044:	331c      	adds	r3, #28
 800a046:	7bfa      	ldrb	r2, [r7, #15]
 800a048:	701a      	strb	r2, [r3, #0]
                dev->table[i].callback = callback;
 800a04a:	7dba      	ldrb	r2, [r7, #22]
 800a04c:	6839      	ldr	r1, [r7, #0]
 800a04e:	4613      	mov	r3, r2
 800a050:	00db      	lsls	r3, r3, #3
 800a052:	4413      	add	r3, r2
 800a054:	440b      	add	r3, r1
 800a056:	3318      	adds	r3, #24
 800a058:	68ba      	ldr	r2, [r7, #8]
 800a05a:	f8c3 2005 	str.w	r2, [r3, #5]
                dev->table[i].callback_ref = callback_ref;
 800a05e:	7dba      	ldrb	r2, [r7, #22]
 800a060:	6839      	ldr	r1, [r7, #0]
 800a062:	4613      	mov	r3, r2
 800a064:	00db      	lsls	r3, r3, #3
 800a066:	4413      	add	r3, r2
 800a068:	440b      	add	r3, r1
 800a06a:	3318      	adds	r3, #24
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	f8c3 2009 	str.w	r2, [r3, #9]
                break;
 800a072:	e005      	b.n	800a080 <bhy2_register_fifo_parse_callback+0x8c>
        for (i = 0; i < BHY2_MAX_SIMUL_SENSORS; i++)
 800a074:	7dbb      	ldrb	r3, [r7, #22]
 800a076:	3301      	adds	r3, #1
 800a078:	75bb      	strb	r3, [r7, #22]
 800a07a:	7dbb      	ldrb	r3, [r7, #22]
 800a07c:	2b2f      	cmp	r3, #47	@ 0x2f
 800a07e:	d9d1      	bls.n	800a024 <bhy2_register_fifo_parse_callback+0x30>
            }
        }

        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a080:	7dbb      	ldrb	r3, [r7, #22]
 800a082:	2b30      	cmp	r3, #48	@ 0x30
 800a084:	d101      	bne.n	800a08a <bhy2_register_fifo_parse_callback+0x96>
        {
            rslt = BHy2_E_INSUFFICIENT_MAX_SIMUL_SENSORS;
 800a086:	23f6      	movs	r3, #246	@ 0xf6
 800a088:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 800a08a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a08e:	4618      	mov	r0, r3
 800a090:	371c      	adds	r7, #28
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
	...

0800a09c <bhy2_update_virtual_sensor_list>:

    return rslt;
}

int8_t bhy2_update_virtual_sensor_list(struct bhy2_dev *dev)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b08a      	sub	sp, #40	@ 0x28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
    uint8_t sensor_id;
    struct bhy2_sensor_info info;
    uint8_t sensor_index;
    uint8_t bit_mask;

    if (dev == NULL)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d103      	bne.n	800a0b2 <bhy2_update_virtual_sensor_list+0x16>
    {
        rslt = BHY2_E_NULL_PTR;
 800a0aa:	23ff      	movs	r3, #255	@ 0xff
 800a0ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a0b0:	e070      	b.n	800a194 <bhy2_update_virtual_sensor_list+0xf8>
    }
    else
    {
        /* Each bit corresponds to presence of Virtual sensor */
        rslt = bhy2_get_virt_sensor_list(dev);
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f7ff fe6f 	bl	8009d96 <bhy2_get_virt_sensor_list>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BHY2_OK)
 800a0be:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d166      	bne.n	800a194 <bhy2_update_virtual_sensor_list+0xf8>
        {
            /* Padding: Sensor id*/
            dev->event_size[0] = 1;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc

            for (sensor_id = 1; (sensor_id < BHY2_SPECIAL_SENSOR_ID_OFFSET) && (rslt == BHY2_OK); sensor_id++)
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a0d4:	e03c      	b.n	800a150 <bhy2_update_virtual_sensor_list+0xb4>
            {
                sensor_index = (uint8_t)(sensor_id / 8);
 800a0d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a0da:	08db      	lsrs	r3, r3, #3
 800a0dc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                bit_mask = (uint8_t)(0x01 << (sensor_id % 8));
 800a0e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a0e4:	f003 0307 	and.w	r3, r3, #7
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ee:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

                if (dev->present_buff[sensor_index] & bit_mask)
 800a0f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	4413      	add	r3, r2
 800a0fa:	f893 22e8 	ldrb.w	r2, [r3, #744]	@ 0x2e8
 800a0fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a102:	4013      	ands	r3, r2
 800a104:	b2db      	uxtb	r3, r3
 800a106:	2b00      	cmp	r3, #0
 800a108:	d01d      	beq.n	800a146 <bhy2_update_virtual_sensor_list+0xaa>
                {
                    rslt = bhy2_hif_get_sensor_info(sensor_id, &info, &dev->hif);
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	f107 0108 	add.w	r1, r7, #8
 800a110:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a114:	4618      	mov	r0, r3
 800a116:	f001 f94a 	bl	800b3ae <bhy2_hif_get_sensor_info>
 800a11a:	4603      	mov	r3, r0
 800a11c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    if (rslt == BHY2_OK)
 800a120:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a124:	2b00      	cmp	r3, #0
 800a126:	d10e      	bne.n	800a146 <bhy2_update_virtual_sensor_list+0xaa>
                    {
                        if (info.event_size == 0)
 800a128:	7f3b      	ldrb	r3, [r7, #28]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d103      	bne.n	800a136 <bhy2_update_virtual_sensor_list+0x9a>
                        {
                            rslt = BHY2_E_INVALID_EVENT_SIZE;
 800a12e:	23f8      	movs	r3, #248	@ 0xf8
 800a130:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            break;
 800a134:	e014      	b.n	800a160 <bhy2_update_virtual_sensor_list+0xc4>
                        }
                        else
                        {
                            dev->event_size[sensor_id] = info.event_size;
 800a136:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a13a:	7f39      	ldrb	r1, [r7, #28]
 800a13c:	687a      	ldr	r2, [r7, #4]
 800a13e:	4413      	add	r3, r2
 800a140:	460a      	mov	r2, r1
 800a142:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
            for (sensor_id = 1; (sensor_id < BHY2_SPECIAL_SENSOR_ID_OFFSET) && (rslt == BHY2_OK); sensor_id++)
 800a146:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a14a:	3301      	adds	r3, #1
 800a14c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a150:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a154:	2bf4      	cmp	r3, #244	@ 0xf4
 800a156:	d803      	bhi.n	800a160 <bhy2_update_virtual_sensor_list+0xc4>
 800a158:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d0ba      	beq.n	800a0d6 <bhy2_update_virtual_sensor_list+0x3a>
                        }
                    }
                }
            }

            for (sensor_id = BHY2_N_VIRTUAL_SENSOR_MAX - 1; sensor_id >= BHY2_SPECIAL_SENSOR_ID_OFFSET; sensor_id--)
 800a160:	23ff      	movs	r3, #255	@ 0xff
 800a162:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a166:	e011      	b.n	800a18c <bhy2_update_virtual_sensor_list+0xf0>
            {
                dev->event_size[sensor_id] = bhy2_sysid_event_size[sensor_id - BHY2_SPECIAL_SENSOR_ID_OFFSET];
 800a168:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a16c:	f1a3 02f5 	sub.w	r2, r3, #245	@ 0xf5
 800a170:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a174:	490a      	ldr	r1, [pc, #40]	@ (800a1a0 <bhy2_update_virtual_sensor_list+0x104>)
 800a176:	5c89      	ldrb	r1, [r1, r2]
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	4413      	add	r3, r2
 800a17c:	460a      	mov	r2, r1
 800a17e:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
            for (sensor_id = BHY2_N_VIRTUAL_SENSOR_MAX - 1; sensor_id >= BHY2_SPECIAL_SENSOR_ID_OFFSET; sensor_id--)
 800a182:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a186:	3b01      	subs	r3, #1
 800a188:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a18c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a190:	2bf4      	cmp	r3, #244	@ 0xf4
 800a192:	d8e9      	bhi.n	800a168 <bhy2_update_virtual_sensor_list+0xcc>
            }
        }
    }

    return rslt;
 800a194:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3728      	adds	r7, #40	@ 0x28
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}
 800a1a0:	080356ec 	.word	0x080356ec

0800a1a4 <get_callback_info>:

    return rslt;
}

static int8_t get_callback_info(uint8_t sensor_id, struct bhy2_fifo_parse_callback_table *info, struct bhy2_dev *dev)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b087      	sub	sp, #28
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	60b9      	str	r1, [r7, #8]
 800a1ae:	607a      	str	r2, [r7, #4]
 800a1b0:	73fb      	strb	r3, [r7, #15]

    int8_t rslt = BHY2_OK;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	75fb      	strb	r3, [r7, #23]
    uint8_t i = 0, j;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	75bb      	strb	r3, [r7, #22]

    if ((dev != NULL) && (info != NULL))
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d055      	beq.n	800a26c <get_callback_info+0xc8>
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d052      	beq.n	800a26c <get_callback_info+0xc8>
    {
        for (j = 0; j < BHY2_MAX_SIMUL_SENSORS; j++)
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	757b      	strb	r3, [r7, #21]
 800a1ca:	e020      	b.n	800a20e <get_callback_info+0x6a>
        {
            if (sensor_id == dev->table[j].sensor_id)
 800a1cc:	7d7a      	ldrb	r2, [r7, #21]
 800a1ce:	6879      	ldr	r1, [r7, #4]
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	00db      	lsls	r3, r3, #3
 800a1d4:	4413      	add	r3, r2
 800a1d6:	440b      	add	r3, r1
 800a1d8:	331c      	adds	r3, #28
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	7bfa      	ldrb	r2, [r7, #15]
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d112      	bne.n	800a208 <get_callback_info+0x64>
            {
                *info = dev->table[j];
 800a1e2:	7d7a      	ldrb	r2, [r7, #21]
 800a1e4:	68b8      	ldr	r0, [r7, #8]
 800a1e6:	6879      	ldr	r1, [r7, #4]
 800a1e8:	4613      	mov	r3, r2
 800a1ea:	00db      	lsls	r3, r3, #3
 800a1ec:	4413      	add	r3, r2
 800a1ee:	440b      	add	r3, r1
 800a1f0:	3318      	adds	r3, #24
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	3304      	adds	r3, #4
 800a1f6:	6818      	ldr	r0, [r3, #0]
 800a1f8:	6859      	ldr	r1, [r3, #4]
 800a1fa:	6010      	str	r0, [r2, #0]
 800a1fc:	6051      	str	r1, [r2, #4]
 800a1fe:	7a1b      	ldrb	r3, [r3, #8]
 800a200:	7213      	strb	r3, [r2, #8]
                i = j;
 800a202:	7d7b      	ldrb	r3, [r7, #21]
 800a204:	75bb      	strb	r3, [r7, #22]
                break;
 800a206:	e005      	b.n	800a214 <get_callback_info+0x70>
        for (j = 0; j < BHY2_MAX_SIMUL_SENSORS; j++)
 800a208:	7d7b      	ldrb	r3, [r7, #21]
 800a20a:	3301      	adds	r3, #1
 800a20c:	757b      	strb	r3, [r7, #21]
 800a20e:	7d7b      	ldrb	r3, [r7, #21]
 800a210:	2b2f      	cmp	r3, #47	@ 0x2f
 800a212:	d9db      	bls.n	800a1cc <get_callback_info+0x28>
            }
        }

        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a214:	7dbb      	ldrb	r3, [r7, #22]
 800a216:	2b30      	cmp	r3, #48	@ 0x30
 800a218:	d102      	bne.n	800a220 <get_callback_info+0x7c>
        {
            rslt = BHy2_E_INSUFFICIENT_MAX_SIMUL_SENSORS;
 800a21a:	23f6      	movs	r3, #246	@ 0xf6
 800a21c:	75fb      	strb	r3, [r7, #23]
        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a21e:	e028      	b.n	800a272 <get_callback_info+0xce>
        }
        else
        {
            if ((sensor_id >= BHY2_SPECIAL_SENSOR_ID_OFFSET) && (dev->event_size[sensor_id] == 0))
 800a220:	7bfb      	ldrb	r3, [r7, #15]
 800a222:	2bf4      	cmp	r3, #244	@ 0xf4
 800a224:	d911      	bls.n	800a24a <get_callback_info+0xa6>
 800a226:	7bfb      	ldrb	r3, [r7, #15]
 800a228:	687a      	ldr	r2, [r7, #4]
 800a22a:	4413      	add	r3, r2
 800a22c:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a230:	2b00      	cmp	r3, #0
 800a232:	d10a      	bne.n	800a24a <get_callback_info+0xa6>
            {
                dev->event_size[sensor_id] = bhy2_sysid_event_size[sensor_id - BHY2_SPECIAL_SENSOR_ID_OFFSET];
 800a234:	7bfb      	ldrb	r3, [r7, #15]
 800a236:	f1a3 02f5 	sub.w	r2, r3, #245	@ 0xf5
 800a23a:	7bfb      	ldrb	r3, [r7, #15]
 800a23c:	4911      	ldr	r1, [pc, #68]	@ (800a284 <get_callback_info+0xe0>)
 800a23e:	5c89      	ldrb	r1, [r1, r2]
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	4413      	add	r3, r2
 800a244:	460a      	mov	r2, r1
 800a246:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
            }

            if ((sensor_id == 0) && (dev->event_size[sensor_id] == 0))
 800a24a:	7bfb      	ldrb	r3, [r7, #15]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d110      	bne.n	800a272 <get_callback_info+0xce>
 800a250:	7bfb      	ldrb	r3, [r7, #15]
 800a252:	687a      	ldr	r2, [r7, #4]
 800a254:	4413      	add	r3, r2
 800a256:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d109      	bne.n	800a272 <get_callback_info+0xce>
            {
                dev->event_size[sensor_id] = 1;
 800a25e:	7bfb      	ldrb	r3, [r7, #15]
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	4413      	add	r3, r2
 800a264:	2201      	movs	r2, #1
 800a266:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a26a:	e002      	b.n	800a272 <get_callback_info+0xce>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800a26c:	23ff      	movs	r3, #255	@ 0xff
 800a26e:	75fb      	strb	r3, [r7, #23]
 800a270:	e000      	b.n	800a274 <get_callback_info+0xd0>
        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a272:	bf00      	nop
    }

    return rslt;
 800a274:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a278:	4618      	mov	r0, r3
 800a27a:	371c      	adds	r7, #28
 800a27c:	46bd      	mov	sp, r7
 800a27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a282:	4770      	bx	lr
 800a284:	080356ec 	.word	0x080356ec

0800a288 <get_buffer_status>:

static int8_t get_buffer_status(const struct bhy2_fifo_buffer *fifo_p, uint8_t event_size, buffer_status_t *status)
{
 800a288:	b480      	push	{r7}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	460b      	mov	r3, r1
 800a292:	607a      	str	r2, [r7, #4]
 800a294:	72fb      	strb	r3, [r7, #11]
    if ((fifo_p->read_pos + event_size) <= fifo_p->read_length)
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	7afb      	ldrb	r3, [r7, #11]
 800a29c:	441a      	add	r2, r3
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d803      	bhi.n	800a2ae <get_buffer_status+0x26>
    {
        *status = BHY2_BUFFER_STATUS_OK;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	701a      	strb	r2, [r3, #0]
 800a2ac:	e002      	b.n	800a2b4 <get_buffer_status+0x2c>
    }
    else
    {
        *status = BHY2_BUFFER_STATUS_RELOAD;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	701a      	strb	r2, [r3, #0]
    }

    return BHY2_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3714      	adds	r7, #20
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <get_time_stamp>:

static int8_t get_time_stamp(enum bhy2_fifo_type source, uint64_t **time_stamp, struct bhy2_dev *dev)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b087      	sub	sp, #28
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	60b9      	str	r1, [r7, #8]
 800a2cc:	607a      	str	r2, [r7, #4]
 800a2ce:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	75fb      	strb	r3, [r7, #23]

    if (source < BHY2_FIFO_TYPE_MAX)
 800a2d4:	7bfb      	ldrb	r3, [r7, #15]
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	d807      	bhi.n	800a2ea <get_time_stamp+0x28>
    {
        *time_stamp = &dev->last_time_stamp[source];
 800a2da:	7bfb      	ldrb	r3, [r7, #15]
 800a2dc:	335a      	adds	r3, #90	@ 0x5a
 800a2de:	00db      	lsls	r3, r3, #3
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	441a      	add	r2, r3
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	601a      	str	r2, [r3, #0]
 800a2e8:	e001      	b.n	800a2ee <get_time_stamp+0x2c>
    }
    else
    {
        rslt = BHY2_E_INVALID_FIFO_TYPE;
 800a2ea:	23f9      	movs	r3, #249	@ 0xf9
 800a2ec:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800a2ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	371c      	adds	r7, #28
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr

0800a2fe <parse_fifo_support>:

static int8_t parse_fifo_support(struct bhy2_fifo_buffer *fifo_buf)
{
 800a2fe:	b480      	push	{r7}
 800a300:	b085      	sub	sp, #20
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if (fifo_buf->read_length)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d02b      	beq.n	800a366 <parse_fifo_support+0x68>
    {
        if (fifo_buf->read_length < fifo_buf->read_pos)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	685a      	ldr	r2, [r3, #4]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	429a      	cmp	r2, r3
 800a318:	d202      	bcs.n	800a320 <parse_fifo_support+0x22>
        {
            return BHY2_E_INVALID_PARAM;
 800a31a:	f06f 0301 	mvn.w	r3, #1
 800a31e:	e023      	b.n	800a368 <parse_fifo_support+0x6a>
        }

        fifo_buf->read_length -= fifo_buf->read_pos;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	1ad2      	subs	r2, r2, r3
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	605a      	str	r2, [r3, #4]
        if (fifo_buf->read_length)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	685b      	ldr	r3, [r3, #4]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d017      	beq.n	800a366 <parse_fifo_support+0x68>
        {
            for (i = 0; i < fifo_buf->read_length; i++)
 800a336:	2300      	movs	r3, #0
 800a338:	73fb      	strb	r3, [r7, #15]
 800a33a:	e00f      	b.n	800a35c <parse_fifo_support+0x5e>
            {
                fifo_buf->buffer[i] = fifo_buf->buffer[fifo_buf->read_pos + i];
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	691a      	ldr	r2, [r3, #16]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6819      	ldr	r1, [r3, #0]
 800a344:	7bfb      	ldrb	r3, [r7, #15]
 800a346:	440b      	add	r3, r1
 800a348:	441a      	add	r2, r3
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6919      	ldr	r1, [r3, #16]
 800a34e:	7bfb      	ldrb	r3, [r7, #15]
 800a350:	440b      	add	r3, r1
 800a352:	7812      	ldrb	r2, [r2, #0]
 800a354:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < fifo_buf->read_length; i++)
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	3301      	adds	r3, #1
 800a35a:	73fb      	strb	r3, [r7, #15]
 800a35c:	7bfa      	ldrb	r2, [r7, #15]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	429a      	cmp	r2, r3
 800a364:	d3ea      	bcc.n	800a33c <parse_fifo_support+0x3e>
            }
        }
    }

    return BHY2_OK;
 800a366:	2300      	movs	r3, #0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3714      	adds	r7, #20
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <parse_fifo>:

static int8_t parse_fifo(enum bhy2_fifo_type source, struct bhy2_fifo_buffer *fifo_p, struct bhy2_dev *dev)
{
 800a374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a378:	b097      	sub	sp, #92	@ 0x5c
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	4603      	mov	r3, r0
 800a37e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a380:	627a      	str	r2, [r7, #36]	@ 0x24
 800a382:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t tmp_sensor_id = 0;
 800a386:	2300      	movs	r3, #0
 800a388:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    int8_t rslt = BHY2_OK;
 800a38c:	2300      	movs	r3, #0
 800a38e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint32_t tmp_read_pos;
    struct bhy2_fifo_parse_data_info data_info;
    uint64_t *time_stamp;
    struct bhy2_fifo_parse_callback_table info = { 0 };
 800a392:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800a396:	2300      	movs	r3, #0
 800a398:	6013      	str	r3, [r2, #0]
 800a39a:	6053      	str	r3, [r2, #4]
 800a39c:	7213      	strb	r3, [r2, #8]
    buffer_status_t status = BHY2_BUFFER_STATUS_OK;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    for (; (fifo_p->read_pos < fifo_p->read_length) && (status == BHY2_BUFFER_STATUS_OK);)
 800a3a4:	e1a6      	b.n	800a6f4 <parse_fifo+0x380>
    {
        tmp_read_pos = fifo_p->read_pos;
 800a3a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp_sensor_id = fifo_p->buffer[tmp_read_pos];
 800a3ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ae:	691a      	ldr	r2, [r3, #16]
 800a3b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3b2:	4413      	add	r3, r2
 800a3b4:	781b      	ldrb	r3, [r3, #0]
 800a3b6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        rslt = get_time_stamp(source, &time_stamp, dev);
 800a3ba:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800a3be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f7ff ff7c 	bl	800a2c2 <get_time_stamp>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
        rslt = check_return_value(rslt);
 800a3d0:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	f7ff fad5 	bl	8009984 <check_return_value>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
        switch (tmp_sensor_id)
 800a3e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d027      	beq.n	800a438 <parse_fifo+0xc4>
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f2c0 8119 	blt.w	800a620 <parse_fifo+0x2ac>
 800a3ee:	2bff      	cmp	r3, #255	@ 0xff
 800a3f0:	f300 8116 	bgt.w	800a620 <parse_fifo+0x2ac>
 800a3f4:	2bf4      	cmp	r3, #244	@ 0xf4
 800a3f6:	f2c0 8113 	blt.w	800a620 <parse_fifo+0x2ac>
 800a3fa:	3bf4      	subs	r3, #244	@ 0xf4
 800a3fc:	2b0b      	cmp	r3, #11
 800a3fe:	f200 810f 	bhi.w	800a620 <parse_fifo+0x2ac>
 800a402:	a201      	add	r2, pc, #4	@ (adr r2, 800a408 <parse_fifo+0x94>)
 800a404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a408:	0800a52f 	.word	0x0800a52f
 800a40c:	0800a445 	.word	0x0800a445
 800a410:	0800a4af 	.word	0x0800a4af
 800a414:	0800a56b 	.word	0x0800a56b
 800a418:	0800a621 	.word	0x0800a621
 800a41c:	0800a621 	.word	0x0800a621
 800a420:	0800a621 	.word	0x0800a621
 800a424:	0800a445 	.word	0x0800a445
 800a428:	0800a4af 	.word	0x0800a4af
 800a42c:	0800a56b 	.word	0x0800a56b
 800a430:	0800a621 	.word	0x0800a621
 800a434:	0800a439 	.word	0x0800a439
        {
            case BHY2_SYS_ID_FILLER:
            case BHY2_SYS_ID_PADDING:
                fifo_p->read_pos += 1;
 800a438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	1c5a      	adds	r2, r3, #1
 800a43e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a440:	601a      	str	r2, [r3, #0]
                break;
 800a442:	e157      	b.n	800a6f4 <parse_fifo+0x380>
            case BHY2_SYS_ID_TS_SMALL_DELTA_WU:
            case BHY2_SYS_ID_TS_SMALL_DELTA:
                rslt = get_buffer_status(fifo_p, 2, &status);
 800a444:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a448:	461a      	mov	r2, r3
 800a44a:	2102      	movs	r1, #2
 800a44c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a44e:	f7ff ff1b 	bl	800a288 <get_buffer_status>
 800a452:	4603      	mov	r3, r0
 800a454:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a458:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a45c:	4618      	mov	r0, r3
 800a45e:	f7ff fa91 	bl	8009984 <check_return_value>
 800a462:	4603      	mov	r3, r0
 800a464:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                if (status != BHY2_BUFFER_STATUS_OK)
 800a468:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	f040 8138 	bne.w	800a6e2 <parse_fifo+0x36e>
                {
                    break;
                }

                *time_stamp += fifo_p->buffer[tmp_read_pos + 1];
 800a472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a474:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a47a:	691a      	ldr	r2, [r3, #16]
 800a47c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a47e:	3301      	adds	r3, #1
 800a480:	4413      	add	r3, r2
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	b2db      	uxtb	r3, r3
 800a486:	2200      	movs	r2, #0
 800a488:	469a      	mov	sl, r3
 800a48a:	4693      	mov	fp, r2
 800a48c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a48e:	eb10 020a 	adds.w	r2, r0, sl
 800a492:	61ba      	str	r2, [r7, #24]
 800a494:	eb41 020b 	adc.w	r2, r1, fp
 800a498:	61fa      	str	r2, [r7, #28]
 800a49a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a49e:	e9c3 1200 	strd	r1, r2, [r3]
                fifo_p->read_pos += 2;
 800a4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	1c9a      	adds	r2, r3, #2
 800a4a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4aa:	601a      	str	r2, [r3, #0]
                break;
 800a4ac:	e122      	b.n	800a6f4 <parse_fifo+0x380>
            case BHY2_SYS_ID_TS_LARGE_DELTA:
            case BHY2_SYS_ID_TS_LARGE_DELTA_WU:
                rslt = get_buffer_status(fifo_p, 3, &status);
 800a4ae:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	2103      	movs	r1, #3
 800a4b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4b8:	f7ff fee6 	bl	800a288 <get_buffer_status>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a4c2:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f7ff fa5c 	bl	8009984 <check_return_value>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

                if (status != BHY2_BUFFER_STATUS_OK)
 800a4d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	f040 8105 	bne.w	800a6e6 <parse_fifo+0x372>
                {
                    break;
                }

                *time_stamp += BHY2_LE2U16(fifo_p->buffer + tmp_read_pos + 1);
 800a4dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4de:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e4:	691a      	ldr	r2, [r3, #16]
 800a4e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4e8:	3301      	adds	r3, #1
 800a4ea:	4413      	add	r3, r2
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	b21c      	sxth	r4, r3
 800a4f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4f2:	691a      	ldr	r2, [r3, #16]
 800a4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4f6:	3302      	adds	r3, #2
 800a4f8:	4413      	add	r3, r2
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	021b      	lsls	r3, r3, #8
 800a4fe:	b21b      	sxth	r3, r3
 800a500:	4323      	orrs	r3, r4
 800a502:	b21b      	sxth	r3, r3
 800a504:	b29b      	uxth	r3, r3
 800a506:	b29b      	uxth	r3, r3
 800a508:	2200      	movs	r2, #0
 800a50a:	461d      	mov	r5, r3
 800a50c:	4616      	mov	r6, r2
 800a50e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a510:	1942      	adds	r2, r0, r5
 800a512:	613a      	str	r2, [r7, #16]
 800a514:	eb41 0206 	adc.w	r2, r1, r6
 800a518:	617a      	str	r2, [r7, #20]
 800a51a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a51e:	e9c3 1200 	strd	r1, r2, [r3]
                fifo_p->read_pos += 3;
 800a522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	1cda      	adds	r2, r3, #3
 800a528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a52a:	601a      	str	r2, [r3, #0]
                break;
 800a52c:	e0e2      	b.n	800a6f4 <parse_fifo+0x380>
            case BHY2_SYS_ID_BHY2_LOG_DOSTEP:
                rslt = get_buffer_status(fifo_p, 23, &status);
 800a52e:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a532:	461a      	mov	r2, r3
 800a534:	2117      	movs	r1, #23
 800a536:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a538:	f7ff fea6 	bl	800a288 <get_buffer_status>
 800a53c:	4603      	mov	r3, r0
 800a53e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a542:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a546:	4618      	mov	r0, r3
 800a548:	f7ff fa1c 	bl	8009984 <check_return_value>
 800a54c:	4603      	mov	r3, r0
 800a54e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

                if (status != BHY2_BUFFER_STATUS_OK)
 800a552:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a556:	2b00      	cmp	r3, #0
 800a558:	f040 80c7 	bne.w	800a6ea <parse_fifo+0x376>
                {
                    break;
                }

                fifo_p->read_pos += 23;
 800a55c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f103 0217 	add.w	r2, r3, #23
 800a564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a566:	601a      	str	r2, [r3, #0]

                break;
 800a568:	e0c4      	b.n	800a6f4 <parse_fifo+0x380>
            case BHY2_SYS_ID_TS_FULL:
            case BHY2_SYS_ID_TS_FULL_WU:
                rslt = get_buffer_status(fifo_p, 6, &status);
 800a56a:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a56e:	461a      	mov	r2, r3
 800a570:	2106      	movs	r1, #6
 800a572:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a574:	f7ff fe88 	bl	800a288 <get_buffer_status>
 800a578:	4603      	mov	r3, r0
 800a57a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a57e:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a582:	4618      	mov	r0, r3
 800a584:	f7ff f9fe 	bl	8009984 <check_return_value>
 800a588:	4603      	mov	r3, r0
 800a58a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

                if (status != BHY2_BUFFER_STATUS_OK)
 800a58e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a592:	2b00      	cmp	r3, #0
 800a594:	f040 80ab 	bne.w	800a6ee <parse_fifo+0x37a>
                {
                    break;
                }

                *time_stamp = BHY2_LE2U40(fifo_p->buffer + tmp_read_pos + UINT8_C(1));
 800a598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a59a:	691a      	ldr	r2, [r3, #16]
 800a59c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a59e:	3301      	adds	r3, #1
 800a5a0:	4413      	add	r3, r2
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a8:	691a      	ldr	r2, [r3, #16]
 800a5aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5ac:	3302      	adds	r3, #2
 800a5ae:	4413      	add	r3, r2
 800a5b0:	781b      	ldrb	r3, [r3, #0]
 800a5b2:	021b      	lsls	r3, r3, #8
 800a5b4:	4319      	orrs	r1, r3
 800a5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5b8:	691a      	ldr	r2, [r3, #16]
 800a5ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5bc:	3303      	adds	r3, #3
 800a5be:	4413      	add	r3, r2
 800a5c0:	781b      	ldrb	r3, [r3, #0]
 800a5c2:	041b      	lsls	r3, r3, #16
 800a5c4:	4319      	orrs	r1, r3
 800a5c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c8:	691a      	ldr	r2, [r3, #16]
 800a5ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5cc:	3304      	adds	r3, #4
 800a5ce:	4413      	add	r3, r2
 800a5d0:	781b      	ldrb	r3, [r3, #0]
 800a5d2:	061b      	lsls	r3, r3, #24
 800a5d4:	430b      	orrs	r3, r1
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	4698      	mov	r8, r3
 800a5da:	4691      	mov	r9, r2
 800a5dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5de:	691a      	ldr	r2, [r3, #16]
 800a5e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5e2:	3305      	adds	r3, #5
 800a5e4:	4413      	add	r3, r2
 800a5e6:	781b      	ldrb	r3, [r3, #0]
 800a5e8:	b2db      	uxtb	r3, r3
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	60bb      	str	r3, [r7, #8]
 800a5ee:	60fa      	str	r2, [r7, #12]
 800a5f0:	f04f 0200 	mov.w	r2, #0
 800a5f4:	f04f 0300 	mov.w	r3, #0
 800a5f8:	68b9      	ldr	r1, [r7, #8]
 800a5fa:	000b      	movs	r3, r1
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a600:	ea48 0002 	orr.w	r0, r8, r2
 800a604:	6038      	str	r0, [r7, #0]
 800a606:	ea49 0303 	orr.w	r3, r9, r3
 800a60a:	607b      	str	r3, [r7, #4]
 800a60c:	e9d7 3400 	ldrd	r3, r4, [r7]
 800a610:	e9c1 3400 	strd	r3, r4, [r1]
                fifo_p->read_pos += 6;
 800a614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	1d9a      	adds	r2, r3, #6
 800a61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61c:	601a      	str	r2, [r3, #0]
                break;
 800a61e:	e069      	b.n	800a6f4 <parse_fifo+0x380>
            default:
                rslt = get_callback_info(tmp_sensor_id, &info, dev);
 800a620:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800a624:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a62a:	4618      	mov	r0, r3
 800a62c:	f7ff fdba 	bl	800a1a4 <get_callback_info>
 800a630:	4603      	mov	r3, r0
 800a632:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a636:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a63a:	4618      	mov	r0, r3
 800a63c:	f7ff f9a2 	bl	8009984 <check_return_value>
 800a640:	4603      	mov	r3, r0
 800a642:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = get_buffer_status(fifo_p, dev->event_size[tmp_sensor_id], &status); /*lint !e838 suppressing
 800a646:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64c:	4413      	add	r3, r2
 800a64e:	f893 11cc 	ldrb.w	r1, [r3, #460]	@ 0x1cc
 800a652:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a656:	461a      	mov	r2, r3
 800a658:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a65a:	f7ff fe15 	bl	800a288 <get_buffer_status>
 800a65e:	4603      	mov	r3, r0
 800a660:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                                                                                            * previously assigned value
                                                                                            * not used info */
                rslt = check_return_value(rslt);
 800a664:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a668:	4618      	mov	r0, r3
 800a66a:	f7ff f98b 	bl	8009984 <check_return_value>
 800a66e:	4603      	mov	r3, r0
 800a670:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                if (status != BHY2_BUFFER_STATUS_OK)
 800a674:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d13a      	bne.n	800a6f2 <parse_fifo+0x37e>
                {
                    break;
                }

                if (info.callback != NULL)
 800a67c:	f8d7 3035 	ldr.w	r3, [r7, #53]	@ 0x35
 800a680:	2b00      	cmp	r3, #0
 800a682:	d022      	beq.n	800a6ca <parse_fifo+0x356>
                {
                    /* Read position is incremented by 1 to exclude sensor id */
                    data_info.data_ptr = &fifo_p->buffer[tmp_read_pos + 1];
 800a684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a686:	691a      	ldr	r2, [r3, #16]
 800a688:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a68a:	3301      	adds	r3, #1
 800a68c:	4413      	add	r3, r2
 800a68e:	f8c7 3047 	str.w	r3, [r7, #71]	@ 0x47
                    data_info.fifo_type = source;
 800a692:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a696:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    data_info.time_stamp = time_stamp;
 800a69a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a69c:	f8c7 304b 	str.w	r3, [r7, #75]	@ 0x4b
                    data_info.sensor_id = tmp_sensor_id;
 800a6a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a6a4:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
                    data_info.data_size = dev->event_size[tmp_sensor_id];
 800a6a8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ae:	4413      	add	r3, r2
 800a6b0:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a6b4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
                    info.callback(&data_info, info.callback_ref);
 800a6b8:	f8d7 4035 	ldr.w	r4, [r7, #53]	@ 0x35
 800a6bc:	f8d7 2039 	ldr.w	r2, [r7, #57]	@ 0x39
 800a6c0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800a6c4:	4611      	mov	r1, r2
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	47a0      	blx	r4
                }

                fifo_p->read_pos += dev->event_size[tmp_sensor_id];
 800a6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6cc:	6819      	ldr	r1, [r3, #0]
 800a6ce:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d4:	4413      	add	r3, r2
 800a6d6:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a6da:	18ca      	adds	r2, r1, r3
 800a6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6de:	601a      	str	r2, [r3, #0]
                break;
 800a6e0:	e008      	b.n	800a6f4 <parse_fifo+0x380>
                    break;
 800a6e2:	bf00      	nop
 800a6e4:	e006      	b.n	800a6f4 <parse_fifo+0x380>
                    break;
 800a6e6:	bf00      	nop
 800a6e8:	e004      	b.n	800a6f4 <parse_fifo+0x380>
                    break;
 800a6ea:	bf00      	nop
 800a6ec:	e002      	b.n	800a6f4 <parse_fifo+0x380>
                    break;
 800a6ee:	bf00      	nop
 800a6f0:	e000      	b.n	800a6f4 <parse_fifo+0x380>
                    break;
 800a6f2:	bf00      	nop
    for (; (fifo_p->read_pos < fifo_p->read_length) && (status == BHY2_BUFFER_STATUS_OK);)
 800a6f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6f6:	681a      	ldr	r2, [r3, #0]
 800a6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d204      	bcs.n	800a70a <parse_fifo+0x396>
 800a700:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a704:	2b00      	cmp	r3, #0
 800a706:	f43f ae4e 	beq.w	800a3a6 <parse_fifo+0x32>
        }
    }

    rslt = parse_fifo_support(fifo_p);
 800a70a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a70c:	f7ff fdf7 	bl	800a2fe <parse_fifo_support>
 800a710:	4603      	mov	r3, r0
 800a712:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    return rslt;
 800a716:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	375c      	adds	r7, #92	@ 0x5c
 800a71e:	46bd      	mov	sp, r7
 800a720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a724 <bhy2_hif_exec_cmd_generic_support>:
                                              uint32_t *temp_length,
                                              uint32_t *total_length,
                                              const uint32_t *len,
                                              const uint32_t *pre_len,
                                              const uint32_t *cmd_len)
{
 800a724:	b480      	push	{r7}
 800a726:	b085      	sub	sp, #20
 800a728:	af00      	add	r7, sp, #0
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	60b9      	str	r1, [r7, #8]
 800a72e:	607a      	str	r2, [r7, #4]
 800a730:	603b      	str	r3, [r7, #0]
    *total_length = *pre_len + *len;
 800a732:	69fb      	ldr	r3, [r7, #28]
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	69bb      	ldr	r3, [r7, #24]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	441a      	add	r2, r3
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	601a      	str	r2, [r3, #0]

    if (*cmd_len)
 800a740:	6a3b      	ldr	r3, [r7, #32]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d007      	beq.n	800a758 <bhy2_hif_exec_cmd_generic_support+0x34>
    {
        *temp_length = *pre_len + *cmd_len;
 800a748:	69fb      	ldr	r3, [r7, #28]
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	6a3b      	ldr	r3, [r7, #32]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	441a      	add	r2, r3
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	601a      	str	r2, [r3, #0]
 800a756:	e003      	b.n	800a760 <bhy2_hif_exec_cmd_generic_support+0x3c>
    }
    else
    {
        *temp_length = *total_length;
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	681a      	ldr	r2, [r3, #0]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	601a      	str	r2, [r3, #0]
    }

    /* Align 4 bytes */
    if (*temp_length % 4)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f003 0303 	and.w	r3, r3, #3
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d006      	beq.n	800a77a <bhy2_hif_exec_cmd_generic_support+0x56>
    {

        *temp_length = BHY2_ROUND_WORD_HIGHER(*temp_length);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	089b      	lsrs	r3, r3, #2
 800a772:	3301      	adds	r3, #1
 800a774:	009a      	lsls	r2, r3, #2
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	601a      	str	r2, [r3, #0]
    }

    cmd_buf[0] = (uint8_t)(*cmd & 0xFF);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	881b      	ldrh	r3, [r3, #0]
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	701a      	strb	r2, [r3, #0]
    cmd_buf[1] = (uint8_t)((*cmd >> 8) & 0xFF);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	881b      	ldrh	r3, [r3, #0]
 800a788:	0a1b      	lsrs	r3, r3, #8
 800a78a:	b29a      	uxth	r2, r3
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	3301      	adds	r3, #1
 800a790:	b2d2      	uxtb	r2, r2
 800a792:	701a      	strb	r2, [r3, #0]

    /* Length in word */
    if (*cmd == BHY2_CMD_UPLOAD_TO_PROGRAM_RAM)
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	881b      	ldrh	r3, [r3, #0]
 800a798:	2b02      	cmp	r3, #2
 800a79a:	d10f      	bne.n	800a7bc <bhy2_hif_exec_cmd_generic_support+0x98>
    {
        cmd_buf[2] = (*temp_length / 4) & 0xFF;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	089a      	lsrs	r2, r3, #2
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	3302      	adds	r3, #2
 800a7a6:	b2d2      	uxtb	r2, r2
 800a7a8:	701a      	strb	r2, [r3, #0]
        cmd_buf[3] = ((*temp_length / 4) >> 8) & 0xFF;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	089b      	lsrs	r3, r3, #2
 800a7b0:	0a1a      	lsrs	r2, r3, #8
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	3303      	adds	r3, #3
 800a7b6:	b2d2      	uxtb	r2, r2
 800a7b8:	701a      	strb	r2, [r3, #0]
    else
    {
        cmd_buf[2] = *temp_length & 0xFF;
        cmd_buf[3] = (*temp_length >> 8) & 0xFF;
    }
}
 800a7ba:	e00c      	b.n	800a7d6 <bhy2_hif_exec_cmd_generic_support+0xb2>
        cmd_buf[2] = *temp_length & 0xFF;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	3302      	adds	r3, #2
 800a7c4:	b2d2      	uxtb	r2, r2
 800a7c6:	701a      	strb	r2, [r3, #0]
        cmd_buf[3] = (*temp_length >> 8) & 0xFF;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	0a1a      	lsrs	r2, r3, #8
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	3303      	adds	r3, #3
 800a7d2:	b2d2      	uxtb	r2, r2
 800a7d4:	701a      	strb	r2, [r3, #0]
}
 800a7d6:	bf00      	nop
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr

0800a7e2 <bhy2_hif_exec_cmd_generic>:
                                        uint32_t length,
                                        const uint8_t *pre_payload,
                                        uint32_t pre_length,
                                        uint32_t cmd_length,
                                        struct bhy2_hif_dev *hif)
{
 800a7e2:	b590      	push	{r4, r7, lr}
 800a7e4:	b0d3      	sub	sp, #332	@ 0x14c
 800a7e6:	af04      	add	r7, sp, #16
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800a7ee:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 800a7f2:	6001      	str	r1, [r0, #0]
 800a7f4:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800a7f8:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 800a7fc:	600a      	str	r2, [r1, #0]
 800a7fe:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a802:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800a806:	6013      	str	r3, [r2, #0]
 800a808:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a80c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a810:	4622      	mov	r2, r4
 800a812:	801a      	strh	r2, [r3, #0]
    int8_t rslt = BHY2_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
    uint32_t remain, trans_len, copy_len, pos, total_len, temp_total_len, loop_remain_len, max_len;
    uint8_t command_buf[BHY2_COMMAND_PACKET_LEN];

    if ((hif != NULL) && !((length != 0) && (payload == NULL)) && !((pre_length != 0) && (pre_payload == NULL)))
 800a81a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f000 8154 	beq.w	800aacc <bhy2_hif_exec_cmd_generic+0x2ea>
 800a824:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a828:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d007      	beq.n	800a842 <bhy2_hif_exec_cmd_generic+0x60>
 800a832:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a836:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	f000 8145 	beq.w	800aacc <bhy2_hif_exec_cmd_generic+0x2ea>
 800a842:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800a846:	2b00      	cmp	r3, #0
 800a848:	d007      	beq.n	800a85a <bhy2_hif_exec_cmd_generic+0x78>
 800a84a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a84e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	f000 8139 	beq.w	800aacc <bhy2_hif_exec_cmd_generic+0x2ea>
    {
        if (hif->read_write_len != 0)
 800a85a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a85e:	699b      	ldr	r3, [r3, #24]
 800a860:	2b00      	cmp	r3, #0
 800a862:	f000 812d 	beq.w	800aac0 <bhy2_hif_exec_cmd_generic+0x2de>
        {
            bhy2_hif_exec_cmd_generic_support(&cmd,
 800a866:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 800a86a:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800a86e:	f107 0114 	add.w	r1, r7, #20
 800a872:	f107 000e 	add.w	r0, r7, #14
 800a876:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800a87a:	9302      	str	r3, [sp, #8]
 800a87c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800a880:	9301      	str	r3, [sp, #4]
 800a882:	1d3b      	adds	r3, r7, #4
 800a884:	9300      	str	r3, [sp, #0]
 800a886:	4623      	mov	r3, r4
 800a888:	f7ff ff4c 	bl	800a724 <bhy2_hif_exec_cmd_generic_support>
                                              &temp_total_len,
                                              &total_len,
                                              &length,
                                              &pre_length,
                                              &cmd_length);
            pos = BHY2_COMMAND_HEADER_LEN;
 800a88c:	2304      	movs	r3, #4
 800a88e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            remain = total_len;
 800a892:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800a896:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
            loop_remain_len = remain + pos;
 800a89a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a89e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a8a2:	4413      	add	r3, r2
 800a8a4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
            max_len = BHY2_COMMAND_PACKET_LEN - BHY2_COMMAND_HEADER_LEN;
 800a8a8:	23fc      	movs	r3, #252	@ 0xfc
 800a8aa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

            if (hif->read_write_len < max_len)
 800a8ae:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a8b2:	699b      	ldr	r3, [r3, #24]
 800a8b4:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	f240 80f7 	bls.w	800aaac <bhy2_hif_exec_cmd_generic+0x2ca>
            {
                max_len = hif->read_write_len;
 800a8be:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
            }

            while ((loop_remain_len > 0) && (rslt == BHY2_OK))
 800a8c8:	e0f0      	b.n	800aaac <bhy2_hif_exec_cmd_generic+0x2ca>
            {
                if ((remain + pos) > max_len)
 800a8ca:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a8ce:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a8d2:	4413      	add	r3, r2
 800a8d4:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d20b      	bcs.n	800a8f4 <bhy2_hif_exec_cmd_generic+0x112>
                {
                    trans_len = max_len;
 800a8dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a8e0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    copy_len = max_len - pos;
 800a8e4:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800a8e8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a8ec:	1ad3      	subs	r3, r2, r3
 800a8ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800a8f2:	e01e      	b.n	800a932 <bhy2_hif_exec_cmd_generic+0x150>
                }
                else
                {
                    trans_len = remain + pos;
 800a8f4:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a8f8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a8fc:	4413      	add	r3, r2
 800a8fe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    copy_len = remain;
 800a902:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a906:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

                    /* Align to 4 bytes */
                    if (trans_len % 4)
 800a90a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a90e:	f003 0303 	and.w	r3, r3, #3
 800a912:	2b00      	cmp	r3, #0
 800a914:	d006      	beq.n	800a924 <bhy2_hif_exec_cmd_generic+0x142>
                    {

                        trans_len = BHY2_ROUND_WORD_HIGHER(trans_len);
 800a916:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a91a:	089b      	lsrs	r3, r3, #2
 800a91c:	3301      	adds	r3, #1
 800a91e:	009b      	lsls	r3, r3, #2
 800a920:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    }

                    if (trans_len > (BHY2_COMMAND_PACKET_LEN - BHY2_COMMAND_HEADER_LEN))
 800a924:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a928:	2bfc      	cmp	r3, #252	@ 0xfc
 800a92a:	d902      	bls.n	800a932 <bhy2_hif_exec_cmd_generic+0x150>
                    {
                        trans_len = BHY2_COMMAND_PACKET_LEN - BHY2_COMMAND_HEADER_LEN;
 800a92c:	23fc      	movs	r3, #252	@ 0xfc
 800a92e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    }
                }

                if (copy_len > 0)
 800a932:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a936:	2b00      	cmp	r3, #0
 800a938:	d07e      	beq.n	800aa38 <bhy2_hif_exec_cmd_generic+0x256>
                {
                    if (remain >= (length + copy_len))
 800a93a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a93e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a948:	4413      	add	r3, r2
 800a94a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a94e:	429a      	cmp	r2, r3
 800a950:	d315      	bcc.n	800a97e <bhy2_hif_exec_cmd_generic+0x19c>
                    {
                        memcpy(&command_buf[pos], &pre_payload[total_len - remain], copy_len);
 800a952:	f107 0214 	add.w	r2, r7, #20
 800a956:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a95a:	18d0      	adds	r0, r2, r3
 800a95c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800a960:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a964:	1ad3      	subs	r3, r2, r3
 800a966:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a96a:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800a96e:	6812      	ldr	r2, [r2, #0]
 800a970:	4413      	add	r3, r2
 800a972:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a976:	4619      	mov	r1, r3
 800a978:	f006 fd31 	bl	80113de <memcpy>
 800a97c:	e05c      	b.n	800aa38 <bhy2_hif_exec_cmd_generic+0x256>
                    }
                    else if (remain > length)
 800a97e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a982:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d93b      	bls.n	800aa08 <bhy2_hif_exec_cmd_generic+0x226>
                    {
                        memcpy(&command_buf[pos], &pre_payload[total_len - remain], remain - length);
 800a990:	f107 0214 	add.w	r2, r7, #20
 800a994:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a998:	18d0      	adds	r0, r2, r3
 800a99a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800a99e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a9a2:	1ad3      	subs	r3, r2, r3
 800a9a4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a9a8:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800a9ac:	6812      	ldr	r2, [r2, #0]
 800a9ae:	18d1      	adds	r1, r2, r3
 800a9b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a9be:	1ad3      	subs	r3, r2, r3
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	f006 fd0c 	bl	80113de <memcpy>
                        memcpy(&command_buf[pos + remain - length], payload, copy_len - (remain - length));
 800a9c6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800a9ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a9ce:	441a      	add	r2, r3
 800a9d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9d4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	f107 0214 	add.w	r2, r7, #20
 800a9e0:	18d0      	adds	r0, r2, r3
 800a9e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a9f0:	1ad2      	subs	r2, r2, r3
 800a9f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a9f6:	441a      	add	r2, r3
 800a9f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a9fc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800aa00:	6819      	ldr	r1, [r3, #0]
 800aa02:	f006 fcec 	bl	80113de <memcpy>
 800aa06:	e017      	b.n	800aa38 <bhy2_hif_exec_cmd_generic+0x256>
                    }
                    else
                    {
                        memcpy(&command_buf[pos], &payload[length - remain], copy_len);
 800aa08:	f107 0214 	add.w	r2, r7, #20
 800aa0c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800aa10:	18d0      	adds	r0, r2, r3
 800aa12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800aa16:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800aa1a:	681a      	ldr	r2, [r3, #0]
 800aa1c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800aa20:	1ad3      	subs	r3, r2, r3
 800aa22:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800aa26:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800aa2a:	6812      	ldr	r2, [r2, #0]
 800aa2c:	4413      	add	r3, r2
 800aa2e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800aa32:	4619      	mov	r1, r3
 800aa34:	f006 fcd3 	bl	80113de <memcpy>
                    }
                }

                if ((trans_len - (pos + copy_len)) > 0)
 800aa38:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800aa3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aa40:	4413      	add	r3, r2
 800aa42:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d012      	beq.n	800aa70 <bhy2_hif_exec_cmd_generic+0x28e>
                {
                    memset(&command_buf[pos + copy_len], 0, BHY2_COMMAND_PACKET_LEN - (pos + copy_len));
 800aa4a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800aa4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aa52:	4413      	add	r3, r2
 800aa54:	f107 0214 	add.w	r2, r7, #20
 800aa58:	18d0      	adds	r0, r2, r3
 800aa5a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800aa5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aa62:	4413      	add	r3, r2
 800aa64:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800aa68:	461a      	mov	r2, r3
 800aa6a:	2100      	movs	r1, #0
 800aa6c:	f006 fc38 	bl	80112e0 <memset>
                }

                rslt = bhy2_hif_set_regs(BHY2_REG_CHAN_CMD, command_buf, trans_len, hif);
 800aa70:	f107 0114 	add.w	r1, r7, #20
 800aa74:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800aa78:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800aa7c:	2000      	movs	r0, #0
 800aa7e:	f000 f9b3 	bl	800ade8 <bhy2_hif_set_regs>
 800aa82:	4603      	mov	r3, r0
 800aa84:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
                if (rslt != BHY2_OK)
 800aa88:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d11b      	bne.n	800aac8 <bhy2_hif_exec_cmd_generic+0x2e6>
                {
                    break;
                }

                pos = 0;
 800aa90:	2300      	movs	r3, #0
 800aa92:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                remain -= copy_len;
 800aa96:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800aa9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800aa9e:	1ad3      	subs	r3, r2, r3
 800aaa0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
                loop_remain_len = remain;
 800aaa4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800aaa8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
            while ((loop_remain_len > 0) && (rslt == BHY2_OK))
 800aaac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d00f      	beq.n	800aad4 <bhy2_hif_exec_cmd_generic+0x2f2>
 800aab4:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	f43f af06 	beq.w	800a8ca <bhy2_hif_exec_cmd_generic+0xe8>
        if (hif->read_write_len != 0)
 800aabe:	e009      	b.n	800aad4 <bhy2_hif_exec_cmd_generic+0x2f2>
            }
        }
        else
        {
            rslt = BHY2_E_INVALID_PARAM;
 800aac0:	23fe      	movs	r3, #254	@ 0xfe
 800aac2:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
        if (hif->read_write_len != 0)
 800aac6:	e005      	b.n	800aad4 <bhy2_hif_exec_cmd_generic+0x2f2>
                    break;
 800aac8:	bf00      	nop
        if (hif->read_write_len != 0)
 800aaca:	e003      	b.n	800aad4 <bhy2_hif_exec_cmd_generic+0x2f2>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800aacc:	23ff      	movs	r3, #255	@ 0xff
 800aace:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800aad2:	e000      	b.n	800aad6 <bhy2_hif_exec_cmd_generic+0x2f4>
        if (hif->read_write_len != 0)
 800aad4:	bf00      	nop
    }

    return rslt;
 800aad6:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
}
 800aada:	4618      	mov	r0, r3
 800aadc:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd90      	pop	{r4, r7, pc}

0800aae4 <bhy2_hif_wait_status_ready>:

int8_t bhy2_hif_wait_status_ready(struct bhy2_hif_dev *hif)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
    uint16_t retry;
    uint8_t int_status;
    int8_t rslt;

    /* Wait status ready */
    for (retry = 0; retry < BHY2_QUERY_PARAM_STATUS_READY_MAX_RETRY; ++retry)
 800aaec:	2300      	movs	r3, #0
 800aaee:	81fb      	strh	r3, [r7, #14]
 800aaf0:	e027      	b.n	800ab42 <bhy2_hif_wait_status_ready+0x5e>
    {
        rslt = bhy2_hif_get_interrupt_status(&int_status, hif);
 800aaf2:	f107 030c 	add.w	r3, r7, #12
 800aaf6:	6879      	ldr	r1, [r7, #4]
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f000 fac0 	bl	800b07e <bhy2_hif_get_interrupt_status>
 800aafe:	4603      	mov	r3, r0
 800ab00:	737b      	strb	r3, [r7, #13]
        if (rslt == BHY2_OK)
 800ab02:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d115      	bne.n	800ab36 <bhy2_hif_wait_status_ready+0x52>
        {
            if (int_status & BHY2_IST_MASK_STATUS)
 800ab0a:	7b3b      	ldrb	r3, [r7, #12]
 800ab0c:	f003 0320 	and.w	r3, r3, #32
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d002      	beq.n	800ab1a <bhy2_hif_wait_status_ready+0x36>
            {
                rslt = BHY2_OK;
 800ab14:	2300      	movs	r3, #0
 800ab16:	737b      	strb	r3, [r7, #13]
                break;
 800ab18:	e017      	b.n	800ab4a <bhy2_hif_wait_status_ready+0x66>
            }

            /* 10ms */
            rslt = bhy2_hif_delay_us(10000, hif);
 800ab1a:	6879      	ldr	r1, [r7, #4]
 800ab1c:	f242 7010 	movw	r0, #10000	@ 0x2710
 800ab20:	f000 f99a 	bl	800ae58 <bhy2_hif_delay_us>
 800ab24:	4603      	mov	r3, r0
 800ab26:	737b      	strb	r3, [r7, #13]
            if (rslt != BHY2_OK)
 800ab28:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d005      	beq.n	800ab3c <bhy2_hif_wait_status_ready+0x58>
            {
                return rslt;
 800ab30:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab34:	e00b      	b.n	800ab4e <bhy2_hif_wait_status_ready+0x6a>
            }
        }
        else
        {
            return rslt; /*break; */
 800ab36:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab3a:	e008      	b.n	800ab4e <bhy2_hif_wait_status_ready+0x6a>
    for (retry = 0; retry < BHY2_QUERY_PARAM_STATUS_READY_MAX_RETRY; ++retry)
 800ab3c:	89fb      	ldrh	r3, [r7, #14]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	81fb      	strh	r3, [r7, #14]
 800ab42:	89fb      	ldrh	r3, [r7, #14]
 800ab44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ab48:	d3d3      	bcc.n	800aaf2 <bhy2_hif_wait_status_ready+0xe>
        }
    }

    return rslt;
 800ab4a:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3710      	adds	r7, #16
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <bhy2_hif_check_boot_status_ram>:

static int8_t bhy2_hif_check_boot_status_ram(struct bhy2_hif_dev *hif)
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	b084      	sub	sp, #16
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint16_t i;
    uint8_t boot_status;

    /* total 5s */
    for (i = 0; i < BHY2_BST_CHECK_RETRY; ++i)
 800ab5e:	2300      	movs	r3, #0
 800ab60:	81fb      	strh	r3, [r7, #14]
 800ab62:	e02f      	b.n	800abc4 <bhy2_hif_check_boot_status_ram+0x6e>
    {
        /* 50ms */
        rslt = bhy2_hif_delay_us(50000, hif);
 800ab64:	6879      	ldr	r1, [r7, #4]
 800ab66:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800ab6a:	f000 f975 	bl	800ae58 <bhy2_hif_delay_us>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	737b      	strb	r3, [r7, #13]
        if (rslt < 0)
 800ab72:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	da02      	bge.n	800ab80 <bhy2_hif_check_boot_status_ram+0x2a>
        {
            return rslt;
 800ab7a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab7e:	e02d      	b.n	800abdc <bhy2_hif_check_boot_status_ram+0x86>
        }

        rslt = bhy2_hif_get_regs(BHY2_REG_BOOT_STATUS, &boot_status, sizeof(boot_status), hif);
 800ab80:	f107 010c 	add.w	r1, r7, #12
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2201      	movs	r2, #1
 800ab88:	2025      	movs	r0, #37	@ 0x25
 800ab8a:	f000 f8f5 	bl	800ad78 <bhy2_hif_get_regs>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	737b      	strb	r3, [r7, #13]
        if (rslt < 0)
 800ab92:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	da02      	bge.n	800aba0 <bhy2_hif_check_boot_status_ram+0x4a>
        {
            return rslt;
 800ab9a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab9e:	e01d      	b.n	800abdc <bhy2_hif_check_boot_status_ram+0x86>
//        printf("boot_status: %d, interface_ready: %d, verify_done: %d, verify_error: %d\r\n", boot_status,
//        		boot_status & BHY2_BST_HOST_INTERFACE_READY,
//        		boot_status & BHY2_BST_HOST_FW_VERIFY_DONE,
//				boot_status & BHY2_BST_HOST_FW_VERIFY_ERROR);

        if ((boot_status & BHY2_BST_HOST_INTERFACE_READY) && (boot_status & BHY2_BST_HOST_FW_VERIFY_DONE) &&
 800aba0:	7b3b      	ldrb	r3, [r7, #12]
 800aba2:	f003 0310 	and.w	r3, r3, #16
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d009      	beq.n	800abbe <bhy2_hif_check_boot_status_ram+0x68>
 800abaa:	7b3b      	ldrb	r3, [r7, #12]
 800abac:	f003 0320 	and.w	r3, r3, #32
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d004      	beq.n	800abbe <bhy2_hif_check_boot_status_ram+0x68>
            (!(boot_status & BHY2_BST_HOST_FW_VERIFY_ERROR)))
 800abb4:	7b3b      	ldrb	r3, [r7, #12]
 800abb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if ((boot_status & BHY2_BST_HOST_INTERFACE_READY) && (boot_status & BHY2_BST_HOST_FW_VERIFY_DONE) &&
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d006      	beq.n	800abcc <bhy2_hif_check_boot_status_ram+0x76>
    for (i = 0; i < BHY2_BST_CHECK_RETRY; ++i)
 800abbe:	89fb      	ldrh	r3, [r7, #14]
 800abc0:	3301      	adds	r3, #1
 800abc2:	81fb      	strh	r3, [r7, #14]
 800abc4:	89fb      	ldrh	r3, [r7, #14]
 800abc6:	2b63      	cmp	r3, #99	@ 0x63
 800abc8:	d9cc      	bls.n	800ab64 <bhy2_hif_check_boot_status_ram+0xe>
 800abca:	e000      	b.n	800abce <bhy2_hif_check_boot_status_ram+0x78>
        {
            break;
 800abcc:	bf00      	nop
        }
    }

    if (i == BHY2_BST_CHECK_RETRY)
 800abce:	89fb      	ldrh	r3, [r7, #14]
 800abd0:	2b64      	cmp	r3, #100	@ 0x64
 800abd2:	d102      	bne.n	800abda <bhy2_hif_check_boot_status_ram+0x84>
    {
        return BHY2_E_TIMEOUT;
 800abd4:	f06f 0304 	mvn.w	r3, #4
 800abd8:	e000      	b.n	800abdc <bhy2_hif_check_boot_status_ram+0x86>
    }

    return BHY2_OK;
 800abda:	2300      	movs	r3, #0
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3710      	adds	r7, #16
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <bhy2_hif_get_fifo>:
                                uint8_t *fifo,
                                uint32_t fifo_len,
                                uint32_t *bytes_read,
                                uint32_t *bytes_remain,
                                struct bhy2_hif_dev *hif)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b08a      	sub	sp, #40	@ 0x28
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60b9      	str	r1, [r7, #8]
 800abec:	607a      	str	r2, [r7, #4]
 800abee:	603b      	str	r3, [r7, #0]
 800abf0:	4603      	mov	r3, r0
 800abf2:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800abf4:	2300      	movs	r3, #0
 800abf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t n_bytes[2];
    uint32_t read_len;
    uint32_t read_write_len;
    uint32_t offset;

    if ((hif != NULL) && (fifo != NULL) && (bytes_read != NULL) && (bytes_remain != NULL))
 800abfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d072      	beq.n	800ace6 <bhy2_hif_get_fifo+0x102>
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d06f      	beq.n	800ace6 <bhy2_hif_get_fifo+0x102>
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d06c      	beq.n	800ace6 <bhy2_hif_get_fifo+0x102>
 800ac0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d069      	beq.n	800ace6 <bhy2_hif_get_fifo+0x102>
    {
        read_write_len = hif->read_write_len;
 800ac12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac14:	699b      	ldr	r3, [r3, #24]
 800ac16:	61bb      	str	r3, [r7, #24]

        if (*bytes_remain == 0)
 800ac18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d114      	bne.n	800ac4a <bhy2_hif_get_fifo+0x66>
        {
            rslt = bhy2_hif_get_regs(reg, n_bytes, 2, hif); /* Read the the available size */
 800ac20:	f107 0114 	add.w	r1, r7, #20
 800ac24:	7bf8      	ldrb	r0, [r7, #15]
 800ac26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac28:	2202      	movs	r2, #2
 800ac2a:	f000 f8a5 	bl	800ad78 <bhy2_hif_get_regs>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            *bytes_remain = BHY2_LE2U16(n_bytes);
 800ac34:	7d3b      	ldrb	r3, [r7, #20]
 800ac36:	b21a      	sxth	r2, r3
 800ac38:	7d7b      	ldrb	r3, [r7, #21]
 800ac3a:	021b      	lsls	r3, r3, #8
 800ac3c:	b21b      	sxth	r3, r3
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	b21b      	sxth	r3, r3
 800ac42:	b29b      	uxth	r3, r3
 800ac44:	461a      	mov	r2, r3
 800ac46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac48:	601a      	str	r2, [r3, #0]
        }

        if ((*bytes_remain != 0) && (rslt == BHY2_OK))
 800ac4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d04d      	beq.n	800acee <bhy2_hif_get_fifo+0x10a>
 800ac52:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d149      	bne.n	800acee <bhy2_hif_get_fifo+0x10a>
        {
            if (fifo_len < *bytes_remain)
 800ac5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	687a      	ldr	r2, [r7, #4]
 800ac60:	429a      	cmp	r2, r3
 800ac62:	d203      	bcs.n	800ac6c <bhy2_hif_get_fifo+0x88>
            {
                *bytes_read = fifo_len;
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	601a      	str	r2, [r3, #0]
 800ac6a:	e003      	b.n	800ac74 <bhy2_hif_get_fifo+0x90>
            }
            else
            {
                *bytes_read = *bytes_remain;
 800ac6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	601a      	str	r2, [r3, #0]
            }

            read_len = *bytes_read;
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	623b      	str	r3, [r7, #32]
            offset = 0;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	61fb      	str	r3, [r7, #28]
            while (read_len > read_write_len)
 800ac7e:	e016      	b.n	800acae <bhy2_hif_get_fifo+0xca>
            {
                rslt = bhy2_hif_get_regs(reg, &fifo[offset], read_write_len, hif);
 800ac80:	68ba      	ldr	r2, [r7, #8]
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	18d1      	adds	r1, r2, r3
 800ac86:	7bf8      	ldrb	r0, [r7, #15]
 800ac88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac8a:	69ba      	ldr	r2, [r7, #24]
 800ac8c:	f000 f874 	bl	800ad78 <bhy2_hif_get_regs>
 800ac90:	4603      	mov	r3, r0
 800ac92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if (rslt != BHY2_OK)
 800ac96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d10c      	bne.n	800acb8 <bhy2_hif_get_fifo+0xd4>
                {
                    break;
                }

                read_len -= read_write_len;
 800ac9e:	6a3a      	ldr	r2, [r7, #32]
 800aca0:	69bb      	ldr	r3, [r7, #24]
 800aca2:	1ad3      	subs	r3, r2, r3
 800aca4:	623b      	str	r3, [r7, #32]
                offset += read_write_len;
 800aca6:	69fa      	ldr	r2, [r7, #28]
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	4413      	add	r3, r2
 800acac:	61fb      	str	r3, [r7, #28]
            while (read_len > read_write_len)
 800acae:	6a3a      	ldr	r2, [r7, #32]
 800acb0:	69bb      	ldr	r3, [r7, #24]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d8e4      	bhi.n	800ac80 <bhy2_hif_get_fifo+0x9c>
 800acb6:	e000      	b.n	800acba <bhy2_hif_get_fifo+0xd6>
                    break;
 800acb8:	bf00      	nop
            }

            if (read_len != 0)
 800acba:	6a3b      	ldr	r3, [r7, #32]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00a      	beq.n	800acd6 <bhy2_hif_get_fifo+0xf2>
            {
                rslt = bhy2_hif_get_regs(reg, &fifo[offset], read_len, hif);
 800acc0:	68ba      	ldr	r2, [r7, #8]
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	18d1      	adds	r1, r2, r3
 800acc6:	7bf8      	ldrb	r0, [r7, #15]
 800acc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acca:	6a3a      	ldr	r2, [r7, #32]
 800accc:	f000 f854 	bl	800ad78 <bhy2_hif_get_regs>
 800acd0:	4603      	mov	r3, r0
 800acd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }

            *bytes_remain -= *bytes_read;
 800acd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	1ad2      	subs	r2, r2, r3
 800ace0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace2:	601a      	str	r2, [r3, #0]
        if ((*bytes_remain != 0) && (rslt == BHY2_OK))
 800ace4:	e003      	b.n	800acee <bhy2_hif_get_fifo+0x10a>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800ace6:	23ff      	movs	r3, #255	@ 0xff
 800ace8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800acec:	e000      	b.n	800acf0 <bhy2_hif_get_fifo+0x10c>
        if ((*bytes_remain != 0) && (rslt == BHY2_OK))
 800acee:	bf00      	nop
    }

    return rslt;
 800acf0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3728      	adds	r7, #40	@ 0x28
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <bhy2_hif_init>:
                     bhy2_write_fptr_t write,
                     bhy2_delay_us_fptr_t delay_us,
                     uint32_t read_write_len,
                     void *intf_ptr,
                     struct bhy2_hif_dev *hif)
{
 800acfc:	b480      	push	{r7}
 800acfe:	b087      	sub	sp, #28
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60b9      	str	r1, [r7, #8]
 800ad04:	607a      	str	r2, [r7, #4]
 800ad06:	603b      	str	r3, [r7, #0]
 800ad08:	4603      	mov	r3, r0
 800ad0a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (read != NULL) && (write != NULL) && (delay_us != NULL))
 800ad10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d026      	beq.n	800ad64 <bhy2_hif_init+0x68>
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d023      	beq.n	800ad64 <bhy2_hif_init+0x68>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d020      	beq.n	800ad64 <bhy2_hif_init+0x68>
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d01d      	beq.n	800ad64 <bhy2_hif_init+0x68>
    {
        hif->read = read;
 800ad28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad2a:	68ba      	ldr	r2, [r7, #8]
 800ad2c:	601a      	str	r2, [r3, #0]
        hif->write = write;
 800ad2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad30:	687a      	ldr	r2, [r7, #4]
 800ad32:	605a      	str	r2, [r3, #4]
        hif->delay_us = delay_us;
 800ad34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad36:	683a      	ldr	r2, [r7, #0]
 800ad38:	609a      	str	r2, [r3, #8]
        hif->intf_ptr = intf_ptr;
 800ad3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad3e:	611a      	str	r2, [r3, #16]
        hif->intf = intf;
 800ad40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad42:	7bfa      	ldrb	r2, [r7, #15]
 800ad44:	731a      	strb	r2, [r3, #12]
        if (read_write_len % 4)
 800ad46:	6a3b      	ldr	r3, [r7, #32]
 800ad48:	f003 0303 	and.w	r3, r3, #3
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d005      	beq.n	800ad5c <bhy2_hif_init+0x60>
        {

            hif->read_write_len = BHY2_ROUND_WORD_LOWER(read_write_len);
 800ad50:	6a3b      	ldr	r3, [r7, #32]
 800ad52:	f023 0203 	bic.w	r2, r3, #3
 800ad56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad58:	619a      	str	r2, [r3, #24]
        if (read_write_len % 4)
 800ad5a:	e005      	b.n	800ad68 <bhy2_hif_init+0x6c>
        }
        else
        {
            hif->read_write_len = read_write_len;
 800ad5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad5e:	6a3a      	ldr	r2, [r7, #32]
 800ad60:	619a      	str	r2, [r3, #24]
        if (read_write_len % 4)
 800ad62:	e001      	b.n	800ad68 <bhy2_hif_init+0x6c>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800ad64:	23ff      	movs	r3, #255	@ 0xff
 800ad66:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800ad68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	371c      	adds	r7, #28
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr

0800ad78 <bhy2_hif_get_regs>:

int8_t bhy2_hif_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, struct bhy2_hif_dev *hif)
{
 800ad78:	b590      	push	{r4, r7, lr}
 800ad7a:	b087      	sub	sp, #28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60b9      	str	r1, [r7, #8]
 800ad80:	607a      	str	r2, [r7, #4]
 800ad82:	603b      	str	r3, [r7, #0]
 800ad84:	4603      	mov	r3, r0
 800ad86:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (hif->read != NULL) && (reg_data != NULL))
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d022      	beq.n	800add8 <bhy2_hif_get_regs+0x60>
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d01e      	beq.n	800add8 <bhy2_hif_get_regs+0x60>
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d01b      	beq.n	800add8 <bhy2_hif_get_regs+0x60>
    {
        if (hif->intf == BHY2_SPI_INTERFACE)
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	7b1b      	ldrb	r3, [r3, #12]
 800ada4:	2b01      	cmp	r3, #1
 800ada6:	d103      	bne.n	800adb0 <bhy2_hif_get_regs+0x38>
        {
            reg_addr |= BHY2_SPI_RD_MASK;
 800ada8:	7bfb      	ldrb	r3, [r7, #15]
 800adaa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800adae:	73fb      	strb	r3, [r7, #15]
        }

        hif->intf_rslt = hif->read(reg_addr, reg_data, length, hif->intf_ptr);
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	681c      	ldr	r4, [r3, #0]
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	691b      	ldr	r3, [r3, #16]
 800adb8:	7bf8      	ldrb	r0, [r7, #15]
 800adba:	687a      	ldr	r2, [r7, #4]
 800adbc:	68b9      	ldr	r1, [r7, #8]
 800adbe:	47a0      	blx	r4
 800adc0:	4603      	mov	r3, r0
 800adc2:	461a      	mov	r2, r3
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	751a      	strb	r2, [r3, #20]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d004      	beq.n	800addc <bhy2_hif_get_regs+0x64>
        {
            rslt = BHY2_E_IO;
 800add2:	23fd      	movs	r3, #253	@ 0xfd
 800add4:	75fb      	strb	r3, [r7, #23]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800add6:	e001      	b.n	800addc <bhy2_hif_get_regs+0x64>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800add8:	23ff      	movs	r3, #255	@ 0xff
 800adda:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800addc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	371c      	adds	r7, #28
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd90      	pop	{r4, r7, pc}

0800ade8 <bhy2_hif_set_regs>:

int8_t bhy2_hif_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, struct bhy2_hif_dev *hif)
{
 800ade8:	b590      	push	{r4, r7, lr}
 800adea:	b087      	sub	sp, #28
 800adec:	af00      	add	r7, sp, #0
 800adee:	60b9      	str	r1, [r7, #8]
 800adf0:	607a      	str	r2, [r7, #4]
 800adf2:	603b      	str	r3, [r7, #0]
 800adf4:	4603      	mov	r3, r0
 800adf6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800adf8:	2300      	movs	r3, #0
 800adfa:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (hif->write != NULL) && (reg_data != NULL))
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d022      	beq.n	800ae48 <bhy2_hif_set_regs+0x60>
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d01e      	beq.n	800ae48 <bhy2_hif_set_regs+0x60>
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d01b      	beq.n	800ae48 <bhy2_hif_set_regs+0x60>
    {
        if (hif->intf == BHY2_SPI_INTERFACE)
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	7b1b      	ldrb	r3, [r3, #12]
 800ae14:	2b01      	cmp	r3, #1
 800ae16:	d103      	bne.n	800ae20 <bhy2_hif_set_regs+0x38>
        {
            reg_addr &= BHY2_SPI_WR_MASK;
 800ae18:	7bfb      	ldrb	r3, [r7, #15]
 800ae1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae1e:	73fb      	strb	r3, [r7, #15]
        }

        hif->intf_rslt = hif->write(reg_addr, reg_data, length, hif->intf_ptr);
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	685c      	ldr	r4, [r3, #4]
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	691b      	ldr	r3, [r3, #16]
 800ae28:	7bf8      	ldrb	r0, [r7, #15]
 800ae2a:	687a      	ldr	r2, [r7, #4]
 800ae2c:	68b9      	ldr	r1, [r7, #8]
 800ae2e:	47a0      	blx	r4
 800ae30:	4603      	mov	r3, r0
 800ae32:	461a      	mov	r2, r3
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	751a      	strb	r2, [r3, #20]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d004      	beq.n	800ae4c <bhy2_hif_set_regs+0x64>
        {
            rslt = BHY2_E_IO;
 800ae42:	23fd      	movs	r3, #253	@ 0xfd
 800ae44:	75fb      	strb	r3, [r7, #23]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800ae46:	e001      	b.n	800ae4c <bhy2_hif_set_regs+0x64>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800ae48:	23ff      	movs	r3, #255	@ 0xff
 800ae4a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800ae4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	371c      	adds	r7, #28
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd90      	pop	{r4, r7, pc}

0800ae58 <bhy2_hif_delay_us>:

int8_t bhy2_hif_delay_us(uint32_t period_us, const struct bhy2_hif_dev *hif)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b084      	sub	sp, #16
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 800ae62:	2300      	movs	r3, #0
 800ae64:	73fb      	strb	r3, [r7, #15]

    if ((hif != NULL) && (hif->delay_us != NULL))
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d00b      	beq.n	800ae84 <bhy2_hif_delay_us+0x2c>
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	689b      	ldr	r3, [r3, #8]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d007      	beq.n	800ae84 <bhy2_hif_delay_us+0x2c>
    {
        hif->delay_us(period_us, hif->intf_ptr);
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	689b      	ldr	r3, [r3, #8]
 800ae78:	683a      	ldr	r2, [r7, #0]
 800ae7a:	6912      	ldr	r2, [r2, #16]
 800ae7c:	4611      	mov	r1, r2
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	4798      	blx	r3
 800ae82:	e001      	b.n	800ae88 <bhy2_hif_delay_us+0x30>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800ae84:	23ff      	movs	r3, #255	@ 0xff
 800ae86:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800ae88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <bhy2_hif_exec_cmd>:

int8_t bhy2_hif_exec_cmd(uint16_t cmd, const uint8_t *payload, uint32_t length, struct bhy2_hif_dev *hif)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b088      	sub	sp, #32
 800ae98:	af04      	add	r7, sp, #16
 800ae9a:	60b9      	str	r1, [r7, #8]
 800ae9c:	607a      	str	r2, [r7, #4]
 800ae9e:	603b      	str	r3, [r7, #0]
 800aea0:	4603      	mov	r3, r0
 800aea2:	81fb      	strh	r3, [r7, #14]
    return bhy2_hif_exec_cmd_generic(cmd, payload, length, NULL, 0, 0, hif);
 800aea4:	89f8      	ldrh	r0, [r7, #14]
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	9302      	str	r3, [sp, #8]
 800aeaa:	2300      	movs	r3, #0
 800aeac:	9301      	str	r3, [sp, #4]
 800aeae:	2300      	movs	r3, #0
 800aeb0:	9300      	str	r3, [sp, #0]
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	68b9      	ldr	r1, [r7, #8]
 800aeb8:	f7ff fc93 	bl	800a7e2 <bhy2_hif_exec_cmd_generic>
 800aebc:	4603      	mov	r3, r0
}
 800aebe:	4618      	mov	r0, r3
 800aec0:	3710      	adds	r7, #16
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}

0800aec6 <bhy2_hif_get_parameter>:
int8_t bhy2_hif_get_parameter(uint16_t param,
                              uint8_t *payload,
                              uint32_t payload_len,
                              uint32_t *actual_len,
                              struct bhy2_hif_dev *hif)
{
 800aec6:	b580      	push	{r7, lr}
 800aec8:	b088      	sub	sp, #32
 800aeca:	af02      	add	r7, sp, #8
 800aecc:	60b9      	str	r1, [r7, #8]
 800aece:	607a      	str	r2, [r7, #4]
 800aed0:	603b      	str	r3, [r7, #0]
 800aed2:	4603      	mov	r3, r0
 800aed4:	81fb      	strh	r3, [r7, #14]
    uint16_t code = 0;
 800aed6:	2300      	movs	r3, #0
 800aed8:	82bb      	strh	r3, [r7, #20]
    uint8_t prev_hif_ctrl, hif_ctrl;
    int8_t rslt = BHY2_OK;
 800aeda:	2300      	movs	r3, #0
 800aedc:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (payload != NULL) && (actual_len != NULL))
 800aede:	6a3b      	ldr	r3, [r7, #32]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d06e      	beq.n	800afc2 <bhy2_hif_get_parameter+0xfc>
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d06b      	beq.n	800afc2 <bhy2_hif_get_parameter+0xfc>
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d068      	beq.n	800afc2 <bhy2_hif_get_parameter+0xfc>
    {
        *actual_len = 0;
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	2200      	movs	r2, #0
 800aef4:	601a      	str	r2, [r3, #0]

        rslt = bhy2_hif_get_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hif_ctrl, 1, hif);
 800aef6:	f107 0113 	add.w	r1, r7, #19
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	2201      	movs	r2, #1
 800aefe:	2006      	movs	r0, #6
 800af00:	f7ff ff3a 	bl	800ad78 <bhy2_hif_get_regs>
 800af04:	4603      	mov	r3, r0
 800af06:	75fb      	strb	r3, [r7, #23]
        if (rslt == BHY2_OK)
 800af08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d15b      	bne.n	800afc8 <bhy2_hif_get_parameter+0x102>
        {
            prev_hif_ctrl = hif_ctrl;
 800af10:	7cfb      	ldrb	r3, [r7, #19]
 800af12:	75bb      	strb	r3, [r7, #22]
            hif_ctrl &= (uint8_t)(~(BHY2_HIF_CTRL_ASYNC_STATUS_CHANNEL)); /* Change the Status FIFO to synchronous mode
 800af14:	7cfb      	ldrb	r3, [r7, #19]
 800af16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af1a:	b2db      	uxtb	r3, r3
 800af1c:	74fb      	strb	r3, [r7, #19]
                                                                           * */
            if (hif_ctrl != prev_hif_ctrl)
 800af1e:	7cfb      	ldrb	r3, [r7, #19]
 800af20:	7dba      	ldrb	r2, [r7, #22]
 800af22:	429a      	cmp	r2, r3
 800af24:	d008      	beq.n	800af38 <bhy2_hif_get_parameter+0x72>
            {
                rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hif_ctrl, 1, hif);
 800af26:	f107 0113 	add.w	r1, r7, #19
 800af2a:	6a3b      	ldr	r3, [r7, #32]
 800af2c:	2201      	movs	r2, #1
 800af2e:	2006      	movs	r0, #6
 800af30:	f7ff ff5a 	bl	800ade8 <bhy2_hif_set_regs>
 800af34:	4603      	mov	r3, r0
 800af36:	75fb      	strb	r3, [r7, #23]
            }

            if (rslt == BHY2_OK)
 800af38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d143      	bne.n	800afc8 <bhy2_hif_get_parameter+0x102>
            {
                rslt = bhy2_hif_exec_cmd(param | BHY2_PARAM_READ_MASK, NULL, 0, hif);
 800af40:	89fb      	ldrh	r3, [r7, #14]
 800af42:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800af46:	b298      	uxth	r0, r3
 800af48:	6a3b      	ldr	r3, [r7, #32]
 800af4a:	2200      	movs	r2, #0
 800af4c:	2100      	movs	r1, #0
 800af4e:	f7ff ffa1 	bl	800ae94 <bhy2_hif_exec_cmd>
 800af52:	4603      	mov	r3, r0
 800af54:	75fb      	strb	r3, [r7, #23]

                if (rslt == BHY2_OK)
 800af56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d134      	bne.n	800afc8 <bhy2_hif_get_parameter+0x102>
                {
                    rslt = bhy2_hif_wait_status_ready(hif);
 800af5e:	6a38      	ldr	r0, [r7, #32]
 800af60:	f7ff fdc0 	bl	800aae4 <bhy2_hif_wait_status_ready>
 800af64:	4603      	mov	r3, r0
 800af66:	75fb      	strb	r3, [r7, #23]

                    if (rslt == BHY2_OK)
 800af68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d12b      	bne.n	800afc8 <bhy2_hif_get_parameter+0x102>
                    {
                        rslt = bhy2_hif_get_status_fifo(&code, payload, payload_len, actual_len, hif);
 800af70:	f107 0014 	add.w	r0, r7, #20
 800af74:	6a3b      	ldr	r3, [r7, #32]
 800af76:	9300      	str	r3, [sp, #0]
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	68b9      	ldr	r1, [r7, #8]
 800af7e:	f000 f968 	bl	800b252 <bhy2_hif_get_status_fifo>
 800af82:	4603      	mov	r3, r0
 800af84:	75fb      	strb	r3, [r7, #23]

                        if (rslt == BHY2_OK)
 800af86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d11c      	bne.n	800afc8 <bhy2_hif_get_parameter+0x102>
                        {

                            if (hif_ctrl != prev_hif_ctrl)
 800af8e:	7cfb      	ldrb	r3, [r7, #19]
 800af90:	7dba      	ldrb	r2, [r7, #22]
 800af92:	429a      	cmp	r2, r3
 800af94:	d00a      	beq.n	800afac <bhy2_hif_get_parameter+0xe6>
                            {
                                hif_ctrl = prev_hif_ctrl;
 800af96:	7dbb      	ldrb	r3, [r7, #22]
 800af98:	74fb      	strb	r3, [r7, #19]
                                rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hif_ctrl, 1, hif);
 800af9a:	f107 0113 	add.w	r1, r7, #19
 800af9e:	6a3b      	ldr	r3, [r7, #32]
 800afa0:	2201      	movs	r2, #1
 800afa2:	2006      	movs	r0, #6
 800afa4:	f7ff ff20 	bl	800ade8 <bhy2_hif_set_regs>
 800afa8:	4603      	mov	r3, r0
 800afaa:	75fb      	strb	r3, [r7, #23]
                            }

                            if (rslt == BHY2_OK)
 800afac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d109      	bne.n	800afc8 <bhy2_hif_get_parameter+0x102>
                            {
                                if (code != param)
 800afb4:	8abb      	ldrh	r3, [r7, #20]
 800afb6:	89fa      	ldrh	r2, [r7, #14]
 800afb8:	429a      	cmp	r2, r3
 800afba:	d005      	beq.n	800afc8 <bhy2_hif_get_parameter+0x102>
                                {
                                    rslt = BHY2_E_TIMEOUT;
 800afbc:	23fb      	movs	r3, #251	@ 0xfb
 800afbe:	75fb      	strb	r3, [r7, #23]
        if (rslt == BHY2_OK)
 800afc0:	e002      	b.n	800afc8 <bhy2_hif_get_parameter+0x102>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800afc2:	23ff      	movs	r3, #255	@ 0xff
 800afc4:	75fb      	strb	r3, [r7, #23]
 800afc6:	e000      	b.n	800afca <bhy2_hif_get_parameter+0x104>
        if (rslt == BHY2_OK)
 800afc8:	bf00      	nop
    }

    return rslt;
 800afca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3718      	adds	r7, #24
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}

0800afd6 <bhy2_hif_get_product_id>:
{
    return bhy2_hif_exec_cmd(param, payload, length, hif);
}

int8_t bhy2_hif_get_product_id(uint8_t *product_id, struct bhy2_hif_dev *hif)
{
 800afd6:	b580      	push	{r7, lr}
 800afd8:	b082      	sub	sp, #8
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
 800afde:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_PRODUCT_ID, product_id, 1, hif);
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	2201      	movs	r2, #1
 800afe4:	6879      	ldr	r1, [r7, #4]
 800afe6:	201c      	movs	r0, #28
 800afe8:	f7ff fec6 	bl	800ad78 <bhy2_hif_get_regs>
 800afec:	4603      	mov	r3, r0
}
 800afee:	4618      	mov	r0, r3
 800aff0:	3708      	adds	r7, #8
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}

0800aff6 <bhy2_hif_get_chip_id>:

int8_t bhy2_hif_get_chip_id(uint8_t *chip_id, struct bhy2_hif_dev *hif)
{
 800aff6:	b580      	push	{r7, lr}
 800aff8:	b082      	sub	sp, #8
 800affa:	af00      	add	r7, sp, #0
 800affc:	6078      	str	r0, [r7, #4]
 800affe:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_CHIP_ID, chip_id, 1, hif);
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	2201      	movs	r2, #1
 800b004:	6879      	ldr	r1, [r7, #4]
 800b006:	202b      	movs	r0, #43	@ 0x2b
 800b008:	f7ff feb6 	bl	800ad78 <bhy2_hif_get_regs>
 800b00c:	4603      	mov	r3, r0
}
 800b00e:	4618      	mov	r0, r3
 800b010:	3708      	adds	r7, #8
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}

0800b016 <bhy2_hif_get_kernel_version>:

    return rslt;
}

int8_t bhy2_hif_get_kernel_version(uint16_t *kernel_version, struct bhy2_hif_dev *hif)
{
 800b016:	b580      	push	{r7, lr}
 800b018:	b084      	sub	sp, #16
 800b01a:	af00      	add	r7, sp, #0
 800b01c:	6078      	str	r0, [r7, #4]
 800b01e:	6039      	str	r1, [r7, #0]
    uint8_t buffer[2];
    int8_t rslt;

    if (kernel_version != NULL)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d013      	beq.n	800b04e <bhy2_hif_get_kernel_version+0x38>
    {
        rslt = bhy2_hif_get_regs(BHY2_REG_KERNEL_VERSION_0, buffer, 2, hif);
 800b026:	f107 010c 	add.w	r1, r7, #12
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	2202      	movs	r2, #2
 800b02e:	2020      	movs	r0, #32
 800b030:	f7ff fea2 	bl	800ad78 <bhy2_hif_get_regs>
 800b034:	4603      	mov	r3, r0
 800b036:	73fb      	strb	r3, [r7, #15]
        *kernel_version = BHY2_LE2U16(buffer);
 800b038:	7b3b      	ldrb	r3, [r7, #12]
 800b03a:	b21a      	sxth	r2, r3
 800b03c:	7b7b      	ldrb	r3, [r7, #13]
 800b03e:	021b      	lsls	r3, r3, #8
 800b040:	b21b      	sxth	r3, r3
 800b042:	4313      	orrs	r3, r2
 800b044:	b21b      	sxth	r3, r3
 800b046:	b29a      	uxth	r2, r3
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	801a      	strh	r2, [r3, #0]
 800b04c:	e001      	b.n	800b052 <bhy2_hif_get_kernel_version+0x3c>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800b04e:	23ff      	movs	r3, #255	@ 0xff
 800b050:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800b052:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b056:	4618      	mov	r0, r3
 800b058:	3710      	adds	r7, #16
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <bhy2_hif_get_boot_status>:

    return rslt;
}

int8_t bhy2_hif_get_boot_status(uint8_t *boot_status, struct bhy2_hif_dev *hif)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b082      	sub	sp, #8
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_BOOT_STATUS, boot_status, 1, hif);
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	2201      	movs	r2, #1
 800b06c:	6879      	ldr	r1, [r7, #4]
 800b06e:	2025      	movs	r0, #37	@ 0x25
 800b070:	f7ff fe82 	bl	800ad78 <bhy2_hif_get_regs>
 800b074:	4603      	mov	r3, r0
}
 800b076:	4618      	mov	r0, r3
 800b078:	3708      	adds	r7, #8
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}

0800b07e <bhy2_hif_get_interrupt_status>:
{
    return bhy2_hif_get_regs(BHY2_REG_FEATURE_STATUS, feat_status, 1, hif);
}

int8_t bhy2_hif_get_interrupt_status(uint8_t *int_status, struct bhy2_hif_dev *hif)
{
 800b07e:	b580      	push	{r7, lr}
 800b080:	b082      	sub	sp, #8
 800b082:	af00      	add	r7, sp, #0
 800b084:	6078      	str	r0, [r7, #4]
 800b086:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_INT_STATUS, int_status, 1, hif);
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	2201      	movs	r2, #1
 800b08c:	6879      	ldr	r1, [r7, #4]
 800b08e:	202d      	movs	r0, #45	@ 0x2d
 800b090:	f7ff fe72 	bl	800ad78 <bhy2_hif_get_regs>
 800b094:	4603      	mov	r3, r0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3708      	adds	r7, #8
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <bhy2_hif_reset>:
{
    return bhy2_hif_get_regs(BHY2_REG_ERROR_VALUE, fw_error, 1, hif);
}

int8_t bhy2_hif_reset(struct bhy2_hif_dev *hif)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b084      	sub	sp, #16
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
    uint8_t reset_req = BHY2_REQUEST_RESET;
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	72fb      	strb	r3, [r7, #11]
    uint8_t boot_status = 0;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	72bb      	strb	r3, [r7, #10]
    int8_t rslt;

    /* Timeout at 150ms (15 * 10000 microseconds) */
    uint16_t count = 15;
 800b0ae:	230f      	movs	r3, #15
 800b0b0:	81bb      	strh	r3, [r7, #12]

    rslt = bhy2_hif_set_regs(BHY2_REG_RESET_REQ, &reset_req, 1, hif);
 800b0b2:	f107 010b 	add.w	r1, r7, #11
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2201      	movs	r2, #1
 800b0ba:	2014      	movs	r0, #20
 800b0bc:	f7ff fe94 	bl	800ade8 <bhy2_hif_set_regs>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BHY2_OK)
 800b0c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d12b      	bne.n	800b124 <bhy2_hif_reset+0x86>
    {
        while (count--)
 800b0cc:	e01c      	b.n	800b108 <bhy2_hif_reset+0x6a>
        {
            rslt = bhy2_hif_delay_us(10000, hif);
 800b0ce:	6879      	ldr	r1, [r7, #4]
 800b0d0:	f242 7010 	movw	r0, #10000	@ 0x2710
 800b0d4:	f7ff fec0 	bl	800ae58 <bhy2_hif_delay_us>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	73fb      	strb	r3, [r7, #15]
            if (rslt == BHY2_OK)
 800b0dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d111      	bne.n	800b108 <bhy2_hif_reset+0x6a>
            {
                rslt = bhy2_hif_get_regs(BHY2_REG_BOOT_STATUS, &boot_status, 1, hif);
 800b0e4:	f107 010a 	add.w	r1, r7, #10
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2201      	movs	r2, #1
 800b0ec:	2025      	movs	r0, #37	@ 0x25
 800b0ee:	f7ff fe43 	bl	800ad78 <bhy2_hif_get_regs>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	73fb      	strb	r3, [r7, #15]
                if (rslt == BHY2_OK)
 800b0f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d104      	bne.n	800b108 <bhy2_hif_reset+0x6a>
                {
                    if (boot_status & BHY2_BST_HOST_INTERFACE_READY)
 800b0fe:	7abb      	ldrb	r3, [r7, #10]
 800b100:	f003 0310 	and.w	r3, r3, #16
 800b104:	2b00      	cmp	r3, #0
 800b106:	d105      	bne.n	800b114 <bhy2_hif_reset+0x76>
        while (count--)
 800b108:	89bb      	ldrh	r3, [r7, #12]
 800b10a:	1e5a      	subs	r2, r3, #1
 800b10c:	81ba      	strh	r2, [r7, #12]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d1dd      	bne.n	800b0ce <bhy2_hif_reset+0x30>
 800b112:	e000      	b.n	800b116 <bhy2_hif_reset+0x78>
                    {
                        break;
 800b114:	bf00      	nop
                    }
                }
            }
        }

        if (!(boot_status & BHY2_BST_HOST_INTERFACE_READY))
 800b116:	7abb      	ldrb	r3, [r7, #10]
 800b118:	f003 0310 	and.w	r3, r3, #16
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d101      	bne.n	800b124 <bhy2_hif_reset+0x86>
        {
            rslt = BHY2_E_TIMEOUT;
 800b120:	23fb      	movs	r3, #251	@ 0xfb
 800b122:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800b124:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3710      	adds	r7, #16
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <bhy2_hif_upload_firmware_to_ram_partly>:
int8_t bhy2_hif_upload_firmware_to_ram_partly(const uint8_t *firmware,
                                              uint32_t total_size,
                                              uint32_t cur_pos,
                                              uint32_t packet_len,
                                              struct bhy2_hif_dev *hif)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b08a      	sub	sp, #40	@ 0x28
 800b134:	af04      	add	r7, sp, #16
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	60b9      	str	r1, [r7, #8]
 800b13a:	607a      	str	r2, [r7, #4]
 800b13c:	603b      	str	r3, [r7, #0]
    int8_t rslt = BHY2_OK;
 800b13e:	2300      	movs	r3, #0
 800b140:	75fb      	strb	r3, [r7, #23]
    uint16_t magic;

    if ((hif != NULL) && (firmware != NULL))
 800b142:	6a3b      	ldr	r3, [r7, #32]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d033      	beq.n	800b1b0 <bhy2_hif_upload_firmware_to_ram_partly+0x80>
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d030      	beq.n	800b1b0 <bhy2_hif_upload_firmware_to_ram_partly+0x80>
    {
        if (cur_pos == 0)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d124      	bne.n	800b19e <bhy2_hif_upload_firmware_to_ram_partly+0x6e>
        {
            magic = BHY2_LE2U16(firmware);
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	b21a      	sxth	r2, r3
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	3301      	adds	r3, #1
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	021b      	lsls	r3, r3, #8
 800b162:	b21b      	sxth	r3, r3
 800b164:	4313      	orrs	r3, r2
 800b166:	b21b      	sxth	r3, r3
 800b168:	82bb      	strh	r3, [r7, #20]
            if (magic != BHY2_FW_MAGIC)
 800b16a:	8abb      	ldrh	r3, [r7, #20]
 800b16c:	f246 622b 	movw	r2, #26155	@ 0x662b
 800b170:	4293      	cmp	r3, r2
 800b172:	d001      	beq.n	800b178 <bhy2_hif_upload_firmware_to_ram_partly+0x48>
            {
                rslt = BHY2_E_MAGIC;
 800b174:	23fc      	movs	r3, #252	@ 0xfc
 800b176:	75fb      	strb	r3, [r7, #23]
            }

            if (rslt == BHY2_OK)
 800b178:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d11a      	bne.n	800b1b6 <bhy2_hif_upload_firmware_to_ram_partly+0x86>
            {
                rslt = bhy2_hif_exec_cmd_generic(BHY2_CMD_UPLOAD_TO_PROGRAM_RAM,
 800b180:	6a3b      	ldr	r3, [r7, #32]
 800b182:	9302      	str	r3, [sp, #8]
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	9301      	str	r3, [sp, #4]
 800b188:	2300      	movs	r3, #0
 800b18a:	9300      	str	r3, [sp, #0]
 800b18c:	2300      	movs	r3, #0
 800b18e:	683a      	ldr	r2, [r7, #0]
 800b190:	68f9      	ldr	r1, [r7, #12]
 800b192:	2002      	movs	r0, #2
 800b194:	f7ff fb25 	bl	800a7e2 <bhy2_hif_exec_cmd_generic>
 800b198:	4603      	mov	r3, r0
 800b19a:	75fb      	strb	r3, [r7, #23]
        if (cur_pos == 0)
 800b19c:	e00b      	b.n	800b1b6 <bhy2_hif_upload_firmware_to_ram_partly+0x86>
                                                 hif);
            }
        }
        else
        {
            rslt = bhy2_hif_set_regs(BHY2_REG_CHAN_CMD, firmware, packet_len, hif);
 800b19e:	6a3b      	ldr	r3, [r7, #32]
 800b1a0:	683a      	ldr	r2, [r7, #0]
 800b1a2:	68f9      	ldr	r1, [r7, #12]
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	f7ff fe1f 	bl	800ade8 <bhy2_hif_set_regs>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	75fb      	strb	r3, [r7, #23]
        if (cur_pos == 0)
 800b1ae:	e002      	b.n	800b1b6 <bhy2_hif_upload_firmware_to_ram_partly+0x86>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800b1b0:	23ff      	movs	r3, #255	@ 0xff
 800b1b2:	75fb      	strb	r3, [r7, #23]
 800b1b4:	e000      	b.n	800b1b8 <bhy2_hif_upload_firmware_to_ram_partly+0x88>
        if (cur_pos == 0)
 800b1b6:	bf00      	nop
    }

    return rslt;
 800b1b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3718      	adds	r7, #24
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <bhy2_hif_boot_program_ram>:

int8_t bhy2_hif_boot_program_ram(struct bhy2_hif_dev *hif)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b084      	sub	sp, #16
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = bhy2_hif_exec_cmd(BHY2_CMD_BOOT_PROGRAM_RAM, NULL, 0, hif);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	2100      	movs	r1, #0
 800b1d2:	2003      	movs	r0, #3
 800b1d4:	f7ff fe5e 	bl	800ae94 <bhy2_hif_exec_cmd>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	73fb      	strb	r3, [r7, #15]
    if (rslt == BHY2_OK)
 800b1dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d104      	bne.n	800b1ee <bhy2_hif_boot_program_ram+0x2a>
    {
        rslt = bhy2_hif_check_boot_status_ram(hif);
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f7ff fcb6 	bl	800ab56 <bhy2_hif_check_boot_status_ram>
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800b1ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3710      	adds	r7, #16
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <bhy2_hif_get_wakeup_fifo>:
int8_t bhy2_hif_get_wakeup_fifo(uint8_t *fifo,
                                uint32_t fifo_len,
                                uint32_t *bytes_read,
                                uint32_t *bytes_remain,
                                struct bhy2_hif_dev *hif)
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b086      	sub	sp, #24
 800b1fe:	af02      	add	r7, sp, #8
 800b200:	60f8      	str	r0, [r7, #12]
 800b202:	60b9      	str	r1, [r7, #8]
 800b204:	607a      	str	r2, [r7, #4]
 800b206:	603b      	str	r3, [r7, #0]
    return bhy2_hif_get_fifo(BHY2_REG_CHAN_FIFO_W, fifo, fifo_len, bytes_read, bytes_remain, hif);
 800b208:	69bb      	ldr	r3, [r7, #24]
 800b20a:	9301      	str	r3, [sp, #4]
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	9300      	str	r3, [sp, #0]
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	68ba      	ldr	r2, [r7, #8]
 800b214:	68f9      	ldr	r1, [r7, #12]
 800b216:	2001      	movs	r0, #1
 800b218:	f7ff fce4 	bl	800abe4 <bhy2_hif_get_fifo>
 800b21c:	4603      	mov	r3, r0
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3710      	adds	r7, #16
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}

0800b226 <bhy2_hif_get_nonwakeup_fifo>:
int8_t bhy2_hif_get_nonwakeup_fifo(uint8_t *fifo,
                                   uint32_t fifo_len,
                                   uint32_t *bytes_read,
                                   uint32_t *bytes_remain,
                                   struct bhy2_hif_dev *hif)
{
 800b226:	b580      	push	{r7, lr}
 800b228:	b086      	sub	sp, #24
 800b22a:	af02      	add	r7, sp, #8
 800b22c:	60f8      	str	r0, [r7, #12]
 800b22e:	60b9      	str	r1, [r7, #8]
 800b230:	607a      	str	r2, [r7, #4]
 800b232:	603b      	str	r3, [r7, #0]
    return bhy2_hif_get_fifo(BHY2_REG_CHAN_FIFO_NW, fifo, fifo_len, bytes_read, bytes_remain, hif);
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	9301      	str	r3, [sp, #4]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	9300      	str	r3, [sp, #0]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	68ba      	ldr	r2, [r7, #8]
 800b240:	68f9      	ldr	r1, [r7, #12]
 800b242:	2002      	movs	r0, #2
 800b244:	f7ff fcce 	bl	800abe4 <bhy2_hif_get_fifo>
 800b248:	4603      	mov	r3, r0
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3710      	adds	r7, #16
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}

0800b252 <bhy2_hif_get_status_fifo>:
int8_t bhy2_hif_get_status_fifo(uint16_t *status_code,
                                uint8_t *fifo,
                                uint32_t fifo_len,
                                uint32_t *bytes_remain,
                                struct bhy2_hif_dev *hif)
{
 800b252:	b580      	push	{r7, lr}
 800b254:	b086      	sub	sp, #24
 800b256:	af00      	add	r7, sp, #0
 800b258:	60f8      	str	r0, [r7, #12]
 800b25a:	60b9      	str	r1, [r7, #8]
 800b25c:	607a      	str	r2, [r7, #4]
 800b25e:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t tmp_fifo[4];

    rslt = bhy2_hif_get_regs(BHY2_REG_CHAN_STATUS, tmp_fifo, 4, hif);
 800b260:	f107 0110 	add.w	r1, r7, #16
 800b264:	6a3b      	ldr	r3, [r7, #32]
 800b266:	2204      	movs	r2, #4
 800b268:	2003      	movs	r0, #3
 800b26a:	f7ff fd85 	bl	800ad78 <bhy2_hif_get_regs>
 800b26e:	4603      	mov	r3, r0
 800b270:	75fb      	strb	r3, [r7, #23]
    if (rslt == BHY2_OK)
 800b272:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d130      	bne.n	800b2dc <bhy2_hif_get_status_fifo+0x8a>
    {
        *status_code = BHY2_LE2U16(&tmp_fifo[0]);
 800b27a:	7c3b      	ldrb	r3, [r7, #16]
 800b27c:	b21a      	sxth	r2, r3
 800b27e:	f107 0310 	add.w	r3, r7, #16
 800b282:	3301      	adds	r3, #1
 800b284:	781b      	ldrb	r3, [r3, #0]
 800b286:	021b      	lsls	r3, r3, #8
 800b288:	b21b      	sxth	r3, r3
 800b28a:	4313      	orrs	r3, r2
 800b28c:	b21b      	sxth	r3, r3
 800b28e:	b29a      	uxth	r2, r3
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	801a      	strh	r2, [r3, #0]
        *bytes_remain = BHY2_LE2U16(&tmp_fifo[2]);
 800b294:	7cbb      	ldrb	r3, [r7, #18]
 800b296:	b21a      	sxth	r2, r3
 800b298:	f107 0310 	add.w	r3, r7, #16
 800b29c:	3302      	adds	r3, #2
 800b29e:	3301      	adds	r3, #1
 800b2a0:	781b      	ldrb	r3, [r3, #0]
 800b2a2:	021b      	lsls	r3, r3, #8
 800b2a4:	b21b      	sxth	r3, r3
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	b21b      	sxth	r3, r3
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	601a      	str	r2, [r3, #0]
        if (*bytes_remain != 0)
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d010      	beq.n	800b2dc <bhy2_hif_get_status_fifo+0x8a>
        {
            if (fifo_len < *bytes_remain)
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	687a      	ldr	r2, [r7, #4]
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	d202      	bcs.n	800b2ca <bhy2_hif_get_status_fifo+0x78>
            {
                rslt = BHY2_E_BUFFER;
 800b2c4:	23fa      	movs	r3, #250	@ 0xfa
 800b2c6:	75fb      	strb	r3, [r7, #23]
 800b2c8:	e008      	b.n	800b2dc <bhy2_hif_get_status_fifo+0x8a>
            }
            else
            {
                rslt = bhy2_hif_get_regs(BHY2_REG_CHAN_STATUS, fifo, *bytes_remain, hif);
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	681a      	ldr	r2, [r3, #0]
 800b2ce:	6a3b      	ldr	r3, [r7, #32]
 800b2d0:	68b9      	ldr	r1, [r7, #8]
 800b2d2:	2003      	movs	r0, #3
 800b2d4:	f7ff fd50 	bl	800ad78 <bhy2_hif_get_regs>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return rslt;
 800b2dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3718      	adds	r7, #24
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <bhy2_hif_get_status_fifo_async>:
int8_t bhy2_hif_get_status_fifo_async(uint8_t *fifo,
                                      uint32_t fifo_len,
                                      uint32_t *bytes_read,
                                      uint32_t *bytes_remain,
                                      struct bhy2_hif_dev *hif)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b086      	sub	sp, #24
 800b2ec:	af02      	add	r7, sp, #8
 800b2ee:	60f8      	str	r0, [r7, #12]
 800b2f0:	60b9      	str	r1, [r7, #8]
 800b2f2:	607a      	str	r2, [r7, #4]
 800b2f4:	603b      	str	r3, [r7, #0]
    return bhy2_hif_get_fifo(BHY2_REG_CHAN_STATUS, fifo, fifo_len, bytes_read, bytes_remain, hif);
 800b2f6:	69bb      	ldr	r3, [r7, #24]
 800b2f8:	9301      	str	r3, [sp, #4]
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	9300      	str	r3, [sp, #0]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	68ba      	ldr	r2, [r7, #8]
 800b302:	68f9      	ldr	r1, [r7, #12]
 800b304:	2003      	movs	r0, #3
 800b306:	f7ff fc6d 	bl	800abe4 <bhy2_hif_get_fifo>
 800b30a:	4603      	mov	r3, r0
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	3710      	adds	r7, #16
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <bhy2_hif_exec_sensor_conf_cmd>:

int8_t bhy2_hif_exec_sensor_conf_cmd(uint8_t sensor_id,
                                     bhy2_float sample_rate,
                                     uint32_t latency,
                                     struct bhy2_hif_dev *hif)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b088      	sub	sp, #32
 800b318:	af00      	add	r7, sp, #0
 800b31a:	4603      	mov	r3, r0
 800b31c:	ed87 0a02 	vstr	s0, [r7, #8]
 800b320:	6079      	str	r1, [r7, #4]
 800b322:	603a      	str	r2, [r7, #0]
 800b324:	73fb      	strb	r3, [r7, #15]
    uint8_t tmp_buf[8];
    union bhy2_hif_float_u32 sample_rate_u;

    sample_rate_u.as_float = sample_rate;
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	617b      	str	r3, [r7, #20]

    /* Sample rate is 32bits, latency is 24bits */
    tmp_buf[0] = sensor_id;
 800b32a:	7bfb      	ldrb	r3, [r7, #15]
 800b32c:	763b      	strb	r3, [r7, #24]
    tmp_buf[1] = (uint8_t)(sample_rate_u.reg & 0xFF);
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	b2db      	uxtb	r3, r3
 800b332:	767b      	strb	r3, [r7, #25]
    tmp_buf[2] = (uint8_t)((sample_rate_u.reg >> 8) & 0xFF);
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	0a1b      	lsrs	r3, r3, #8
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	76bb      	strb	r3, [r7, #26]
    tmp_buf[3] = (uint8_t)((sample_rate_u.reg >> 16) & 0xFF);
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	0c1b      	lsrs	r3, r3, #16
 800b340:	b2db      	uxtb	r3, r3
 800b342:	76fb      	strb	r3, [r7, #27]
    tmp_buf[4] = (uint8_t)((sample_rate_u.reg >> 24) & 0xFF);
 800b344:	697b      	ldr	r3, [r7, #20]
 800b346:	0e1b      	lsrs	r3, r3, #24
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	773b      	strb	r3, [r7, #28]
    tmp_buf[5] = (uint8_t)(latency & 0xFF);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	777b      	strb	r3, [r7, #29]
    tmp_buf[6] = (uint8_t)((latency >> 8) & 0xFF);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	0a1b      	lsrs	r3, r3, #8
 800b356:	b2db      	uxtb	r3, r3
 800b358:	77bb      	strb	r3, [r7, #30]
    tmp_buf[7] = (uint8_t)((latency >> 16) & 0xFF);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	0c1b      	lsrs	r3, r3, #16
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	77fb      	strb	r3, [r7, #31]

    return bhy2_hif_exec_cmd(BHY2_CMD_CONFIG_SENSOR, tmp_buf, 8, hif);
 800b362:	f107 0118 	add.w	r1, r7, #24
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	2208      	movs	r2, #8
 800b36a:	200d      	movs	r0, #13
 800b36c:	f7ff fd92 	bl	800ae94 <bhy2_hif_exec_cmd>
 800b370:	4603      	mov	r3, r0
}
 800b372:	4618      	mov	r0, r3
 800b374:	3720      	adds	r7, #32
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}

0800b37a <bhy2_hif_set_fifo_flush>:

int8_t bhy2_hif_set_fifo_flush(uint8_t sensor_id, struct bhy2_hif_dev *hif)
{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b084      	sub	sp, #16
 800b37e:	af00      	add	r7, sp, #0
 800b380:	4603      	mov	r3, r0
 800b382:	6039      	str	r1, [r7, #0]
 800b384:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp_buf[4] = { sensor_id, 0, 0, 0 };
 800b386:	79fb      	ldrb	r3, [r7, #7]
 800b388:	733b      	strb	r3, [r7, #12]
 800b38a:	2300      	movs	r3, #0
 800b38c:	737b      	strb	r3, [r7, #13]
 800b38e:	2300      	movs	r3, #0
 800b390:	73bb      	strb	r3, [r7, #14]
 800b392:	2300      	movs	r3, #0
 800b394:	73fb      	strb	r3, [r7, #15]

    return bhy2_hif_exec_cmd(BHY2_CMD_FIFO_FLUSH, tmp_buf, 4, hif);
 800b396:	f107 010c 	add.w	r1, r7, #12
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	2204      	movs	r2, #4
 800b39e:	2009      	movs	r0, #9
 800b3a0:	f7ff fd78 	bl	800ae94 <bhy2_hif_exec_cmd>
 800b3a4:	4603      	mov	r3, r0
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3710      	adds	r7, #16
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}

0800b3ae <bhy2_hif_get_sensor_info>:

    return rslt;
}

int8_t bhy2_hif_get_sensor_info(uint8_t sensor_id, struct bhy2_sensor_info *info, struct bhy2_hif_dev *hif)
{
 800b3ae:	b580      	push	{r7, lr}
 800b3b0:	b090      	sub	sp, #64	@ 0x40
 800b3b2:	af02      	add	r7, sp, #8
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	60b9      	str	r1, [r7, #8]
 800b3b8:	607a      	str	r2, [r7, #4]
 800b3ba:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t length;
    uint8_t bytes[28];

    if (info != NULL)
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	f000 80da 	beq.w	800b578 <bhy2_hif_get_sensor_info+0x1ca>
    {
        /* Checking for a valid sensor ID */
        if (sensor_id > BHY2_SPECIAL_SENSOR_ID_OFFSET)
 800b3c4:	7bfb      	ldrb	r3, [r7, #15]
 800b3c6:	2bf5      	cmp	r3, #245	@ 0xf5
 800b3c8:	d903      	bls.n	800b3d2 <bhy2_hif_get_sensor_info+0x24>
        {
            rslt = BHY2_E_INVALID_PARAM;
 800b3ca:	23fe      	movs	r3, #254	@ 0xfe
 800b3cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b3d0:	e0d5      	b.n	800b57e <bhy2_hif_get_sensor_info+0x1d0>
        }
        else
        {
            rslt = bhy2_hif_get_parameter((uint16_t)(BHY2_PARAM_SENSOR_INFO_0 + sensor_id), bytes, 28, &length, hif);
 800b3d2:	7bfb      	ldrb	r3, [r7, #15]
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800b3da:	b298      	uxth	r0, r3
 800b3dc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800b3e0:	f107 0114 	add.w	r1, r7, #20
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	9300      	str	r3, [sp, #0]
 800b3e8:	4613      	mov	r3, r2
 800b3ea:	221c      	movs	r2, #28
 800b3ec:	f7ff fd6b 	bl	800aec6 <bhy2_hif_get_parameter>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (rslt == BHY2_OK)
 800b3f6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	f040 80bf 	bne.w	800b57e <bhy2_hif_get_sensor_info+0x1d0>
            {
                if (length != 28)
 800b400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b402:	2b1c      	cmp	r3, #28
 800b404:	d003      	beq.n	800b40e <bhy2_hif_get_sensor_info+0x60>
                {
                    rslt = BHY2_E_INVALID_PARAM;
 800b406:	23fe      	movs	r3, #254	@ 0xfe
 800b408:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b40c:	e0b7      	b.n	800b57e <bhy2_hif_get_sensor_info+0x1d0>
                }
                else
                {
                    info->sensor_type = bytes[0];
 800b40e:	7d3a      	ldrb	r2, [r7, #20]
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	701a      	strb	r2, [r3, #0]
                    info->driver_id = bytes[1];
 800b414:	7d7a      	ldrb	r2, [r7, #21]
 800b416:	68bb      	ldr	r3, [r7, #8]
 800b418:	705a      	strb	r2, [r3, #1]
                    info->driver_version = bytes[2];
 800b41a:	7dba      	ldrb	r2, [r7, #22]
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	709a      	strb	r2, [r3, #2]
                    info->power = bytes[3];
 800b420:	7dfa      	ldrb	r2, [r7, #23]
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	70da      	strb	r2, [r3, #3]
                    info->max_range.bytes[0] = bytes[4];
 800b426:	7e3a      	ldrb	r2, [r7, #24]
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	711a      	strb	r2, [r3, #4]
                    info->max_range.bytes[1] = bytes[5];
 800b42c:	7e7a      	ldrb	r2, [r7, #25]
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	715a      	strb	r2, [r3, #5]
                    info->resolution.bytes[0] = bytes[6];
 800b432:	7eba      	ldrb	r2, [r7, #26]
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	719a      	strb	r2, [r3, #6]
                    info->resolution.bytes[1] = bytes[7];
 800b438:	7efa      	ldrb	r2, [r7, #27]
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	71da      	strb	r2, [r3, #7]
                    info->max_rate.bytes[0] = bytes[8];
 800b43e:	7f3a      	ldrb	r2, [r7, #28]
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	721a      	strb	r2, [r3, #8]
                    info->max_rate.bytes[1] = bytes[9];
 800b444:	7f7a      	ldrb	r2, [r7, #29]
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	725a      	strb	r2, [r3, #9]
                    info->max_rate.bytes[2] = bytes[10];
 800b44a:	7fba      	ldrb	r2, [r7, #30]
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	729a      	strb	r2, [r3, #10]
                    info->max_rate.bytes[3] = bytes[11];
 800b450:	7ffa      	ldrb	r2, [r7, #31]
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	72da      	strb	r2, [r3, #11]
                    info->fifo_reserved.bytes[0] = bytes[12];
 800b456:	f897 2020 	ldrb.w	r2, [r7, #32]
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	731a      	strb	r2, [r3, #12]
                    info->fifo_reserved.bytes[1] = bytes[13];
 800b45e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	735a      	strb	r2, [r3, #13]
                    info->fifo_reserved.bytes[2] = bytes[14];
 800b466:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	739a      	strb	r2, [r3, #14]
                    info->fifo_reserved.bytes[3] = bytes[15];
 800b46e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	73da      	strb	r2, [r3, #15]
                    info->fifo_max.bytes[0] = bytes[16];
 800b476:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	741a      	strb	r2, [r3, #16]
                    info->fifo_max.bytes[1] = bytes[17];
 800b47e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	745a      	strb	r2, [r3, #17]
                    info->fifo_max.bytes[2] = bytes[18];
 800b486:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	749a      	strb	r2, [r3, #18]
                    info->fifo_max.bytes[3] = bytes[19];
 800b48e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	74da      	strb	r2, [r3, #19]
                    info->event_size = bytes[20];
 800b496:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	751a      	strb	r2, [r3, #20]
                    info->min_rate.bytes[0] = bytes[21];
 800b49e:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	761a      	strb	r2, [r3, #24]
                    info->min_rate.bytes[1] = bytes[22];
 800b4a6:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	765a      	strb	r2, [r3, #25]
                    info->min_rate.bytes[2] = bytes[23];
 800b4ae:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	769a      	strb	r2, [r3, #26]
                    info->min_rate.bytes[3] = bytes[24];
 800b4b6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	76da      	strb	r2, [r3, #27]
                    info->max_range.u16_val = BHY2_LE2U16(info->max_range.bytes);
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	791b      	ldrb	r3, [r3, #4]
 800b4c2:	b21a      	sxth	r2, r3
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	795b      	ldrb	r3, [r3, #5]
 800b4c8:	021b      	lsls	r3, r3, #8
 800b4ca:	b21b      	sxth	r3, r3
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	b21b      	sxth	r3, r3
 800b4d0:	b29a      	uxth	r2, r3
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	809a      	strh	r2, [r3, #4]
                    info->resolution.u16_val = BHY2_LE2U16(info->resolution.bytes);
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	799b      	ldrb	r3, [r3, #6]
 800b4da:	b21a      	sxth	r2, r3
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	79db      	ldrb	r3, [r3, #7]
 800b4e0:	021b      	lsls	r3, r3, #8
 800b4e2:	b21b      	sxth	r3, r3
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	b21b      	sxth	r3, r3
 800b4e8:	b29a      	uxth	r2, r3
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	80da      	strh	r2, [r3, #6]
                    info->max_rate.u32_val = BHY2_LE2U32(info->max_rate.bytes);
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	7a1b      	ldrb	r3, [r3, #8]
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	7a5b      	ldrb	r3, [r3, #9]
 800b4f8:	021b      	lsls	r3, r3, #8
 800b4fa:	431a      	orrs	r2, r3
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	7a9b      	ldrb	r3, [r3, #10]
 800b500:	041b      	lsls	r3, r3, #16
 800b502:	431a      	orrs	r2, r3
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	7adb      	ldrb	r3, [r3, #11]
 800b508:	061b      	lsls	r3, r3, #24
 800b50a:	431a      	orrs	r2, r3
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	609a      	str	r2, [r3, #8]
                    info->fifo_reserved.u32_val = BHY2_LE2U32(info->fifo_reserved.bytes);
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	7b1b      	ldrb	r3, [r3, #12]
 800b514:	461a      	mov	r2, r3
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	7b5b      	ldrb	r3, [r3, #13]
 800b51a:	021b      	lsls	r3, r3, #8
 800b51c:	431a      	orrs	r2, r3
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	7b9b      	ldrb	r3, [r3, #14]
 800b522:	041b      	lsls	r3, r3, #16
 800b524:	431a      	orrs	r2, r3
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	7bdb      	ldrb	r3, [r3, #15]
 800b52a:	061b      	lsls	r3, r3, #24
 800b52c:	431a      	orrs	r2, r3
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	60da      	str	r2, [r3, #12]
                    info->fifo_max.u32_val = BHY2_LE2U32(info->fifo_max.bytes);
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	7c1b      	ldrb	r3, [r3, #16]
 800b536:	461a      	mov	r2, r3
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	7c5b      	ldrb	r3, [r3, #17]
 800b53c:	021b      	lsls	r3, r3, #8
 800b53e:	431a      	orrs	r2, r3
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	7c9b      	ldrb	r3, [r3, #18]
 800b544:	041b      	lsls	r3, r3, #16
 800b546:	431a      	orrs	r2, r3
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	7cdb      	ldrb	r3, [r3, #19]
 800b54c:	061b      	lsls	r3, r3, #24
 800b54e:	431a      	orrs	r2, r3
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	611a      	str	r2, [r3, #16]
                    info->min_rate.u32_val = BHY2_LE2U32(info->min_rate.bytes);
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	7e1b      	ldrb	r3, [r3, #24]
 800b558:	461a      	mov	r2, r3
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	7e5b      	ldrb	r3, [r3, #25]
 800b55e:	021b      	lsls	r3, r3, #8
 800b560:	431a      	orrs	r2, r3
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	7e9b      	ldrb	r3, [r3, #26]
 800b566:	041b      	lsls	r3, r3, #16
 800b568:	431a      	orrs	r2, r3
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	7edb      	ldrb	r3, [r3, #27]
 800b56e:	061b      	lsls	r3, r3, #24
 800b570:	431a      	orrs	r2, r3
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	619a      	str	r2, [r3, #24]
 800b576:	e002      	b.n	800b57e <bhy2_hif_get_sensor_info+0x1d0>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800b578:	23ff      	movs	r3, #255	@ 0xff
 800b57a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    return rslt;
 800b57e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800b582:	4618      	mov	r0, r3
 800b584:	3738      	adds	r7, #56	@ 0x38
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <bhy2_hif_get_phys_sensor_info>:

int8_t bhy2_hif_get_phys_sensor_info(uint8_t sensor_id, struct bhy2_phys_sensor_info *info, struct bhy2_hif_dev *hif)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b08e      	sub	sp, #56	@ 0x38
 800b58e:	af02      	add	r7, sp, #8
 800b590:	4603      	mov	r3, r0
 800b592:	60b9      	str	r1, [r7, #8]
 800b594:	607a      	str	r2, [r7, #4]
 800b596:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t length;
    uint8_t bytes[20];

    if (info != NULL)
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d07a      	beq.n	800b694 <bhy2_hif_get_phys_sensor_info+0x10a>
    {
        rslt = bhy2_hif_get_parameter((uint16_t)(BHY2_PARAM_PHYSICAL_SENSOR_BASE + sensor_id), bytes, 20, &length, hif);
 800b59e:	7bfb      	ldrb	r3, [r7, #15]
 800b5a0:	b29b      	uxth	r3, r3
 800b5a2:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800b5a6:	b298      	uxth	r0, r3
 800b5a8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800b5ac:	f107 0114 	add.w	r1, r7, #20
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	9300      	str	r3, [sp, #0]
 800b5b4:	4613      	mov	r3, r2
 800b5b6:	2214      	movs	r2, #20
 800b5b8:	f7ff fc85 	bl	800aec6 <bhy2_hif_get_parameter>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rslt == BHY2_OK)
 800b5c2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d167      	bne.n	800b69a <bhy2_hif_get_phys_sensor_info+0x110>
        {
            if (length != 20)
 800b5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5cc:	2b14      	cmp	r3, #20
 800b5ce:	d003      	beq.n	800b5d8 <bhy2_hif_get_phys_sensor_info+0x4e>
            {
                rslt = BHY2_E_INVALID_PARAM;
 800b5d0:	23fe      	movs	r3, #254	@ 0xfe
 800b5d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b5d6:	e060      	b.n	800b69a <bhy2_hif_get_phys_sensor_info+0x110>
            }
            else
            {
                info->sensor_type = bytes[0];
 800b5d8:	7d3a      	ldrb	r2, [r7, #20]
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	701a      	strb	r2, [r3, #0]
                info->driver_id = bytes[1];
 800b5de:	7d7a      	ldrb	r2, [r7, #21]
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	705a      	strb	r2, [r3, #1]
                info->driver_version = bytes[2];
 800b5e4:	7dba      	ldrb	r2, [r7, #22]
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	709a      	strb	r2, [r3, #2]
                info->power_current = bytes[3];
 800b5ea:	7dfa      	ldrb	r2, [r7, #23]
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	70da      	strb	r2, [r3, #3]
                info->curr_range.bytes[0] = bytes[4];
 800b5f0:	7e3a      	ldrb	r2, [r7, #24]
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	711a      	strb	r2, [r3, #4]
                info->curr_range.bytes[1] = bytes[5];
 800b5f6:	7e7a      	ldrb	r2, [r7, #25]
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	715a      	strb	r2, [r3, #5]
                info->flags = bytes[6];
 800b5fc:	7eba      	ldrb	r2, [r7, #26]
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	719a      	strb	r2, [r3, #6]
                info->slave_address = bytes[7];
 800b602:	7efa      	ldrb	r2, [r7, #27]
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	71da      	strb	r2, [r3, #7]
                info->gpio_assignment = bytes[8];
 800b608:	7f3a      	ldrb	r2, [r7, #28]
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	721a      	strb	r2, [r3, #8]
                info->curr_rate.bytes[0] = bytes[9];
 800b60e:	7f7a      	ldrb	r2, [r7, #29]
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	731a      	strb	r2, [r3, #12]
                info->curr_rate.bytes[1] = bytes[10];
 800b614:	7fba      	ldrb	r2, [r7, #30]
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	735a      	strb	r2, [r3, #13]
                info->curr_rate.bytes[2] = bytes[11];
 800b61a:	7ffa      	ldrb	r2, [r7, #31]
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	739a      	strb	r2, [r3, #14]
                info->curr_rate.bytes[3] = bytes[12];
 800b620:	f897 2020 	ldrb.w	r2, [r7, #32]
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	73da      	strb	r2, [r3, #15]
                info->num_axis = bytes[13];
 800b628:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	741a      	strb	r2, [r3, #16]
                info->orientation_matrix[0] = bytes[14];
 800b630:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	745a      	strb	r2, [r3, #17]
                info->orientation_matrix[1] = bytes[15];
 800b638:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	749a      	strb	r2, [r3, #18]
                info->orientation_matrix[2] = bytes[16];
 800b640:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	74da      	strb	r2, [r3, #19]
                info->orientation_matrix[3] = bytes[17];
 800b648:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	751a      	strb	r2, [r3, #20]
                info->orientation_matrix[4] = bytes[18];
 800b650:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	755a      	strb	r2, [r3, #21]

                info->curr_range.u16_val = BHY2_LE2U16(info->curr_range.bytes);
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	791b      	ldrb	r3, [r3, #4]
 800b65c:	b21a      	sxth	r2, r3
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	795b      	ldrb	r3, [r3, #5]
 800b662:	021b      	lsls	r3, r3, #8
 800b664:	b21b      	sxth	r3, r3
 800b666:	4313      	orrs	r3, r2
 800b668:	b21b      	sxth	r3, r3
 800b66a:	b29a      	uxth	r2, r3
 800b66c:	68bb      	ldr	r3, [r7, #8]
 800b66e:	809a      	strh	r2, [r3, #4]
                info->curr_rate.u32_val = BHY2_LE2U32(info->curr_rate.bytes);
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	7b1b      	ldrb	r3, [r3, #12]
 800b674:	461a      	mov	r2, r3
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	7b5b      	ldrb	r3, [r3, #13]
 800b67a:	021b      	lsls	r3, r3, #8
 800b67c:	431a      	orrs	r2, r3
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	7b9b      	ldrb	r3, [r3, #14]
 800b682:	041b      	lsls	r3, r3, #16
 800b684:	431a      	orrs	r2, r3
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	7bdb      	ldrb	r3, [r3, #15]
 800b68a:	061b      	lsls	r3, r3, #24
 800b68c:	431a      	orrs	r2, r3
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	60da      	str	r2, [r3, #12]
 800b692:	e002      	b.n	800b69a <bhy2_hif_get_phys_sensor_info+0x110>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800b694:	23ff      	movs	r3, #255	@ 0xff
 800b696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 800b69a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	3730      	adds	r7, #48	@ 0x30
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}

0800b6a6 <bhy2_parse_quaternion>:
{
    *altitude = (float)(data[0] | ((uint32_t)data[1] << 8) | ((uint32_t)data[2] << 16) | ((uint32_t)data[3] << 24));
}

void bhy2_parse_quaternion(const uint8_t *data, struct bhy2_data_quaternion *quaternion)
{
 800b6a6:	b480      	push	{r7}
 800b6a8:	b083      	sub	sp, #12
 800b6aa:	af00      	add	r7, sp, #0
 800b6ac:	6078      	str	r0, [r7, #4]
 800b6ae:	6039      	str	r1, [r7, #0]
    quaternion->x = BHY2_LE2S16(data);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	781b      	ldrb	r3, [r3, #0]
 800b6b4:	b21a      	sxth	r2, r3
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	781b      	ldrb	r3, [r3, #0]
 800b6bc:	021b      	lsls	r3, r3, #8
 800b6be:	b21b      	sxth	r3, r3
 800b6c0:	4313      	orrs	r3, r2
 800b6c2:	b21a      	sxth	r2, r3
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	801a      	strh	r2, [r3, #0]
    quaternion->y = BHY2_LE2S16(data + 2);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	3302      	adds	r3, #2
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	b21a      	sxth	r2, r3
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	3303      	adds	r3, #3
 800b6d4:	781b      	ldrb	r3, [r3, #0]
 800b6d6:	021b      	lsls	r3, r3, #8
 800b6d8:	b21b      	sxth	r3, r3
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	b21a      	sxth	r2, r3
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	805a      	strh	r2, [r3, #2]
    quaternion->z = BHY2_LE2S16(data + 4);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	3304      	adds	r3, #4
 800b6e6:	781b      	ldrb	r3, [r3, #0]
 800b6e8:	b21a      	sxth	r2, r3
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	3305      	adds	r3, #5
 800b6ee:	781b      	ldrb	r3, [r3, #0]
 800b6f0:	021b      	lsls	r3, r3, #8
 800b6f2:	b21b      	sxth	r3, r3
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	b21a      	sxth	r2, r3
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	809a      	strh	r2, [r3, #4]
    quaternion->w = BHY2_LE2S16(data + 6);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	3306      	adds	r3, #6
 800b700:	781b      	ldrb	r3, [r3, #0]
 800b702:	b21a      	sxth	r2, r3
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	3307      	adds	r3, #7
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	021b      	lsls	r3, r3, #8
 800b70c:	b21b      	sxth	r3, r3
 800b70e:	4313      	orrs	r3, r2
 800b710:	b21a      	sxth	r2, r3
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	80da      	strh	r2, [r3, #6]
    quaternion->accuracy = BHY2_LE2U16(data + 8);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	3308      	adds	r3, #8
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	b21a      	sxth	r2, r3
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	3309      	adds	r3, #9
 800b722:	781b      	ldrb	r3, [r3, #0]
 800b724:	021b      	lsls	r3, r3, #8
 800b726:	b21b      	sxth	r3, r3
 800b728:	4313      	orrs	r3, r2
 800b72a:	b21b      	sxth	r3, r3
 800b72c:	b29a      	uxth	r2, r3
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	811a      	strh	r2, [r3, #8]
}
 800b732:	bf00      	nop
 800b734:	370c      	adds	r7, #12
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr

0800b73e <bhy2_parse_xyz>:

void bhy2_parse_xyz(const uint8_t *data, struct bhy2_data_xyz *vector)
{
 800b73e:	b480      	push	{r7}
 800b740:	b083      	sub	sp, #12
 800b742:	af00      	add	r7, sp, #0
 800b744:	6078      	str	r0, [r7, #4]
 800b746:	6039      	str	r1, [r7, #0]
    vector->x = BHY2_LE2S16(data);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	b21a      	sxth	r2, r3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	3301      	adds	r3, #1
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	021b      	lsls	r3, r3, #8
 800b756:	b21b      	sxth	r3, r3
 800b758:	4313      	orrs	r3, r2
 800b75a:	b21a      	sxth	r2, r3
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	801a      	strh	r2, [r3, #0]
    vector->y = BHY2_LE2S16(data + 2);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	3302      	adds	r3, #2
 800b764:	781b      	ldrb	r3, [r3, #0]
 800b766:	b21a      	sxth	r2, r3
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	3303      	adds	r3, #3
 800b76c:	781b      	ldrb	r3, [r3, #0]
 800b76e:	021b      	lsls	r3, r3, #8
 800b770:	b21b      	sxth	r3, r3
 800b772:	4313      	orrs	r3, r2
 800b774:	b21a      	sxth	r2, r3
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	805a      	strh	r2, [r3, #2]
    vector->z = BHY2_LE2S16(data + 4);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	3304      	adds	r3, #4
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	b21a      	sxth	r2, r3
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	3305      	adds	r3, #5
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	021b      	lsls	r3, r3, #8
 800b78a:	b21b      	sxth	r3, r3
 800b78c:	4313      	orrs	r3, r2
 800b78e:	b21a      	sxth	r2, r3
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	809a      	strh	r2, [r3, #4]
}
 800b794:	bf00      	nop
 800b796:	370c      	adds	r7, #12
 800b798:	46bd      	mov	sp, r7
 800b79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79e:	4770      	bx	lr

0800b7a0 <_prep_out_transaction>:
// INTERNAL OBJECT & FUNCTION DECLARATION
//--------------------------------------------------------------------+
CFG_TUSB_MEM_SECTION tu_static cdcd_interface_t _cdcd_itf[CFG_TUD_CDC];

static bool _prep_out_transaction (cdcd_interface_t* p_cdc)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b084      	sub	sp, #16
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  uint8_t const rhport = 0;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	73fb      	strb	r3, [r7, #15]
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	3310      	adds	r3, #16
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f001 fa03 	bl	800cbbc <tu_fifo_remaining>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	81bb      	strh	r3, [r7, #12]

  // Prepare for incoming data but only allow what we can store in the ring buffer.
  // TODO Actually we can still carry out the transfer, keeping count of received bytes
  // and slowly move it to the FIFO when read().
  // This pre-check reduces endpoint claiming
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800b7ba:	89bb      	ldrh	r3, [r7, #12]
 800b7bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7c0:	d201      	bcs.n	800b7c6 <_prep_out_transaction+0x26>
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	e02d      	b.n	800b822 <_prep_out_transaction+0x82>

  // claim endpoint
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	78da      	ldrb	r2, [r3, #3]
 800b7ca:	7bfb      	ldrb	r3, [r7, #15]
 800b7cc:	4611      	mov	r1, r2
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f002 fd78 	bl	800e2c4 <usbd_edpt_claim>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	f083 0301 	eor.w	r3, r3, #1
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d001      	beq.n	800b7e4 <_prep_out_transaction+0x44>
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	e01e      	b.n	800b822 <_prep_out_transaction+0x82>

  // fifo can be changed before endpoint is claimed
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	3310      	adds	r3, #16
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f001 f9e7 	bl	800cbbc <tu_fifo_remaining>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	81bb      	strh	r3, [r7, #12]

  if ( available >= sizeof(p_cdc->epout_buf) )
 800b7f2:	89bb      	ldrh	r3, [r7, #12]
 800b7f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7f8:	d30b      	bcc.n	800b812 <_prep_out_transaction+0x72>
  {
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	78d9      	ldrb	r1, [r3, #3]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f503 6285 	add.w	r2, r3, #1064	@ 0x428
 800b804:	7bf8      	ldrb	r0, [r7, #15]
 800b806:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b80a:	f002 fdaf 	bl	800e36c <usbd_edpt_xfer>
 800b80e:	4603      	mov	r3, r0
 800b810:	e007      	b.n	800b822 <_prep_out_transaction+0x82>
  }else
  {
    // Release endpoint since we don't make any transfer
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	78da      	ldrb	r2, [r3, #3]
 800b816:	7bfb      	ldrb	r3, [r7, #15]
 800b818:	4611      	mov	r1, r2
 800b81a:	4618      	mov	r0, r3
 800b81c:	f002 fd7c 	bl	800e318 <usbd_edpt_release>

    return false;
 800b820:	2300      	movs	r3, #0
  }
}
 800b822:	4618      	mov	r0, r3
 800b824:	3710      	adds	r7, #16
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
	...

0800b82c <tud_cdc_n_write>:

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, void const* buffer, uint32_t bufsize)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b086      	sub	sp, #24
 800b830:	af00      	add	r7, sp, #0
 800b832:	4603      	mov	r3, r0
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	607a      	str	r2, [r7, #4]
 800b838:	73fb      	strb	r3, [r7, #15]
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
 800b83a:	7bfb      	ldrb	r3, [r7, #15]
 800b83c:	f640 0228 	movw	r2, #2088	@ 0x828
 800b840:	fb02 f303 	mul.w	r3, r2, r3
 800b844:	4a0e      	ldr	r2, [pc, #56]	@ (800b880 <tud_cdc_n_write+0x54>)
 800b846:	4413      	add	r3, r2
 800b848:	617b      	str	r3, [r7, #20]
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	331c      	adds	r3, #28
 800b84e:	687a      	ldr	r2, [r7, #4]
 800b850:	b292      	uxth	r2, r2
 800b852:	68b9      	ldr	r1, [r7, #8]
 800b854:	4618      	mov	r0, r3
 800b856:	f001 fa74 	bl	800cd42 <tu_fifo_write_n>
 800b85a:	4603      	mov	r3, r0
 800b85c:	827b      	strh	r3, [r7, #18]

  // flush if queue more than packet size
  // may need to suppress -Wunreachable-code since most of the time CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	331c      	adds	r3, #28
 800b862:	4618      	mov	r0, r3
 800b864:	f001 f935 	bl	800cad2 <tu_fifo_count>
 800b868:	4603      	mov	r3, r0
 800b86a:	2b3f      	cmp	r3, #63	@ 0x3f
 800b86c:	d903      	bls.n	800b876 <tud_cdc_n_write+0x4a>
  {
    tud_cdc_n_write_flush(itf);
 800b86e:	7bfb      	ldrb	r3, [r7, #15]
 800b870:	4618      	mov	r0, r3
 800b872:	f000 f807 	bl	800b884 <tud_cdc_n_write_flush>
  }

  return ret;
 800b876:	8a7b      	ldrh	r3, [r7, #18]
}
 800b878:	4618      	mov	r0, r3
 800b87a:	3718      	adds	r7, #24
 800b87c:	46bd      	mov	sp, r7
 800b87e:	bd80      	pop	{r7, pc}
 800b880:	200047dc 	.word	0x200047dc

0800b884 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush (uint8_t itf)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b086      	sub	sp, #24
 800b888:	af00      	add	r7, sp, #0
 800b88a:	4603      	mov	r3, r0
 800b88c:	71fb      	strb	r3, [r7, #7]
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
 800b88e:	79fb      	ldrb	r3, [r7, #7]
 800b890:	f640 0228 	movw	r2, #2088	@ 0x828
 800b894:	fb02 f303 	mul.w	r3, r2, r3
 800b898:	4a3a      	ldr	r2, [pc, #232]	@ (800b984 <tud_cdc_n_write_flush+0x100>)
 800b89a:	4413      	add	r3, r2
 800b89c:	617b      	str	r3, [r7, #20]

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void)
{
  return tud_mounted() && !tud_suspended();
 800b89e:	f001 facf 	bl	800ce40 <tud_mounted>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d009      	beq.n	800b8bc <tud_cdc_n_write_flush+0x38>
 800b8a8:	f001 fadc 	bl	800ce64 <tud_suspended>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	f083 0301 	eor.w	r3, r3, #1
 800b8b2:	b2db      	uxtb	r3, r3
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d001      	beq.n	800b8bc <tud_cdc_n_write_flush+0x38>
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	e000      	b.n	800b8be <tud_cdc_n_write_flush+0x3a>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	f003 0301 	and.w	r3, r3, #1
 800b8c2:	b2db      	uxtb	r3, r3

  // Skip if usb is not ready yet
  TU_VERIFY( tud_ready(), 0 );
 800b8c4:	f083 0301 	eor.w	r3, r3, #1
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d001      	beq.n	800b8d2 <tud_cdc_n_write_flush+0x4e>
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	e053      	b.n	800b97a <tud_cdc_n_write_flush+0xf6>

  // No data to send
  if ( !tu_fifo_count(&p_cdc->tx_ff) ) return 0;
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	331c      	adds	r3, #28
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f001 f8fb 	bl	800cad2 <tu_fifo_count>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d101      	bne.n	800b8e6 <tud_cdc_n_write_flush+0x62>
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	e049      	b.n	800b97a <tud_cdc_n_write_flush+0xf6>

  uint8_t const rhport = 0;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	74fb      	strb	r3, [r7, #19]

  // Claim the endpoint
  TU_VERIFY( usbd_edpt_claim(rhport, p_cdc->ep_in), 0 );
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	789a      	ldrb	r2, [r3, #2]
 800b8ee:	7cfb      	ldrb	r3, [r7, #19]
 800b8f0:	4611      	mov	r1, r2
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f002 fce6 	bl	800e2c4 <usbd_edpt_claim>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	f083 0301 	eor.w	r3, r3, #1
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	2b00      	cmp	r3, #0
 800b902:	d001      	beq.n	800b908 <tud_cdc_n_write_flush+0x84>
 800b904:	2300      	movs	r3, #0
 800b906:	e038      	b.n	800b97a <tud_cdc_n_write_flush+0xf6>

  // Pull data from FIFO
  uint16_t const count = tu_fifo_read_n(&p_cdc->tx_ff, p_cdc->epin_buf, sizeof(p_cdc->epin_buf));
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	f103 001c 	add.w	r0, r3, #28
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	f503 63c5 	add.w	r3, r3, #1576	@ 0x628
 800b914:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b918:	4619      	mov	r1, r3
 800b91a:	f001 f9ab 	bl	800cc74 <tu_fifo_read_n>
 800b91e:	4603      	mov	r3, r0
 800b920:	823b      	strh	r3, [r7, #16]

  if ( count )
 800b922:	8a3b      	ldrh	r3, [r7, #16]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d020      	beq.n	800b96a <tud_cdc_n_write_flush+0xe6>
  {
    TU_ASSERT( usbd_edpt_xfer(rhport, p_cdc->ep_in, p_cdc->epin_buf, count), 0 );
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	7899      	ldrb	r1, [r3, #2]
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	f503 62c5 	add.w	r2, r3, #1576	@ 0x628
 800b932:	8a3b      	ldrh	r3, [r7, #16]
 800b934:	7cf8      	ldrb	r0, [r7, #19]
 800b936:	f002 fd19 	bl	800e36c <usbd_edpt_xfer>
 800b93a:	4603      	mov	r3, r0
 800b93c:	f083 0301 	eor.w	r3, r3, #1
 800b940:	b2db      	uxtb	r3, r3
 800b942:	2b00      	cmp	r3, #0
 800b944:	d00f      	beq.n	800b966 <tud_cdc_n_write_flush+0xe2>
 800b946:	22c9      	movs	r2, #201	@ 0xc9
 800b948:	490f      	ldr	r1, [pc, #60]	@ (800b988 <tud_cdc_n_write_flush+0x104>)
 800b94a:	4810      	ldr	r0, [pc, #64]	@ (800b98c <tud_cdc_n_write_flush+0x108>)
 800b94c:	f005 fbde 	bl	801110c <iprintf>
 800b950:	4b0f      	ldr	r3, [pc, #60]	@ (800b990 <tud_cdc_n_write_flush+0x10c>)
 800b952:	60fb      	str	r3, [r7, #12]
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f003 0301 	and.w	r3, r3, #1
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d000      	beq.n	800b962 <tud_cdc_n_write_flush+0xde>
 800b960:	be00      	bkpt	0x0000
 800b962:	2300      	movs	r3, #0
 800b964:	e009      	b.n	800b97a <tud_cdc_n_write_flush+0xf6>
    return count;
 800b966:	8a3b      	ldrh	r3, [r7, #16]
 800b968:	e007      	b.n	800b97a <tud_cdc_n_write_flush+0xf6>
  }else
  {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    usbd_edpt_release(rhport, p_cdc->ep_in);
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	789a      	ldrb	r2, [r3, #2]
 800b96e:	7cfb      	ldrb	r3, [r7, #19]
 800b970:	4611      	mov	r1, r2
 800b972:	4618      	mov	r0, r3
 800b974:	f002 fcd0 	bl	800e318 <usbd_edpt_release>
    return 0;
 800b978:	2300      	movs	r3, #0
  }
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3718      	adds	r7, #24
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	200047dc 	.word	0x200047dc
 800b988:	080356f8 	.word	0x080356f8
 800b98c:	080132ec 	.word	0x080132ec
 800b990:	e000edf0 	.word	0xe000edf0

0800b994 <cdcd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b084      	sub	sp, #16
 800b998:	af02      	add	r7, sp, #8
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800b99a:	f640 0228 	movw	r2, #2088	@ 0x828
 800b99e:	2100      	movs	r1, #0
 800b9a0:	4825      	ldr	r0, [pc, #148]	@ (800ba38 <cdcd_init+0xa4>)
 800b9a2:	f005 fc9d 	bl	80112e0 <memset>

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	71fb      	strb	r3, [r7, #7]
 800b9aa:	e03d      	b.n	800ba28 <cdcd_init+0x94>
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800b9ac:	79fb      	ldrb	r3, [r7, #7]
 800b9ae:	f640 0228 	movw	r2, #2088	@ 0x828
 800b9b2:	fb02 f303 	mul.w	r3, r2, r3
 800b9b6:	4a20      	ldr	r2, [pc, #128]	@ (800ba38 <cdcd_init+0xa4>)
 800b9b8:	4413      	add	r3, r2
 800b9ba:	603b      	str	r3, [r7, #0]

    p_cdc->wanted_char = (char) -1;
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	22ff      	movs	r2, #255	@ 0xff
 800b9c0:	715a      	strb	r2, [r3, #5]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate  = 115200;
 800b9c2:	683a      	ldr	r2, [r7, #0]
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9ce:	f443 4342 	orr.w	r3, r3, #49664	@ 0xc200
 800b9d2:	80d3      	strh	r3, [r2, #6]
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	f043 0301 	orr.w	r3, r3, #1
 800b9da:	8113      	strh	r3, [r2, #8]
    p_cdc->line_coding.stop_bits = 0;
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	729a      	strb	r2, [r3, #10]
    p_cdc->line_coding.parity    = 0;
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	72da      	strb	r2, [r3, #11]
    p_cdc->line_coding.data_bits = 8;
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	2208      	movs	r2, #8
 800b9ec:	731a      	strb	r2, [r3, #12]

    // Config RX fifo
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	f103 0010 	add.w	r0, r3, #16
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	9300      	str	r3, [sp, #0]
 800b9fe:	2301      	movs	r3, #1
 800ba00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ba04:	f000 fbd3 	bl	800c1ae <tu_fifo_config>

    // Config TX fifo as overwritable at initialization and will be changed to non-overwritable
    // if terminal supports DTR bit. Without DTR we do not know if data is actually polled by terminal.
    // In this way, the most current data is prioritized.
    tu_fifo_config(&p_cdc->tx_ff, p_cdc->tx_ff_buf, TU_ARRAY_SIZE(p_cdc->tx_ff_buf), 1, true);
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	f103 001c 	add.w	r0, r3, #28
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	f503 710a 	add.w	r1, r3, #552	@ 0x228
 800ba14:	2301      	movs	r3, #1
 800ba16:	9300      	str	r3, [sp, #0]
 800ba18:	2301      	movs	r3, #1
 800ba1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ba1e:	f000 fbc6 	bl	800c1ae <tu_fifo_config>
  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800ba22:	79fb      	ldrb	r3, [r7, #7]
 800ba24:	3301      	adds	r3, #1
 800ba26:	71fb      	strb	r3, [r7, #7]
 800ba28:	79fb      	ldrb	r3, [r7, #7]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d0be      	beq.n	800b9ac <cdcd_init+0x18>

    tu_fifo_config_mutex(&p_cdc->rx_ff, NULL, osal_mutex_create(&p_cdc->rx_ff_mutex));
    tu_fifo_config_mutex(&p_cdc->tx_ff, osal_mutex_create(&p_cdc->tx_ff_mutex), NULL);
  }
}
 800ba2e:	bf00      	nop
 800ba30:	bf00      	nop
 800ba32:	3708      	adds	r7, #8
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	200047dc 	.word	0x200047dc

0800ba3c <cdcd_reset>:

void cdcd_reset(uint8_t rhport)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b084      	sub	sp, #16
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	4603      	mov	r3, r0
 800ba44:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800ba46:	2300      	movs	r3, #0
 800ba48:	73fb      	strb	r3, [r7, #15]
 800ba4a:	e01f      	b.n	800ba8c <cdcd_reset+0x50>
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800ba4c:	7bfb      	ldrb	r3, [r7, #15]
 800ba4e:	f640 0228 	movw	r2, #2088	@ 0x828
 800ba52:	fb02 f303 	mul.w	r3, r2, r3
 800ba56:	4a11      	ldr	r2, [pc, #68]	@ (800ba9c <cdcd_reset+0x60>)
 800ba58:	4413      	add	r3, r2
 800ba5a:	60bb      	str	r3, [r7, #8]

    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800ba5c:	2205      	movs	r2, #5
 800ba5e:	2100      	movs	r1, #0
 800ba60:	68b8      	ldr	r0, [r7, #8]
 800ba62:	f005 fc3d 	bl	80112e0 <memset>
    tu_fifo_clear(&p_cdc->rx_ff);
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	3310      	adds	r3, #16
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f001 f98d 	bl	800cd8a <tu_fifo_clear>
    tu_fifo_clear(&p_cdc->tx_ff);
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	331c      	adds	r3, #28
 800ba74:	4618      	mov	r0, r3
 800ba76:	f001 f988 	bl	800cd8a <tu_fifo_clear>
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	331c      	adds	r3, #28
 800ba7e:	2101      	movs	r1, #1
 800ba80:	4618      	mov	r0, r3
 800ba82:	f001 f993 	bl	800cdac <tu_fifo_set_overwritable>
  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800ba86:	7bfb      	ldrb	r3, [r7, #15]
 800ba88:	3301      	adds	r3, #1
 800ba8a:	73fb      	strb	r3, [r7, #15]
 800ba8c:	7bfb      	ldrb	r3, [r7, #15]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d0dc      	beq.n	800ba4c <cdcd_reset+0x10>
  }
}
 800ba92:	bf00      	nop
 800ba94:	bf00      	nop
 800ba96:	3710      	adds	r7, #16
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	200047dc 	.word	0x200047dc

0800baa0 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b09a      	sub	sp, #104	@ 0x68
 800baa4:	af02      	add	r7, sp, #8
 800baa6:	4603      	mov	r3, r0
 800baa8:	6039      	str	r1, [r7, #0]
 800baaa:	71fb      	strb	r3, [r7, #7]
 800baac:	4613      	mov	r3, r2
 800baae:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	795b      	ldrb	r3, [r3, #5]
 800bab4:	2b02      	cmp	r3, #2
 800bab6:	d103      	bne.n	800bac0 <cdcd_open+0x20>
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	799b      	ldrb	r3, [r3, #6]
 800babc:	2b02      	cmp	r3, #2
 800babe:	d001      	beq.n	800bac4 <cdcd_open+0x24>
 800bac0:	2300      	movs	r3, #0
 800bac2:	e0f3      	b.n	800bcac <cdcd_open+0x20c>
             CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass, 0);

  // Find available interface
  cdcd_interface_t * p_cdc = NULL;
 800bac4:	2300      	movs	r3, #0
 800bac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for(uint8_t cdc_id=0; cdc_id<CFG_TUD_CDC; cdc_id++)
 800bac8:	2300      	movs	r3, #0
 800baca:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800bace:	e01a      	b.n	800bb06 <cdcd_open+0x66>
  {
    if ( _cdcd_itf[cdc_id].ep_in == 0 )
 800bad0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bad4:	4a77      	ldr	r2, [pc, #476]	@ (800bcb4 <cdcd_open+0x214>)
 800bad6:	f640 0128 	movw	r1, #2088	@ 0x828
 800bada:	fb01 f303 	mul.w	r3, r1, r3
 800bade:	4413      	add	r3, r2
 800bae0:	3302      	adds	r3, #2
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d109      	bne.n	800bafc <cdcd_open+0x5c>
    {
      p_cdc = &_cdcd_itf[cdc_id];
 800bae8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800baec:	f640 0228 	movw	r2, #2088	@ 0x828
 800baf0:	fb02 f303 	mul.w	r3, r2, r3
 800baf4:	4a6f      	ldr	r2, [pc, #444]	@ (800bcb4 <cdcd_open+0x214>)
 800baf6:	4413      	add	r3, r2
 800baf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
      break;
 800bafa:	e008      	b.n	800bb0e <cdcd_open+0x6e>
  for(uint8_t cdc_id=0; cdc_id<CFG_TUD_CDC; cdc_id++)
 800bafc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bb00:	3301      	adds	r3, #1
 800bb02:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800bb06:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d0e0      	beq.n	800bad0 <cdcd_open+0x30>
    }
  }
  TU_ASSERT(p_cdc, 0);
 800bb0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d110      	bne.n	800bb36 <cdcd_open+0x96>
 800bb14:	f240 121d 	movw	r2, #285	@ 0x11d
 800bb18:	4967      	ldr	r1, [pc, #412]	@ (800bcb8 <cdcd_open+0x218>)
 800bb1a:	4868      	ldr	r0, [pc, #416]	@ (800bcbc <cdcd_open+0x21c>)
 800bb1c:	f005 faf6 	bl	801110c <iprintf>
 800bb20:	4b67      	ldr	r3, [pc, #412]	@ (800bcc0 <cdcd_open+0x220>)
 800bb22:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f003 0301 	and.w	r3, r3, #1
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d000      	beq.n	800bb32 <cdcd_open+0x92>
 800bb30:	be00      	bkpt	0x0000
 800bb32:	2300      	movs	r3, #0
 800bb34:	e0ba      	b.n	800bcac <cdcd_open+0x20c>

  //------------- Control Interface -------------//
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	789a      	ldrb	r2, [r3, #2]
 800bb3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb3c:	701a      	strb	r2, [r3, #0]

  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800bb3e:	2309      	movs	r3, #9
 800bb40:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800bb44:	683b      	ldr	r3, [r7, #0]
 800bb46:	643b      	str	r3, [r7, #64]	@ 0x40
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
 800bb48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 800bb4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb4e:	781b      	ldrb	r3, [r3, #0]
 800bb50:	461a      	mov	r2, r3
 800bb52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb54:	4413      	add	r3, r2
  uint8_t const * p_desc = tu_desc_next( itf_desc );
 800bb56:	657b      	str	r3, [r7, #84]	@ 0x54

  // Communication Functional Descriptors
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800bb58:	e013      	b.n	800bb82 <cdcd_open+0xe2>
 800bb5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb5c:	633b      	str	r3, [r7, #48]	@ 0x30
}

// get descriptor length
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_len(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800bb5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb60:	781b      	ldrb	r3, [r3, #0]
  {
    drv_len += tu_desc_len(p_desc);
 800bb62:	461a      	mov	r2, r3
 800bb64:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800bb68:	4413      	add	r3, r2
 800bb6a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800bb6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb70:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 800bb72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb74:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 800bb76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb78:	781b      	ldrb	r3, [r3, #0]
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb7e:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800bb80:	657b      	str	r3, [r7, #84]	@ 0x54
 800bb82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800bb86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb88:	3301      	adds	r3, #1
 800bb8a:	781b      	ldrb	r3, [r3, #0]
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800bb8c:	2b24      	cmp	r3, #36	@ 0x24
 800bb8e:	d104      	bne.n	800bb9a <cdcd_open+0xfa>
 800bb90:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800bb94:	88bb      	ldrh	r3, [r7, #4]
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d9df      	bls.n	800bb5a <cdcd_open+0xba>
 800bb9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bba0:	3301      	adds	r3, #1
 800bba2:	781b      	ldrb	r3, [r3, #0]
  }

  if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 800bba4:	2b05      	cmp	r3, #5
 800bba6:	d135      	bne.n	800bc14 <cdcd_open+0x174>
  {
    // notification endpoint
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800bba8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bbaa:	653b      	str	r3, [r7, #80]	@ 0x50

    TU_ASSERT( usbd_edpt_open(rhport, desc_ep), 0 );
 800bbac:	79fb      	ldrb	r3, [r7, #7]
 800bbae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f002 fb33 	bl	800e21c <usbd_edpt_open>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	f083 0301 	eor.w	r3, r3, #1
 800bbbc:	b2db      	uxtb	r3, r3
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d010      	beq.n	800bbe4 <cdcd_open+0x144>
 800bbc2:	f240 1231 	movw	r2, #305	@ 0x131
 800bbc6:	493c      	ldr	r1, [pc, #240]	@ (800bcb8 <cdcd_open+0x218>)
 800bbc8:	483c      	ldr	r0, [pc, #240]	@ (800bcbc <cdcd_open+0x21c>)
 800bbca:	f005 fa9f 	bl	801110c <iprintf>
 800bbce:	4b3c      	ldr	r3, [pc, #240]	@ (800bcc0 <cdcd_open+0x220>)
 800bbd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bbd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f003 0301 	and.w	r3, r3, #1
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d000      	beq.n	800bbe0 <cdcd_open+0x140>
 800bbde:	be00      	bkpt	0x0000
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	e063      	b.n	800bcac <cdcd_open+0x20c>
    p_cdc->ep_notif = desc_ep->bEndpointAddress;
 800bbe4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbe6:	789a      	ldrb	r2, [r3, #2]
 800bbe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbea:	705a      	strb	r2, [r3, #1]
 800bbec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bbee:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800bbf0:	69fb      	ldr	r3, [r7, #28]
 800bbf2:	781b      	ldrb	r3, [r3, #0]

    drv_len += tu_desc_len(p_desc);
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800bbfa:	4413      	add	r3, r2
 800bbfc:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800bc00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc02:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t const* desc8 = (uint8_t const*) desc;
 800bc04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc06:	623b      	str	r3, [r7, #32]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800bc08:	6a3b      	ldr	r3, [r7, #32]
 800bc0a:	781b      	ldrb	r3, [r3, #0]
 800bc0c:	461a      	mov	r2, r3
 800bc0e:	6a3b      	ldr	r3, [r7, #32]
 800bc10:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800bc12:	657b      	str	r3, [r7, #84]	@ 0x54
 800bc14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc16:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800bc18:	69bb      	ldr	r3, [r7, #24]
 800bc1a:	3301      	adds	r3, #1
 800bc1c:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (if any) -------------//
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800bc1e:	2b04      	cmp	r3, #4
 800bc20:	d13f      	bne.n	800bca2 <cdcd_open+0x202>
       (TUSB_CLASS_CDC_DATA == ((tusb_desc_interface_t const *) p_desc)->bInterfaceClass) )
 800bc22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc24:	795b      	ldrb	r3, [r3, #5]
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800bc26:	2b0a      	cmp	r3, #10
 800bc28:	d13b      	bne.n	800bca2 <cdcd_open+0x202>
 800bc2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc2c:	60fb      	str	r3, [r7, #12]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	781b      	ldrb	r3, [r3, #0]
  {
    // next to endpoint descriptor
    drv_len += tu_desc_len(p_desc);
 800bc32:	461a      	mov	r2, r3
 800bc34:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800bc38:	4413      	add	r3, r2
 800bc3a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800bc3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc40:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	781b      	ldrb	r3, [r3, #0]
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800bc50:	657b      	str	r3, [r7, #84]	@ 0x54

    // Open endpoint pair
    TU_ASSERT( usbd_open_edpt_pair(rhport, p_desc, 2, TUSB_XFER_BULK, &p_cdc->ep_out, &p_cdc->ep_in), 0 );
 800bc52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc54:	3303      	adds	r3, #3
 800bc56:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bc58:	3202      	adds	r2, #2
 800bc5a:	79f8      	ldrb	r0, [r7, #7]
 800bc5c:	9201      	str	r2, [sp, #4]
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	2302      	movs	r3, #2
 800bc62:	2202      	movs	r2, #2
 800bc64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bc66:	f002 fa61 	bl	800e12c <usbd_open_edpt_pair>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	f083 0301 	eor.w	r3, r3, #1
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d010      	beq.n	800bc98 <cdcd_open+0x1f8>
 800bc76:	f240 1241 	movw	r2, #321	@ 0x141
 800bc7a:	490f      	ldr	r1, [pc, #60]	@ (800bcb8 <cdcd_open+0x218>)
 800bc7c:	480f      	ldr	r0, [pc, #60]	@ (800bcbc <cdcd_open+0x21c>)
 800bc7e:	f005 fa45 	bl	801110c <iprintf>
 800bc82:	4b0f      	ldr	r3, [pc, #60]	@ (800bcc0 <cdcd_open+0x220>)
 800bc84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bc86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f003 0301 	and.w	r3, r3, #1
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d000      	beq.n	800bc94 <cdcd_open+0x1f4>
 800bc92:	be00      	bkpt	0x0000
 800bc94:	2300      	movs	r3, #0
 800bc96:	e009      	b.n	800bcac <cdcd_open+0x20c>

    drv_len += 2*sizeof(tusb_desc_endpoint_t);
 800bc98:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800bc9c:	330e      	adds	r3, #14
 800bc9e:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
  }

  // Prepare for incoming data
  _prep_out_transaction(p_cdc);
 800bca2:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800bca4:	f7ff fd7c 	bl	800b7a0 <_prep_out_transaction>

  return drv_len;
 800bca8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3760      	adds	r7, #96	@ 0x60
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}
 800bcb4:	200047dc 	.word	0x200047dc
 800bcb8:	08035710 	.word	0x08035710
 800bcbc:	080132ec 	.word	0x080132ec
 800bcc0:	e000edf0 	.word	0xe000edf0

0800bcc4 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b08a      	sub	sp, #40	@ 0x28
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	4603      	mov	r3, r0
 800bccc:	603a      	str	r2, [r7, #0]
 800bcce:	71fb      	strb	r3, [r7, #7]
 800bcd0:	460b      	mov	r3, r1
 800bcd2:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bcdc:	b2db      	uxtb	r3, r3
 800bcde:	2b20      	cmp	r3, #32
 800bce0:	d001      	beq.n	800bce6 <cdcd_control_xfer_cb+0x22>
 800bce2:	2300      	movs	r3, #0
 800bce4:	e0cc      	b.n	800be80 <cdcd_control_xfer_cb+0x1bc>

  uint8_t itf = 0;
 800bce6:	2300      	movs	r3, #0
 800bce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  cdcd_interface_t* p_cdc = _cdcd_itf;
 800bcec:	4b66      	ldr	r3, [pc, #408]	@ (800be88 <cdcd_control_xfer_cb+0x1c4>)
 800bcee:	623b      	str	r3, [r7, #32]

  // Identify which interface to use
  for ( ; ; itf++, p_cdc++)
  {
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;
 800bcf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d001      	beq.n	800bcfc <cdcd_control_xfer_cb+0x38>
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	e0c1      	b.n	800be80 <cdcd_control_xfer_cb+0x1bc>

    if ( p_cdc->itf_num == request->wIndex ) break;
 800bcfc:	6a3b      	ldr	r3, [r7, #32]
 800bcfe:	781b      	ldrb	r3, [r3, #0]
 800bd00:	461a      	mov	r2, r3
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	889b      	ldrh	r3, [r3, #4]
 800bd06:	b29b      	uxth	r3, r3
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d009      	beq.n	800bd20 <cdcd_control_xfer_cb+0x5c>
  for ( ; ; itf++, p_cdc++)
 800bd0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd10:	3301      	adds	r3, #1
 800bd12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bd16:	6a3b      	ldr	r3, [r7, #32]
 800bd18:	f603 0328 	addw	r3, r3, #2088	@ 0x828
 800bd1c:	623b      	str	r3, [r7, #32]
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;
 800bd1e:	e7e7      	b.n	800bcf0 <cdcd_control_xfer_cb+0x2c>
    if ( p_cdc->itf_num == request->wIndex ) break;
 800bd20:	bf00      	nop
  }

  switch ( request->bRequest )
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	785b      	ldrb	r3, [r3, #1]
 800bd26:	3b20      	subs	r3, #32
 800bd28:	2b03      	cmp	r3, #3
 800bd2a:	f200 809f 	bhi.w	800be6c <cdcd_control_xfer_cb+0x1a8>
 800bd2e:	a201      	add	r2, pc, #4	@ (adr r2, 800bd34 <cdcd_control_xfer_cb+0x70>)
 800bd30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd34:	0800bd45 	.word	0x0800bd45
 800bd38:	0800bd7d 	.word	0x0800bd7d
 800bd3c:	0800bd93 	.word	0x0800bd93
 800bd40:	0800be3b 	.word	0x0800be3b
  {
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP)
 800bd44:	79bb      	ldrb	r3, [r7, #6]
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d107      	bne.n	800bd5a <cdcd_control_xfer_cb+0x96>
      {
        TU_LOG2("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800bd4a:	6a3b      	ldr	r3, [r7, #32]
 800bd4c:	1d9a      	adds	r2, r3, #6
 800bd4e:	79f8      	ldrb	r0, [r7, #7]
 800bd50:	2307      	movs	r3, #7
 800bd52:	6839      	ldr	r1, [r7, #0]
 800bd54:	f002 fcde 	bl	800e714 <tud_control_xfer>
      }
      else if ( stage == CONTROL_STAGE_ACK)
      {
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      }
    break;
 800bd58:	e08a      	b.n	800be70 <cdcd_control_xfer_cb+0x1ac>
      else if ( stage == CONTROL_STAGE_ACK)
 800bd5a:	79bb      	ldrb	r3, [r7, #6]
 800bd5c:	2b03      	cmp	r3, #3
 800bd5e:	f040 8087 	bne.w	800be70 <cdcd_control_xfer_cb+0x1ac>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800bd62:	4b4a      	ldr	r3, [pc, #296]	@ (800be8c <cdcd_control_xfer_cb+0x1c8>)
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	f000 8083 	beq.w	800be70 <cdcd_control_xfer_cb+0x1ac>
 800bd6a:	6a3b      	ldr	r3, [r7, #32]
 800bd6c:	1d9a      	adds	r2, r3, #6
 800bd6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd72:	4611      	mov	r1, r2
 800bd74:	4618      	mov	r0, r3
 800bd76:	f3af 8000 	nop.w
    break;
 800bd7a:	e079      	b.n	800be70 <cdcd_control_xfer_cb+0x1ac>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP)
 800bd7c:	79bb      	ldrb	r3, [r7, #6]
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d178      	bne.n	800be74 <cdcd_control_xfer_cb+0x1b0>
      {
        TU_LOG2("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800bd82:	6a3b      	ldr	r3, [r7, #32]
 800bd84:	1d9a      	adds	r2, r3, #6
 800bd86:	79f8      	ldrb	r0, [r7, #7]
 800bd88:	2307      	movs	r3, #7
 800bd8a:	6839      	ldr	r1, [r7, #0]
 800bd8c:	f002 fcc2 	bl	800e714 <tud_control_xfer>
      }
    break;
 800bd90:	e070      	b.n	800be74 <cdcd_control_xfer_cb+0x1b0>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP)
 800bd92:	79bb      	ldrb	r3, [r7, #6]
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d105      	bne.n	800bda4 <cdcd_control_xfer_cb+0xe0>
      {
        tud_control_status(rhport, request);
 800bd98:	79fb      	ldrb	r3, [r7, #7]
 800bd9a:	6839      	ldr	r1, [r7, #0]
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f002 fc47 	bl	800e630 <tud_control_status>
        TU_LOG2("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);

        // Invoke callback
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
      }
    break;
 800bda2:	e069      	b.n	800be78 <cdcd_control_xfer_cb+0x1b4>
      else if (stage == CONTROL_STAGE_ACK)
 800bda4:	79bb      	ldrb	r3, [r7, #6]
 800bda6:	2b03      	cmp	r3, #3
 800bda8:	d166      	bne.n	800be78 <cdcd_control_xfer_cb+0x1b4>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	885b      	ldrh	r3, [r3, #2]
 800bdae:	b29b      	uxth	r3, r3
 800bdb0:	613b      	str	r3, [r7, #16]
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos);                  }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos));               }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800bdb6:	7bfb      	ldrb	r3, [r7, #15]
 800bdb8:	693a      	ldr	r2, [r7, #16]
 800bdba:	fa22 f303 	lsr.w	r3, r2, r3
 800bdbe:	f003 0301 	and.w	r3, r3, #1
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	bf14      	ite	ne
 800bdc6:	2301      	movne	r3, #1
 800bdc8:	2300      	moveq	r3, #0
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	885b      	ldrh	r3, [r3, #2]
 800bdd2:	b29b      	uxth	r3, r3
 800bdd4:	61bb      	str	r3, [r7, #24]
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	75fb      	strb	r3, [r7, #23]
 800bdda:	7dfb      	ldrb	r3, [r7, #23]
 800bddc:	69ba      	ldr	r2, [r7, #24]
 800bdde:	fa22 f303 	lsr.w	r3, r2, r3
 800bde2:	f003 0301 	and.w	r3, r3, #1
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	bf14      	ite	ne
 800bdea:	2301      	movne	r3, #1
 800bdec:	2300      	moveq	r3, #0
 800bdee:	b2db      	uxtb	r3, r3
 800bdf0:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	885b      	ldrh	r3, [r3, #2]
 800bdf6:	b29b      	uxth	r3, r3
 800bdf8:	b2da      	uxtb	r2, r3
 800bdfa:	6a3b      	ldr	r3, [r7, #32]
 800bdfc:	711a      	strb	r2, [r3, #4]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800bdfe:	6a3b      	ldr	r3, [r7, #32]
 800be00:	f103 021c 	add.w	r2, r3, #28
 800be04:	7ffb      	ldrb	r3, [r7, #31]
 800be06:	2b00      	cmp	r3, #0
 800be08:	bf14      	ite	ne
 800be0a:	2301      	movne	r3, #1
 800be0c:	2300      	moveq	r3, #0
 800be0e:	b2db      	uxtb	r3, r3
 800be10:	f083 0301 	eor.w	r3, r3, #1
 800be14:	b2db      	uxtb	r3, r3
 800be16:	f003 0301 	and.w	r3, r3, #1
 800be1a:	b2db      	uxtb	r3, r3
 800be1c:	4619      	mov	r1, r3
 800be1e:	4610      	mov	r0, r2
 800be20:	f000 ffc4 	bl	800cdac <tu_fifo_set_overwritable>
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800be24:	4b1a      	ldr	r3, [pc, #104]	@ (800be90 <cdcd_control_xfer_cb+0x1cc>)
 800be26:	2b00      	cmp	r3, #0
 800be28:	d026      	beq.n	800be78 <cdcd_control_xfer_cb+0x1b4>
 800be2a:	7fba      	ldrb	r2, [r7, #30]
 800be2c:	7ff9      	ldrb	r1, [r7, #31]
 800be2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be32:	4618      	mov	r0, r3
 800be34:	f3af 8000 	nop.w
    break;
 800be38:	e01e      	b.n	800be78 <cdcd_control_xfer_cb+0x1b4>
    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP)
 800be3a:	79bb      	ldrb	r3, [r7, #6]
 800be3c:	2b01      	cmp	r3, #1
 800be3e:	d105      	bne.n	800be4c <cdcd_control_xfer_cb+0x188>
      {
        tud_control_status(rhport, request);
 800be40:	79fb      	ldrb	r3, [r7, #7]
 800be42:	6839      	ldr	r1, [r7, #0]
 800be44:	4618      	mov	r0, r3
 800be46:	f002 fbf3 	bl	800e630 <tud_control_status>
      else if (stage == CONTROL_STAGE_ACK)
      {
        TU_LOG2("  Send Break\r\n");
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
      }
    break;
 800be4a:	e017      	b.n	800be7c <cdcd_control_xfer_cb+0x1b8>
      else if (stage == CONTROL_STAGE_ACK)
 800be4c:	79bb      	ldrb	r3, [r7, #6]
 800be4e:	2b03      	cmp	r3, #3
 800be50:	d114      	bne.n	800be7c <cdcd_control_xfer_cb+0x1b8>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800be52:	4b10      	ldr	r3, [pc, #64]	@ (800be94 <cdcd_control_xfer_cb+0x1d0>)
 800be54:	2b00      	cmp	r3, #0
 800be56:	d011      	beq.n	800be7c <cdcd_control_xfer_cb+0x1b8>
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	885b      	ldrh	r3, [r3, #2]
 800be5c:	b29a      	uxth	r2, r3
 800be5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be62:	4611      	mov	r1, r2
 800be64:	4618      	mov	r0, r3
 800be66:	f3af 8000 	nop.w
    break;
 800be6a:	e007      	b.n	800be7c <cdcd_control_xfer_cb+0x1b8>

    default: return false; // stall unsupported request
 800be6c:	2300      	movs	r3, #0
 800be6e:	e007      	b.n	800be80 <cdcd_control_xfer_cb+0x1bc>
    break;
 800be70:	bf00      	nop
 800be72:	e004      	b.n	800be7e <cdcd_control_xfer_cb+0x1ba>
    break;
 800be74:	bf00      	nop
 800be76:	e002      	b.n	800be7e <cdcd_control_xfer_cb+0x1ba>
    break;
 800be78:	bf00      	nop
 800be7a:	e000      	b.n	800be7e <cdcd_control_xfer_cb+0x1ba>
    break;
 800be7c:	bf00      	nop
  }

  return true;
 800be7e:	2301      	movs	r3, #1
}
 800be80:	4618      	mov	r0, r3
 800be82:	3728      	adds	r7, #40	@ 0x28
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}
 800be88:	200047dc 	.word	0x200047dc
	...

0800be98 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b086      	sub	sp, #24
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	603b      	str	r3, [r7, #0]
 800bea0:	4603      	mov	r3, r0
 800bea2:	71fb      	strb	r3, [r7, #7]
 800bea4:	460b      	mov	r3, r1
 800bea6:	71bb      	strb	r3, [r7, #6]
 800bea8:	4613      	mov	r3, r2
 800beaa:	717b      	strb	r3, [r7, #5]

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
 800beac:	2300      	movs	r3, #0
 800beae:	75fb      	strb	r3, [r7, #23]
 800beb0:	e014      	b.n	800bedc <cdcd_xfer_cb+0x44>
  {
    p_cdc = &_cdcd_itf[itf];
 800beb2:	7dfb      	ldrb	r3, [r7, #23]
 800beb4:	f640 0228 	movw	r2, #2088	@ 0x828
 800beb8:	fb02 f303 	mul.w	r3, r2, r3
 800bebc:	4a58      	ldr	r2, [pc, #352]	@ (800c020 <cdcd_xfer_cb+0x188>)
 800bebe:	4413      	add	r3, r2
 800bec0:	613b      	str	r3, [r7, #16]
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	78db      	ldrb	r3, [r3, #3]
 800bec6:	79ba      	ldrb	r2, [r7, #6]
 800bec8:	429a      	cmp	r2, r3
 800beca:	d00a      	beq.n	800bee2 <cdcd_xfer_cb+0x4a>
 800becc:	693b      	ldr	r3, [r7, #16]
 800bece:	789b      	ldrb	r3, [r3, #2]
 800bed0:	79ba      	ldrb	r2, [r7, #6]
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d005      	beq.n	800bee2 <cdcd_xfer_cb+0x4a>
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
 800bed6:	7dfb      	ldrb	r3, [r7, #23]
 800bed8:	3301      	adds	r3, #1
 800beda:	75fb      	strb	r3, [r7, #23]
 800bedc:	7dfb      	ldrb	r3, [r7, #23]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d0e7      	beq.n	800beb2 <cdcd_xfer_cb+0x1a>
  }
  TU_ASSERT(itf < CFG_TUD_CDC);
 800bee2:	7dfb      	ldrb	r3, [r7, #23]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d010      	beq.n	800bf0a <cdcd_xfer_cb+0x72>
 800bee8:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 800beec:	494d      	ldr	r1, [pc, #308]	@ (800c024 <cdcd_xfer_cb+0x18c>)
 800beee:	484e      	ldr	r0, [pc, #312]	@ (800c028 <cdcd_xfer_cb+0x190>)
 800bef0:	f005 f90c 	bl	801110c <iprintf>
 800bef4:	4b4d      	ldr	r3, [pc, #308]	@ (800c02c <cdcd_xfer_cb+0x194>)
 800bef6:	60bb      	str	r3, [r7, #8]
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f003 0301 	and.w	r3, r3, #1
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d000      	beq.n	800bf06 <cdcd_xfer_cb+0x6e>
 800bf04:	be00      	bkpt	0x0000
 800bf06:	2300      	movs	r3, #0
 800bf08:	e086      	b.n	800c018 <cdcd_xfer_cb+0x180>

  // Received new data
  if ( ep_addr == p_cdc->ep_out )
 800bf0a:	693b      	ldr	r3, [r7, #16]
 800bf0c:	78db      	ldrb	r3, [r3, #3]
 800bf0e:	79ba      	ldrb	r2, [r7, #6]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d14c      	bne.n	800bfae <cdcd_xfer_cb+0x116>
  {
    tu_fifo_write_n(&p_cdc->rx_ff, p_cdc->epout_buf, (uint16_t) xferred_bytes);
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	f103 0010 	add.w	r0, r3, #16
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 800bf20:	683a      	ldr	r2, [r7, #0]
 800bf22:	b292      	uxth	r2, r2
 800bf24:	4619      	mov	r1, r3
 800bf26:	f000 ff0c 	bl	800cd42 <tu_fifo_write_n>

    // Check for wanted char and invoke callback if needed
    if ( tud_cdc_rx_wanted_cb && (((signed char) p_cdc->wanted_char) != -1) )
 800bf2a:	4b41      	ldr	r3, [pc, #260]	@ (800c030 <cdcd_xfer_cb+0x198>)
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d029      	beq.n	800bf84 <cdcd_xfer_cb+0xec>
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	795b      	ldrb	r3, [r3, #5]
 800bf34:	2bff      	cmp	r3, #255	@ 0xff
 800bf36:	d025      	beq.n	800bf84 <cdcd_xfer_cb+0xec>
    {
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800bf38:	2300      	movs	r3, #0
 800bf3a:	60fb      	str	r3, [r7, #12]
 800bf3c:	e01e      	b.n	800bf7c <cdcd_xfer_cb+0xe4>
      {
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800bf3e:	693b      	ldr	r3, [r7, #16]
 800bf40:	795a      	ldrb	r2, [r3, #5]
 800bf42:	6939      	ldr	r1, [r7, #16]
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	440b      	add	r3, r1
 800bf48:	f503 6385 	add.w	r3, r3, #1064	@ 0x428
 800bf4c:	781b      	ldrb	r3, [r3, #0]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d111      	bne.n	800bf76 <cdcd_xfer_cb+0xde>
 800bf52:	693b      	ldr	r3, [r7, #16]
 800bf54:	3310      	adds	r3, #16
 800bf56:	4618      	mov	r0, r3
 800bf58:	f000 fded 	bl	800cb36 <tu_fifo_empty>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	f083 0301 	eor.w	r3, r3, #1
 800bf62:	b2db      	uxtb	r3, r3
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d006      	beq.n	800bf76 <cdcd_xfer_cb+0xde>
        {
          tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	795a      	ldrb	r2, [r3, #5]
 800bf6c:	7dfb      	ldrb	r3, [r7, #23]
 800bf6e:	4611      	mov	r1, r2
 800bf70:	4618      	mov	r0, r3
 800bf72:	f3af 8000 	nop.w
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	60fb      	str	r3, [r7, #12]
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d3dc      	bcc.n	800bf3e <cdcd_xfer_cb+0xa6>
        }
      }
    }

    // invoke receive callback (if there is still data)
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800bf84:	4b2b      	ldr	r3, [pc, #172]	@ (800c034 <cdcd_xfer_cb+0x19c>)
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00e      	beq.n	800bfa8 <cdcd_xfer_cb+0x110>
 800bf8a:	693b      	ldr	r3, [r7, #16]
 800bf8c:	3310      	adds	r3, #16
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f000 fdd1 	bl	800cb36 <tu_fifo_empty>
 800bf94:	4603      	mov	r3, r0
 800bf96:	f083 0301 	eor.w	r3, r3, #1
 800bf9a:	b2db      	uxtb	r3, r3
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d003      	beq.n	800bfa8 <cdcd_xfer_cb+0x110>
 800bfa0:	7dfb      	ldrb	r3, [r7, #23]
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f3af 8000 	nop.w

    // prepare for OUT transaction
    _prep_out_transaction(p_cdc);
 800bfa8:	6938      	ldr	r0, [r7, #16]
 800bfaa:	f7ff fbf9 	bl	800b7a0 <_prep_out_transaction>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding.
  //       Though maybe the baudrate is not really important !!!
  if ( ep_addr == p_cdc->ep_in )
 800bfae:	693b      	ldr	r3, [r7, #16]
 800bfb0:	789b      	ldrb	r3, [r3, #2]
 800bfb2:	79ba      	ldrb	r2, [r7, #6]
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d12e      	bne.n	800c016 <cdcd_xfer_cb+0x17e>
  {
    // invoke transmit callback to possibly refill tx fifo
    if ( tud_cdc_tx_complete_cb ) tud_cdc_tx_complete_cb(itf);
 800bfb8:	4b1f      	ldr	r3, [pc, #124]	@ (800c038 <cdcd_xfer_cb+0x1a0>)
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d003      	beq.n	800bfc6 <cdcd_xfer_cb+0x12e>
 800bfbe:	7dfb      	ldrb	r3, [r7, #23]
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f3af 8000 	nop.w

    if ( 0 == tud_cdc_n_write_flush(itf) )
 800bfc6:	7dfb      	ldrb	r3, [r7, #23]
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f7ff fc5b 	bl	800b884 <tud_cdc_n_write_flush>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d120      	bne.n	800c016 <cdcd_xfer_cb+0x17e>
    {
      // If there is no data left, a ZLP should be sent if
      // xferred_bytes is multiple of EP Packet size and not zero
      if ( !tu_fifo_count(&p_cdc->tx_ff) && xferred_bytes && (0 == (xferred_bytes & (BULK_PACKET_SIZE-1))) )
 800bfd4:	693b      	ldr	r3, [r7, #16]
 800bfd6:	331c      	adds	r3, #28
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f000 fd7a 	bl	800cad2 <tu_fifo_count>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d118      	bne.n	800c016 <cdcd_xfer_cb+0x17e>
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d015      	beq.n	800c016 <cdcd_xfer_cb+0x17e>
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d110      	bne.n	800c016 <cdcd_xfer_cb+0x17e>
      {
        if ( usbd_edpt_claim(rhport, p_cdc->ep_in) )
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	789a      	ldrb	r2, [r3, #2]
 800bff8:	79fb      	ldrb	r3, [r7, #7]
 800bffa:	4611      	mov	r1, r2
 800bffc:	4618      	mov	r0, r3
 800bffe:	f002 f961 	bl	800e2c4 <usbd_edpt_claim>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d006      	beq.n	800c016 <cdcd_xfer_cb+0x17e>
        {
          usbd_edpt_xfer(rhport, p_cdc->ep_in, NULL, 0);
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	7899      	ldrb	r1, [r3, #2]
 800c00c:	79f8      	ldrb	r0, [r7, #7]
 800c00e:	2300      	movs	r3, #0
 800c010:	2200      	movs	r2, #0
 800c012:	f002 f9ab 	bl	800e36c <usbd_edpt_xfer>
    }
  }

  // nothing to do with notif endpoint for now

  return true;
 800c016:	2301      	movs	r3, #1
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3718      	adds	r7, #24
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}
 800c020:	200047dc 	.word	0x200047dc
 800c024:	0803571c 	.word	0x0803571c
 800c028:	080132ec 	.word	0x080132ec
 800c02c:	e000edf0 	.word	0xe000edf0
	...

0800c03c <dfu_rtd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void dfu_rtd_init(void)
{
 800c03c:	b480      	push	{r7}
 800c03e:	af00      	add	r7, sp, #0
}
 800c040:	bf00      	nop
 800c042:	46bd      	mov	sp, r7
 800c044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c048:	4770      	bx	lr

0800c04a <dfu_rtd_reset>:

void dfu_rtd_reset(uint8_t rhport)
{
 800c04a:	b480      	push	{r7}
 800c04c:	b083      	sub	sp, #12
 800c04e:	af00      	add	r7, sp, #0
 800c050:	4603      	mov	r3, r0
 800c052:	71fb      	strb	r3, [r7, #7]
    (void) rhport;
}
 800c054:	bf00      	nop
 800c056:	370c      	adds	r7, #12
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr

0800c060 <dfu_rtd_open>:

uint16_t dfu_rtd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800c060:	b480      	push	{r7}
 800c062:	b08b      	sub	sp, #44	@ 0x2c
 800c064:	af00      	add	r7, sp, #0
 800c066:	4603      	mov	r3, r0
 800c068:	6039      	str	r1, [r7, #0]
 800c06a:	71fb      	strb	r3, [r7, #7]
 800c06c:	4613      	mov	r3, r2
 800c06e:	80bb      	strh	r3, [r7, #4]
  (void) rhport;
  (void) max_len;

  // Ensure this is DFU Runtime
  TU_VERIFY((itf_desc->bInterfaceSubClass == TUD_DFU_APP_SUBCLASS) &&
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	799b      	ldrb	r3, [r3, #6]
 800c074:	2b01      	cmp	r3, #1
 800c076:	d103      	bne.n	800c080 <dfu_rtd_open+0x20>
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	79db      	ldrb	r3, [r3, #7]
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d001      	beq.n	800c084 <dfu_rtd_open+0x24>
 800c080:	2300      	movs	r3, #0
 800c082:	e025      	b.n	800c0d0 <dfu_rtd_open+0x70>
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c088:	69bb      	ldr	r3, [r7, #24]
 800c08a:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	781b      	ldrb	r3, [r3, #0]
 800c090:	461a      	mov	r2, r3
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	4413      	add	r3, r2
            (itf_desc->bInterfaceProtocol == DFU_PROTOCOL_RT), 0);

  uint8_t const * p_desc = tu_desc_next( itf_desc );
 800c096:	623b      	str	r3, [r7, #32]
  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800c098:	2309      	movs	r3, #9
 800c09a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c09c:	6a3b      	ldr	r3, [r7, #32]
 800c09e:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c0a0:	69fb      	ldr	r3, [r7, #28]
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	781b      	ldrb	r3, [r3, #0]

  if ( TUSB_DESC_FUNCTIONAL == tu_desc_type(p_desc) )
 800c0a6:	2b21      	cmp	r3, #33	@ 0x21
 800c0a8:	d111      	bne.n	800c0ce <dfu_rtd_open+0x6e>
 800c0aa:	6a3b      	ldr	r3, [r7, #32]
 800c0ac:	60bb      	str	r3, [r7, #8]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	781b      	ldrb	r3, [r3, #0]
  {
    drv_len += tu_desc_len(p_desc);
 800c0b2:	461a      	mov	r2, r3
 800c0b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c0b6:	4413      	add	r3, r2
 800c0b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c0ba:	6a3b      	ldr	r3, [r7, #32]
 800c0bc:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	461a      	mov	r2, r3
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800c0cc:	623b      	str	r3, [r7, #32]
  }

  return drv_len;
 800c0ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	372c      	adds	r7, #44	@ 0x2c
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr

0800c0dc <dfu_rtd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool dfu_rtd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b088      	sub	sp, #32
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	603a      	str	r2, [r7, #0]
 800c0e6:	71fb      	strb	r3, [r7, #7]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	71bb      	strb	r3, [r7, #6]
  // nothing to do with DATA or ACK stage
  if ( stage != CONTROL_STAGE_SETUP ) return true;
 800c0ec:	79bb      	ldrb	r3, [r7, #6]
 800c0ee:	2b01      	cmp	r3, #1
 800c0f0:	d001      	beq.n	800c0f6 <dfu_rtd_control_xfer_cb+0x1a>
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	e057      	b.n	800c1a6 <dfu_rtd_control_xfer_cb+0xca>

  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	f003 031f 	and.w	r3, r3, #31
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	2b01      	cmp	r3, #1
 800c102:	d001      	beq.n	800c108 <dfu_rtd_control_xfer_cb+0x2c>
 800c104:	2300      	movs	r3, #0
 800c106:	e04e      	b.n	800c1a6 <dfu_rtd_control_xfer_cb+0xca>

  // dfu-util will try to claim the interface with SET_INTERFACE request before sending DFU request
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	781b      	ldrb	r3, [r3, #0]
 800c10c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c110:	b2db      	uxtb	r3, r3
 800c112:	2b00      	cmp	r3, #0
 800c114:	d10a      	bne.n	800c12c <dfu_rtd_control_xfer_cb+0x50>
       TUSB_REQ_SET_INTERFACE == request->bRequest )
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	785b      	ldrb	r3, [r3, #1]
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 800c11a:	2b0b      	cmp	r3, #11
 800c11c:	d106      	bne.n	800c12c <dfu_rtd_control_xfer_cb+0x50>
  {
    tud_control_status(rhport, request);
 800c11e:	79fb      	ldrb	r3, [r7, #7]
 800c120:	6839      	ldr	r1, [r7, #0]
 800c122:	4618      	mov	r0, r3
 800c124:	f002 fa84 	bl	800e630 <tud_control_status>
    return true;
 800c128:	2301      	movs	r3, #1
 800c12a:	e03c      	b.n	800c1a6 <dfu_rtd_control_xfer_cb+0xca>
  }

  // Handle class request only from here
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	781b      	ldrb	r3, [r3, #0]
 800c130:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c134:	b2db      	uxtb	r3, r3
 800c136:	2b20      	cmp	r3, #32
 800c138:	d001      	beq.n	800c13e <dfu_rtd_control_xfer_cb+0x62>
 800c13a:	2300      	movs	r3, #0
 800c13c:	e033      	b.n	800c1a6 <dfu_rtd_control_xfer_cb+0xca>

  switch (request->bRequest)
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	785b      	ldrb	r3, [r3, #1]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d002      	beq.n	800c14c <dfu_rtd_control_xfer_cb+0x70>
 800c146:	2b03      	cmp	r3, #3
 800c148:	d008      	beq.n	800c15c <dfu_rtd_control_xfer_cb+0x80>
 800c14a:	e029      	b.n	800c1a0 <dfu_rtd_control_xfer_cb+0xc4>
  {
    case DFU_REQUEST_DETACH:
    {
      TU_LOG2("  DFU RT Request: DETACH\r\n");
      tud_control_status(rhport, request);
 800c14c:	79fb      	ldrb	r3, [r7, #7]
 800c14e:	6839      	ldr	r1, [r7, #0]
 800c150:	4618      	mov	r0, r3
 800c152:	f002 fa6d 	bl	800e630 <tud_control_status>
      tud_dfu_runtime_reboot_to_dfu_cb();
 800c156:	f7f7 ff93 	bl	8004080 <tud_dfu_runtime_reboot_to_dfu_cb>
    }
    break;
 800c15a:	e023      	b.n	800c1a4 <dfu_rtd_control_xfer_cb+0xc8>
 800c15c:	f107 0308 	add.w	r3, r7, #8
 800c160:	61fb      	str	r3, [r7, #28]
 800c162:	2306      	movs	r3, #6
 800c164:	61bb      	str	r3, [r7, #24]
 800c166:	2300      	movs	r3, #0
 800c168:	617b      	str	r3, [r7, #20]
 800c16a:	2306      	movs	r3, #6
 800c16c:	613b      	str	r3, [r7, #16]
  if (count > destsz) {
 800c16e:	69ba      	ldr	r2, [r7, #24]
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	429a      	cmp	r2, r3
 800c174:	d202      	bcs.n	800c17c <dfu_rtd_control_xfer_cb+0xa0>
    return -1;
 800c176:	f04f 33ff 	mov.w	r3, #4294967295
 800c17a:	e005      	b.n	800c188 <dfu_rtd_control_xfer_cb+0xac>
  memset(dest, ch, count);
 800c17c:	693a      	ldr	r2, [r7, #16]
 800c17e:	6979      	ldr	r1, [r7, #20]
 800c180:	69f8      	ldr	r0, [r7, #28]
 800c182:	f005 f8ad 	bl	80112e0 <memset>
  return 0;
 800c186:	2300      	movs	r3, #0
    case DFU_REQUEST_GETSTATUS:
    {
      TU_LOG2("  DFU RT Request: GETSTATUS\r\n");
      dfu_status_response_t resp;
      // Status = OK, Poll timeout is ignored during RT, State = APP_IDLE, IString = 0
      TU_VERIFY(tu_memset_s(&resp, sizeof(resp), 0x00, sizeof(resp))==0);
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d001      	beq.n	800c190 <dfu_rtd_control_xfer_cb+0xb4>
 800c18c:	2300      	movs	r3, #0
 800c18e:	e00a      	b.n	800c1a6 <dfu_rtd_control_xfer_cb+0xca>
      tud_control_xfer(rhport, request, &resp, sizeof(dfu_status_response_t));
 800c190:	f107 0208 	add.w	r2, r7, #8
 800c194:	79f8      	ldrb	r0, [r7, #7]
 800c196:	2306      	movs	r3, #6
 800c198:	6839      	ldr	r1, [r7, #0]
 800c19a:	f002 fabb 	bl	800e714 <tud_control_xfer>
    }
    break;
 800c19e:	e001      	b.n	800c1a4 <dfu_rtd_control_xfer_cb+0xc8>

    default:
    {
      TU_LOG2("  DFU RT Unexpected Request: %d\r\n", request->bRequest);
      return false; // stall unsupported request
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	e000      	b.n	800c1a6 <dfu_rtd_control_xfer_cb+0xca>
    }
  }

  return true;
 800c1a4:	2301      	movs	r3, #1
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3720      	adds	r7, #32
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}

0800c1ae <tu_fifo_config>:
  TU_FIFO_COPY_INC,            ///< Copy from/to an increasing source/destination address - default mode
  TU_FIFO_COPY_CST_FULL_WORDS, ///< Copy from/to a constant source/destination address - required for e.g. STM32 to write into USB hardware FIFO
} tu_fifo_copy_mode_t;

bool tu_fifo_config(tu_fifo_t *f, void* buffer, uint16_t depth, uint16_t item_size, bool overwritable)
{
 800c1ae:	b480      	push	{r7}
 800c1b0:	b085      	sub	sp, #20
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	60f8      	str	r0, [r7, #12]
 800c1b6:	60b9      	str	r1, [r7, #8]
 800c1b8:	4611      	mov	r1, r2
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	460b      	mov	r3, r1
 800c1be:	80fb      	strh	r3, [r7, #6]
 800c1c0:	4613      	mov	r3, r2
 800c1c2:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) return false;
 800c1c4:	88fb      	ldrh	r3, [r7, #6]
 800c1c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1ca:	d901      	bls.n	800c1d0 <tu_fifo_config+0x22>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	e01b      	b.n	800c208 <tu_fifo_config+0x5a>

  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t*) buffer;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	68ba      	ldr	r2, [r7, #8]
 800c1d4:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	88fa      	ldrh	r2, [r7, #6]
 800c1da:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800c1dc:	88bb      	ldrh	r3, [r7, #4]
 800c1de:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c1e2:	b299      	uxth	r1, r3
 800c1e4:	68fa      	ldr	r2, [r7, #12]
 800c1e6:	88d3      	ldrh	r3, [r2, #6]
 800c1e8:	f361 030e 	bfi	r3, r1, #0, #15
 800c1ec:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800c1ee:	68fa      	ldr	r2, [r7, #12]
 800c1f0:	79d3      	ldrb	r3, [r2, #7]
 800c1f2:	7e39      	ldrb	r1, [r7, #24]
 800c1f4:	f361 13c7 	bfi	r3, r1, #7, #1
 800c1f8:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2200      	movs	r2, #0
 800c204:	811a      	strh	r2, [r3, #8]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
 800c206:	2301      	movs	r3, #1
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3714      	adds	r7, #20
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr

0800c214 <_ff_push_const_addr>:

// Intended to be used to read from hardware USB FIFO in e.g. STM32 where all data is read from a constant address
// Code adapted from dcd_synopsys.c
// TODO generalize with configurable 1 byte or 4 byte each read
static void _ff_push_const_addr(uint8_t * ff_buf, const void * app_buf, uint16_t len)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b08a      	sub	sp, #40	@ 0x28
 800c218:	af00      	add	r7, sp, #0
 800c21a:	60f8      	str	r0, [r7, #12]
 800c21c:	60b9      	str	r1, [r7, #8]
 800c21e:	4613      	mov	r3, r2
 800c220:	80fb      	strh	r3, [r7, #6]
  volatile const uint32_t * reg_rx = (volatile const uint32_t *) app_buf;
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	623b      	str	r3, [r7, #32]

  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800c226:	88fb      	ldrh	r3, [r7, #6]
 800c228:	089b      	lsrs	r3, r3, #2
 800c22a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while(full_words--)
 800c22c:	e00b      	b.n	800c246 <_ff_push_const_addr+0x32>
  {
    tu_unaligned_write32(ff_buf, *reg_rx);
 800c22e:	6a3b      	ldr	r3, [r7, #32]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	68fa      	ldr	r2, [r7, #12]
 800c234:	61ba      	str	r2, [r7, #24]
 800c236:	617b      	str	r3, [r7, #20]

// MCU that could access unaligned memory natively
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }

TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800c238:	69bb      	ldr	r3, [r7, #24]
 800c23a:	697a      	ldr	r2, [r7, #20]
 800c23c:	601a      	str	r2, [r3, #0]
 800c23e:	bf00      	nop
    ff_buf += 4;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	3304      	adds	r3, #4
 800c244:	60fb      	str	r3, [r7, #12]
  while(full_words--)
 800c246:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c248:	1e5a      	subs	r2, r3, #1
 800c24a:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d1ee      	bne.n	800c22e <_ff_push_const_addr+0x1a>
  }

  // Read the remaining 1-3 bytes from const app address
  uint8_t const bytes_rem = len & 0x03;
 800c250:	88fb      	ldrh	r3, [r7, #6]
 800c252:	b2db      	uxtb	r3, r3
 800c254:	f003 0303 	and.w	r3, r3, #3
 800c258:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 800c25a:	7ffb      	ldrb	r3, [r7, #31]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d009      	beq.n	800c274 <_ff_push_const_addr+0x60>
  {
    uint32_t tmp32 = *reg_rx;
 800c260:	6a3b      	ldr	r3, [r7, #32]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	613b      	str	r3, [r7, #16]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800c266:	7ffa      	ldrb	r2, [r7, #31]
 800c268:	f107 0310 	add.w	r3, r7, #16
 800c26c:	4619      	mov	r1, r3
 800c26e:	68f8      	ldr	r0, [r7, #12]
 800c270:	f005 f8b5 	bl	80113de <memcpy>
  }
}
 800c274:	bf00      	nop
 800c276:	3728      	adds	r7, #40	@ 0x28
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <_ff_pull_const_addr>:

// Intended to be used to write to hardware USB FIFO in e.g. STM32
// where all data is written to a constant address in full word copies
static void _ff_pull_const_addr(void * app_buf, const uint8_t * ff_buf, uint16_t len)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b08a      	sub	sp, #40	@ 0x28
 800c280:	af00      	add	r7, sp, #0
 800c282:	60f8      	str	r0, [r7, #12]
 800c284:	60b9      	str	r1, [r7, #8]
 800c286:	4613      	mov	r3, r2
 800c288:	80fb      	strh	r3, [r7, #6]
  volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	623b      	str	r3, [r7, #32]

  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2;
 800c28e:	88fb      	ldrh	r3, [r7, #6]
 800c290:	089b      	lsrs	r3, r3, #2
 800c292:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while(full_words--)
 800c294:	e008      	b.n	800c2a8 <_ff_pull_const_addr+0x2c>
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	61bb      	str	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800c29a:	69bb      	ldr	r3, [r7, #24]
 800c29c:	681a      	ldr	r2, [r3, #0]
  {
    *reg_tx = tu_unaligned_read32(ff_buf);
 800c29e:	6a3b      	ldr	r3, [r7, #32]
 800c2a0:	601a      	str	r2, [r3, #0]
    ff_buf += 4;
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	3304      	adds	r3, #4
 800c2a6:	60bb      	str	r3, [r7, #8]
  while(full_words--)
 800c2a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c2aa:	1e5a      	subs	r2, r3, #1
 800c2ac:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d1f1      	bne.n	800c296 <_ff_pull_const_addr+0x1a>
  }

  // Write the remaining 1-3 bytes into const address
  uint8_t const bytes_rem = len & 0x03;
 800c2b2:	88fb      	ldrh	r3, [r7, #6]
 800c2b4:	b2db      	uxtb	r3, r3
 800c2b6:	f003 0303 	and.w	r3, r3, #3
 800c2ba:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 800c2bc:	7ffb      	ldrb	r3, [r7, #31]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d00b      	beq.n	800c2da <_ff_pull_const_addr+0x5e>
  {
    uint32_t tmp32 = 0;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800c2c6:	7ffa      	ldrb	r2, [r7, #31]
 800c2c8:	f107 0314 	add.w	r3, r7, #20
 800c2cc:	68b9      	ldr	r1, [r7, #8]
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f005 f885 	bl	80113de <memcpy>

    *reg_tx = tmp32;
 800c2d4:	697a      	ldr	r2, [r7, #20]
 800c2d6:	6a3b      	ldr	r3, [r7, #32]
 800c2d8:	601a      	str	r2, [r3, #0]
  }
}
 800c2da:	bf00      	nop
 800c2dc:	3728      	adds	r7, #40	@ 0x28
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}

0800c2e2 <_ff_push>:

// send one item to fifo WITHOUT updating write pointer
static inline void _ff_push(tu_fifo_t* f, void const * app_buf, uint16_t rel)
{
 800c2e2:	b580      	push	{r7, lr}
 800c2e4:	b084      	sub	sp, #16
 800c2e6:	af00      	add	r7, sp, #0
 800c2e8:	60f8      	str	r0, [r7, #12]
 800c2ea:	60b9      	str	r1, [r7, #8]
 800c2ec:	4613      	mov	r3, r2
 800c2ee:	80fb      	strh	r3, [r7, #6]
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	88fa      	ldrh	r2, [r7, #6]
 800c2f6:	68f9      	ldr	r1, [r7, #12]
 800c2f8:	88c9      	ldrh	r1, [r1, #6]
 800c2fa:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c2fe:	b289      	uxth	r1, r1
 800c300:	fb01 f202 	mul.w	r2, r1, r2
 800c304:	1898      	adds	r0, r3, r2
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	88db      	ldrh	r3, [r3, #6]
 800c30a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c30e:	b29b      	uxth	r3, r3
 800c310:	461a      	mov	r2, r3
 800c312:	68b9      	ldr	r1, [r7, #8]
 800c314:	f005 f863 	bl	80113de <memcpy>
}
 800c318:	bf00      	nop
 800c31a:	3710      	adds	r7, #16
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <_ff_push_n>:

// send n items to fifo WITHOUT updating write pointer
static void _ff_push_n(tu_fifo_t* f, void const * app_buf, uint16_t n, uint16_t wr_ptr, tu_fifo_copy_mode_t copy_mode)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b08e      	sub	sp, #56	@ 0x38
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	60b9      	str	r1, [r7, #8]
 800c32a:	4611      	mov	r1, r2
 800c32c:	461a      	mov	r2, r3
 800c32e:	460b      	mov	r3, r1
 800c330:	80fb      	strh	r3, [r7, #6]
 800c332:	4613      	mov	r3, r2
 800c334:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - wr_ptr;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	889a      	ldrh	r2, [r3, #4]
 800c33a:	88bb      	ldrh	r3, [r7, #4]
 800c33c:	1ad3      	subs	r3, r2, r3
 800c33e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const wrap_count = n - lin_count;
 800c340:	88fa      	ldrh	r2, [r7, #6]
 800c342:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c344:	1ad3      	subs	r3, r2, r3
 800c346:	84bb      	strh	r3, [r7, #36]	@ 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	88db      	ldrh	r3, [r3, #6]
 800c34c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c350:	b29b      	uxth	r3, r3
 800c352:	461a      	mov	r2, r3
 800c354:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c356:	fb13 f302 	smulbb	r3, r3, r2
 800c35a:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	88db      	ldrh	r3, [r3, #6]
 800c360:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c364:	b29b      	uxth	r3, r3
 800c366:	461a      	mov	r2, r3
 800c368:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c36a:	fb13 f302 	smulbb	r3, r3, r2
 800c36e:	86fb      	strh	r3, [r7, #54]	@ 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	88ba      	ldrh	r2, [r7, #4]
 800c376:	68f9      	ldr	r1, [r7, #12]
 800c378:	88c9      	ldrh	r1, [r1, #6]
 800c37a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c37e:	b289      	uxth	r1, r1
 800c380:	fb01 f202 	mul.w	r2, r1, r2
 800c384:	4413      	add	r3, r2
 800c386:	633b      	str	r3, [r7, #48]	@ 0x30

  switch (copy_mode)
 800c388:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d002      	beq.n	800c396 <_ff_push_n+0x76>
 800c390:	2b01      	cmp	r3, #1
 800c392:	d022      	beq.n	800c3da <_ff_push_n+0xba>
        // Write data wrapped part
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
      }
      break;
  }
}
 800c394:	e09e      	b.n	800c4d4 <_ff_push_n+0x1b4>
      if(n <= lin_count)
 800c396:	88fa      	ldrh	r2, [r7, #6]
 800c398:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d80d      	bhi.n	800c3ba <_ff_push_n+0x9a>
        memcpy(ff_buf, app_buf, n*f->item_size);
 800c39e:	88fb      	ldrh	r3, [r7, #6]
 800c3a0:	68fa      	ldr	r2, [r7, #12]
 800c3a2:	88d2      	ldrh	r2, [r2, #6]
 800c3a4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c3a8:	b292      	uxth	r2, r2
 800c3aa:	fb02 f303 	mul.w	r3, r2, r3
 800c3ae:	461a      	mov	r2, r3
 800c3b0:	68b9      	ldr	r1, [r7, #8]
 800c3b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c3b4:	f005 f813 	bl	80113de <memcpy>
      break;
 800c3b8:	e08c      	b.n	800c4d4 <_ff_push_n+0x1b4>
        memcpy(ff_buf, app_buf, lin_bytes);
 800c3ba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c3bc:	461a      	mov	r2, r3
 800c3be:	68b9      	ldr	r1, [r7, #8]
 800c3c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c3c2:	f005 f80c 	bl	80113de <memcpy>
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	6818      	ldr	r0, [r3, #0]
 800c3ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c3cc:	68ba      	ldr	r2, [r7, #8]
 800c3ce:	4413      	add	r3, r2
 800c3d0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	f005 f803 	bl	80113de <memcpy>
      break;
 800c3d8:	e07c      	b.n	800c4d4 <_ff_push_n+0x1b4>
      if(n <= lin_count)
 800c3da:	88fa      	ldrh	r2, [r7, #6]
 800c3dc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d80f      	bhi.n	800c402 <_ff_push_n+0xe2>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	88db      	ldrh	r3, [r3, #6]
 800c3e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c3ea:	b29b      	uxth	r3, r3
 800c3ec:	461a      	mov	r2, r3
 800c3ee:	88fb      	ldrh	r3, [r7, #6]
 800c3f0:	fb13 f302 	smulbb	r3, r3, r2
 800c3f4:	b29b      	uxth	r3, r3
 800c3f6:	461a      	mov	r2, r3
 800c3f8:	68b9      	ldr	r1, [r7, #8]
 800c3fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c3fc:	f7ff ff0a 	bl	800c214 <_ff_push_const_addr>
      break;
 800c400:	e067      	b.n	800c4d2 <_ff_push_n+0x1b2>
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800c402:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c404:	f023 0303 	bic.w	r3, r3, #3
 800c408:	843b      	strh	r3, [r7, #32]
        _ff_push_const_addr(ff_buf, app_buf, nLin_4n_bytes);
 800c40a:	8c3b      	ldrh	r3, [r7, #32]
 800c40c:	461a      	mov	r2, r3
 800c40e:	68b9      	ldr	r1, [r7, #8]
 800c410:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c412:	f7ff feff 	bl	800c214 <_ff_push_const_addr>
        ff_buf += nLin_4n_bytes;
 800c416:	8c3b      	ldrh	r3, [r7, #32]
 800c418:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c41a:	4413      	add	r3, r2
 800c41c:	633b      	str	r3, [r7, #48]	@ 0x30
        uint8_t rem = lin_bytes & 0x03;
 800c41e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c420:	b2db      	uxtb	r3, r3
 800c422:	f003 0303 	and.w	r3, r3, #3
 800c426:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rem > 0)
 800c42a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d043      	beq.n	800c4ba <_ff_push_n+0x19a>
          volatile const uint32_t * rx_fifo = (volatile const uint32_t *) app_buf;
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800c436:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c43a:	b29b      	uxth	r3, r3
 800c43c:	f1c3 0304 	rsb	r3, r3, #4
 800c440:	b29a      	uxth	r2, r3
 800c442:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c444:	837b      	strh	r3, [r7, #26]
 800c446:	4613      	mov	r3, r2
 800c448:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c44a:	8b7a      	ldrh	r2, [r7, #26]
 800c44c:	8b3b      	ldrh	r3, [r7, #24]
 800c44e:	4293      	cmp	r3, r2
 800c450:	bf28      	it	cs
 800c452:	4613      	movcs	r3, r2
 800c454:	b29b      	uxth	r3, r3
 800c456:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          wrap_bytes -= remrem;
 800c45a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c45e:	b29b      	uxth	r3, r3
 800c460:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c462:	1ad3      	subs	r3, r2, r3
 800c464:	86fb      	strh	r3, [r7, #54]	@ 0x36
          uint32_t tmp32 = *rx_fifo;
 800c466:	69fb      	ldr	r3, [r7, #28]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	617b      	str	r3, [r7, #20]
          uint8_t * src_u8 = ((uint8_t *) &tmp32);
 800c46c:	f107 0314 	add.w	r3, r7, #20
 800c470:	62bb      	str	r3, [r7, #40]	@ 0x28
          while(rem--) *ff_buf++ = *src_u8++;
 800c472:	e007      	b.n	800c484 <_ff_push_n+0x164>
 800c474:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c476:	1c53      	adds	r3, r2, #1
 800c478:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47c:	1c59      	adds	r1, r3, #1
 800c47e:	6339      	str	r1, [r7, #48]	@ 0x30
 800c480:	7812      	ldrb	r2, [r2, #0]
 800c482:	701a      	strb	r2, [r3, #0]
 800c484:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c488:	1e5a      	subs	r2, r3, #1
 800c48a:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d1f0      	bne.n	800c474 <_ff_push_n+0x154>
          ff_buf = f->buffer;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	633b      	str	r3, [r7, #48]	@ 0x30
          while(remrem--) *ff_buf++ = *src_u8++;
 800c498:	e007      	b.n	800c4aa <_ff_push_n+0x18a>
 800c49a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c49c:	1c53      	adds	r3, r2, #1
 800c49e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a2:	1c59      	adds	r1, r3, #1
 800c4a4:	6339      	str	r1, [r7, #48]	@ 0x30
 800c4a6:	7812      	ldrb	r2, [r2, #0]
 800c4a8:	701a      	strb	r2, [r3, #0]
 800c4aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c4ae:	1e5a      	subs	r2, r3, #1
 800c4b0:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d1f0      	bne.n	800c49a <_ff_push_n+0x17a>
 800c4b8:	e002      	b.n	800c4c0 <_ff_push_n+0x1a0>
          ff_buf = f->buffer; // wrap around to beginning
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	633b      	str	r3, [r7, #48]	@ 0x30
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
 800c4c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d005      	beq.n	800c4d2 <_ff_push_n+0x1b2>
 800c4c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	68b9      	ldr	r1, [r7, #8]
 800c4cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c4ce:	f7ff fea1 	bl	800c214 <_ff_push_const_addr>
      break;
 800c4d2:	bf00      	nop
}
 800c4d4:	bf00      	nop
 800c4d6:	3738      	adds	r7, #56	@ 0x38
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <_ff_pull>:

// get one item from fifo WITHOUT updating read pointer
static inline void _ff_pull(tu_fifo_t* f, void * app_buf, uint16_t rel)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b084      	sub	sp, #16
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	60f8      	str	r0, [r7, #12]
 800c4e4:	60b9      	str	r1, [r7, #8]
 800c4e6:	4613      	mov	r3, r2
 800c4e8:	80fb      	strh	r3, [r7, #6]
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	88fa      	ldrh	r2, [r7, #6]
 800c4f0:	68f9      	ldr	r1, [r7, #12]
 800c4f2:	88c9      	ldrh	r1, [r1, #6]
 800c4f4:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c4f8:	b289      	uxth	r1, r1
 800c4fa:	fb01 f202 	mul.w	r2, r1, r2
 800c4fe:	1899      	adds	r1, r3, r2
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	88db      	ldrh	r3, [r3, #6]
 800c504:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c508:	b29b      	uxth	r3, r3
 800c50a:	461a      	mov	r2, r3
 800c50c:	68b8      	ldr	r0, [r7, #8]
 800c50e:	f004 ff66 	bl	80113de <memcpy>
}
 800c512:	bf00      	nop
 800c514:	3710      	adds	r7, #16
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}

0800c51a <_ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void _ff_pull_n(tu_fifo_t* f, void* app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_copy_mode_t copy_mode)
{
 800c51a:	b580      	push	{r7, lr}
 800c51c:	b08e      	sub	sp, #56	@ 0x38
 800c51e:	af00      	add	r7, sp, #0
 800c520:	60f8      	str	r0, [r7, #12]
 800c522:	60b9      	str	r1, [r7, #8]
 800c524:	4611      	mov	r1, r2
 800c526:	461a      	mov	r2, r3
 800c528:	460b      	mov	r3, r1
 800c52a:	80fb      	strh	r3, [r7, #6]
 800c52c:	4613      	mov	r3, r2
 800c52e:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - rd_ptr;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	889a      	ldrh	r2, [r3, #4]
 800c534:	88bb      	ldrh	r3, [r7, #4]
 800c536:	1ad3      	subs	r3, r2, r3
 800c538:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800c53a:	88fa      	ldrh	r2, [r7, #6]
 800c53c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c53e:	1ad3      	subs	r3, r2, r3
 800c540:	84bb      	strh	r3, [r7, #36]	@ 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	88db      	ldrh	r3, [r3, #6]
 800c546:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c54a:	b29b      	uxth	r3, r3
 800c54c:	461a      	mov	r2, r3
 800c54e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c550:	fb13 f302 	smulbb	r3, r3, r2
 800c554:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	88db      	ldrh	r3, [r3, #6]
 800c55a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c55e:	b29b      	uxth	r3, r3
 800c560:	461a      	mov	r2, r3
 800c562:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c564:	fb13 f302 	smulbb	r3, r3, r2
 800c568:	86fb      	strh	r3, [r7, #54]	@ 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	88ba      	ldrh	r2, [r7, #4]
 800c570:	68f9      	ldr	r1, [r7, #12]
 800c572:	88c9      	ldrh	r1, [r1, #6]
 800c574:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c578:	b289      	uxth	r1, r1
 800c57a:	fb01 f202 	mul.w	r2, r1, r2
 800c57e:	4413      	add	r3, r2
 800c580:	633b      	str	r3, [r7, #48]	@ 0x30

  switch (copy_mode)
 800c582:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800c586:	2b00      	cmp	r3, #0
 800c588:	d002      	beq.n	800c590 <_ff_pull_n+0x76>
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	d022      	beq.n	800c5d4 <_ff_pull_n+0xba>
        // Read data wrapped part
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
      }
    break;

    default: break;
 800c58e:	e0a0      	b.n	800c6d2 <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 800c590:	88fa      	ldrh	r2, [r7, #6]
 800c592:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c594:	429a      	cmp	r2, r3
 800c596:	d80d      	bhi.n	800c5b4 <_ff_pull_n+0x9a>
        memcpy(app_buf, ff_buf, n*f->item_size);
 800c598:	88fb      	ldrh	r3, [r7, #6]
 800c59a:	68fa      	ldr	r2, [r7, #12]
 800c59c:	88d2      	ldrh	r2, [r2, #6]
 800c59e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c5a2:	b292      	uxth	r2, r2
 800c5a4:	fb02 f303 	mul.w	r3, r2, r3
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c5ac:	68b8      	ldr	r0, [r7, #8]
 800c5ae:	f004 ff16 	bl	80113de <memcpy>
    break;
 800c5b2:	e08e      	b.n	800c6d2 <_ff_pull_n+0x1b8>
        memcpy(app_buf, ff_buf, lin_bytes);
 800c5b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c5b6:	461a      	mov	r2, r3
 800c5b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c5ba:	68b8      	ldr	r0, [r7, #8]
 800c5bc:	f004 ff0f 	bl	80113de <memcpy>
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800c5c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c5c2:	68ba      	ldr	r2, [r7, #8]
 800c5c4:	18d0      	adds	r0, r2, r3
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	f004 ff06 	bl	80113de <memcpy>
    break;
 800c5d2:	e07e      	b.n	800c6d2 <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 800c5d4:	88fa      	ldrh	r2, [r7, #6]
 800c5d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c5d8:	429a      	cmp	r2, r3
 800c5da:	d80f      	bhi.n	800c5fc <_ff_pull_n+0xe2>
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	88db      	ldrh	r3, [r3, #6]
 800c5e0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c5e4:	b29b      	uxth	r3, r3
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	88fb      	ldrh	r3, [r7, #6]
 800c5ea:	fb13 f302 	smulbb	r3, r3, r2
 800c5ee:	b29b      	uxth	r3, r3
 800c5f0:	461a      	mov	r2, r3
 800c5f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c5f4:	68b8      	ldr	r0, [r7, #8]
 800c5f6:	f7ff fe41 	bl	800c27c <_ff_pull_const_addr>
    break;
 800c5fa:	e069      	b.n	800c6d0 <_ff_pull_n+0x1b6>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800c5fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c5fe:	f023 0303 	bic.w	r3, r3, #3
 800c602:	843b      	strh	r3, [r7, #32]
        _ff_pull_const_addr(app_buf, ff_buf, lin_4n_bytes);
 800c604:	8c3b      	ldrh	r3, [r7, #32]
 800c606:	461a      	mov	r2, r3
 800c608:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c60a:	68b8      	ldr	r0, [r7, #8]
 800c60c:	f7ff fe36 	bl	800c27c <_ff_pull_const_addr>
        ff_buf += lin_4n_bytes;
 800c610:	8c3b      	ldrh	r3, [r7, #32]
 800c612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c614:	4413      	add	r3, r2
 800c616:	633b      	str	r3, [r7, #48]	@ 0x30
        uint8_t rem = lin_bytes & 0x03;
 800c618:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c61a:	b2db      	uxtb	r3, r3
 800c61c:	f003 0303 	and.w	r3, r3, #3
 800c620:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rem > 0)
 800c624:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d045      	beq.n	800c6b8 <_ff_pull_n+0x19e>
          volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800c630:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c634:	b29b      	uxth	r3, r3
 800c636:	f1c3 0304 	rsb	r3, r3, #4
 800c63a:	b29a      	uxth	r2, r3
 800c63c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c63e:	837b      	strh	r3, [r7, #26]
 800c640:	4613      	mov	r3, r2
 800c642:	833b      	strh	r3, [r7, #24]
 800c644:	8b7a      	ldrh	r2, [r7, #26]
 800c646:	8b3b      	ldrh	r3, [r7, #24]
 800c648:	4293      	cmp	r3, r2
 800c64a:	bf28      	it	cs
 800c64c:	4613      	movcs	r3, r2
 800c64e:	b29b      	uxth	r3, r3
 800c650:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          wrap_bytes -= remrem;
 800c654:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c658:	b29b      	uxth	r3, r3
 800c65a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	86fb      	strh	r3, [r7, #54]	@ 0x36
          uint32_t tmp32=0;
 800c660:	2300      	movs	r3, #0
 800c662:	617b      	str	r3, [r7, #20]
          uint8_t * dst_u8 = (uint8_t *)&tmp32;
 800c664:	f107 0314 	add.w	r3, r7, #20
 800c668:	62bb      	str	r3, [r7, #40]	@ 0x28
          while(rem--) *dst_u8++ = *ff_buf++;
 800c66a:	e007      	b.n	800c67c <_ff_pull_n+0x162>
 800c66c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c66e:	1c53      	adds	r3, r2, #1
 800c670:	633b      	str	r3, [r7, #48]	@ 0x30
 800c672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c674:	1c59      	adds	r1, r3, #1
 800c676:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c678:	7812      	ldrb	r2, [r2, #0]
 800c67a:	701a      	strb	r2, [r3, #0]
 800c67c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c680:	1e5a      	subs	r2, r3, #1
 800c682:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800c686:	2b00      	cmp	r3, #0
 800c688:	d1f0      	bne.n	800c66c <_ff_pull_n+0x152>
          ff_buf = f->buffer;
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	633b      	str	r3, [r7, #48]	@ 0x30
          while(remrem--) *dst_u8++ = *ff_buf++;
 800c690:	e007      	b.n	800c6a2 <_ff_pull_n+0x188>
 800c692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c694:	1c53      	adds	r3, r2, #1
 800c696:	633b      	str	r3, [r7, #48]	@ 0x30
 800c698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c69a:	1c59      	adds	r1, r3, #1
 800c69c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c69e:	7812      	ldrb	r2, [r2, #0]
 800c6a0:	701a      	strb	r2, [r3, #0]
 800c6a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c6a6:	1e5a      	subs	r2, r3, #1
 800c6a8:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d1f0      	bne.n	800c692 <_ff_pull_n+0x178>
          *reg_tx = tmp32;
 800c6b0:	697a      	ldr	r2, [r7, #20]
 800c6b2:	69fb      	ldr	r3, [r7, #28]
 800c6b4:	601a      	str	r2, [r3, #0]
 800c6b6:	e002      	b.n	800c6be <_ff_pull_n+0x1a4>
          ff_buf = f->buffer; // wrap around to beginning
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	633b      	str	r3, [r7, #48]	@ 0x30
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
 800c6be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d005      	beq.n	800c6d0 <_ff_pull_n+0x1b6>
 800c6c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c6ca:	68b8      	ldr	r0, [r7, #8]
 800c6cc:	f7ff fdd6 	bl	800c27c <_ff_pull_const_addr>
    break;
 800c6d0:	bf00      	nop
  }
}
 800c6d2:	bf00      	nop
 800c6d4:	3738      	adds	r7, #56	@ 0x38
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <advance_index>:
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset)
{
 800c6da:	b480      	push	{r7}
 800c6dc:	b085      	sub	sp, #20
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	80fb      	strh	r3, [r7, #6]
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	80bb      	strh	r3, [r7, #4]
 800c6e8:	4613      	mov	r3, r2
 800c6ea:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t) (idx + offset);
 800c6ec:	88ba      	ldrh	r2, [r7, #4]
 800c6ee:	887b      	ldrh	r3, [r7, #2]
 800c6f0:	4413      	add	r3, r2
 800c6f2:	81fb      	strh	r3, [r7, #14]
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800c6f4:	88ba      	ldrh	r2, [r7, #4]
 800c6f6:	89fb      	ldrh	r3, [r7, #14]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d804      	bhi.n	800c706 <advance_index+0x2c>
 800c6fc:	89fa      	ldrh	r2, [r7, #14]
 800c6fe:	88fb      	ldrh	r3, [r7, #6]
 800c700:	005b      	lsls	r3, r3, #1
 800c702:	429a      	cmp	r2, r3
 800c704:	db08      	blt.n	800c718 <advance_index+0x3e>
  {
    uint16_t const non_used_index_space = (uint16_t) (UINT16_MAX - (2*depth-1));
 800c706:	88fb      	ldrh	r3, [r7, #6]
 800c708:	005b      	lsls	r3, r3, #1
 800c70a:	b29b      	uxth	r3, r3
 800c70c:	425b      	negs	r3, r3
 800c70e:	81bb      	strh	r3, [r7, #12]
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800c710:	89fa      	ldrh	r2, [r7, #14]
 800c712:	89bb      	ldrh	r3, [r7, #12]
 800c714:	4413      	add	r3, r2
 800c716:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 800c718:	89fb      	ldrh	r3, [r7, #14]
}
 800c71a:	4618      	mov	r0, r3
 800c71c:	3714      	adds	r7, #20
 800c71e:	46bd      	mov	sp, r7
 800c720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c724:	4770      	bx	lr

0800c726 <_tu_fifo_peek>:
}

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static bool _tu_fifo_peek(tu_fifo_t* f, void * p_buffer, uint16_t wr_idx, uint16_t rd_idx)
{
 800c726:	b580      	push	{r7, lr}
 800c728:	b08a      	sub	sp, #40	@ 0x28
 800c72a:	af00      	add	r7, sp, #0
 800c72c:	60f8      	str	r0, [r7, #12]
 800c72e:	60b9      	str	r1, [r7, #8]
 800c730:	4611      	mov	r1, r2
 800c732:	461a      	mov	r2, r3
 800c734:	460b      	mov	r3, r1
 800c736:	80fb      	strh	r3, [r7, #6]
 800c738:	4613      	mov	r3, r2
 800c73a:	80bb      	strh	r3, [r7, #4]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	889b      	ldrh	r3, [r3, #4]
 800c740:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c742:	88fb      	ldrh	r3, [r7, #6]
 800c744:	843b      	strh	r3, [r7, #32]
 800c746:	88bb      	ldrh	r3, [r7, #4]
 800c748:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx)
 800c74a:	8c3a      	ldrh	r2, [r7, #32]
 800c74c:	8bfb      	ldrh	r3, [r7, #30]
 800c74e:	429a      	cmp	r2, r3
 800c750:	d304      	bcc.n	800c75c <_tu_fifo_peek+0x36>
    return (uint16_t) (wr_idx - rd_idx);
 800c752:	8c3a      	ldrh	r2, [r7, #32]
 800c754:	8bfb      	ldrh	r3, [r7, #30]
 800c756:	1ad3      	subs	r3, r2, r3
 800c758:	b29b      	uxth	r3, r3
 800c75a:	e008      	b.n	800c76e <_tu_fifo_peek+0x48>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800c75c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c75e:	005b      	lsls	r3, r3, #1
 800c760:	b29a      	uxth	r2, r3
 800c762:	8c39      	ldrh	r1, [r7, #32]
 800c764:	8bfb      	ldrh	r3, [r7, #30]
 800c766:	1acb      	subs	r3, r1, r3
 800c768:	b29b      	uxth	r3, r3
 800c76a:	4413      	add	r3, r2
 800c76c:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800c76e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  // nothing to peek
  if ( cnt == 0 ) return false;
 800c770:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c772:	2b00      	cmp	r3, #0
 800c774:	d101      	bne.n	800c77a <_tu_fifo_peek+0x54>
 800c776:	2300      	movs	r3, #0
 800c778:	e037      	b.n	800c7ea <_tu_fifo_peek+0xc4>

  // Check overflow and correct if required
  if ( cnt > f->depth )
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	889b      	ldrh	r3, [r3, #4]
 800c77e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c780:	429a      	cmp	r2, r3
 800c782:	d91b      	bls.n	800c7bc <_tu_fifo_peek+0x96>
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	61bb      	str	r3, [r7, #24]
 800c788:	88fb      	ldrh	r3, [r7, #6]
 800c78a:	82fb      	strh	r3, [r7, #22]
  if ( wr_idx >= f->depth )
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	889b      	ldrh	r3, [r3, #4]
 800c790:	8afa      	ldrh	r2, [r7, #22]
 800c792:	429a      	cmp	r2, r3
 800c794:	d305      	bcc.n	800c7a2 <_tu_fifo_peek+0x7c>
    rd_idx = wr_idx - f->depth;
 800c796:	69bb      	ldr	r3, [r7, #24]
 800c798:	889b      	ldrh	r3, [r3, #4]
 800c79a:	8afa      	ldrh	r2, [r7, #22]
 800c79c:	1ad3      	subs	r3, r2, r3
 800c79e:	82bb      	strh	r3, [r7, #20]
 800c7a0:	e004      	b.n	800c7ac <_tu_fifo_peek+0x86>
    rd_idx = wr_idx + f->depth;
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	889a      	ldrh	r2, [r3, #4]
 800c7a6:	8afb      	ldrh	r3, [r7, #22]
 800c7a8:	4413      	add	r3, r2
 800c7aa:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800c7ac:	69bb      	ldr	r3, [r7, #24]
 800c7ae:	8aba      	ldrh	r2, [r7, #20]
 800c7b0:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800c7b2:	8abb      	ldrh	r3, [r7, #20]
  {
    rd_idx = _ff_correct_read_index(f, wr_idx);
 800c7b4:	80bb      	strh	r3, [r7, #4]
    cnt = f->depth;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	889b      	ldrh	r3, [r3, #4]
 800c7ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	889b      	ldrh	r3, [r3, #4]
 800c7c0:	827b      	strh	r3, [r7, #18]
 800c7c2:	88bb      	ldrh	r3, [r7, #4]
 800c7c4:	823b      	strh	r3, [r7, #16]
  while ( idx >= depth ) idx -= depth;
 800c7c6:	e003      	b.n	800c7d0 <_tu_fifo_peek+0xaa>
 800c7c8:	8a3a      	ldrh	r2, [r7, #16]
 800c7ca:	8a7b      	ldrh	r3, [r7, #18]
 800c7cc:	1ad3      	subs	r3, r2, r3
 800c7ce:	823b      	strh	r3, [r7, #16]
 800c7d0:	8a7a      	ldrh	r2, [r7, #18]
 800c7d2:	8a3b      	ldrh	r3, [r7, #16]
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d9f7      	bls.n	800c7c8 <_tu_fifo_peek+0xa2>
  return idx;
 800c7d8:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c7da:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Peek data
  _ff_pull(f, p_buffer, rd_ptr);
 800c7dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c7de:	461a      	mov	r2, r3
 800c7e0:	68b9      	ldr	r1, [r7, #8]
 800c7e2:	68f8      	ldr	r0, [r7, #12]
 800c7e4:	f7ff fe7a 	bl	800c4dc <_ff_pull>

  return true;
 800c7e8:	2301      	movs	r3, #1
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3728      	adds	r7, #40	@ 0x28
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}

0800c7f2 <_tu_fifo_peek_n>:

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static uint16_t _tu_fifo_peek_n(tu_fifo_t* f, void * p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx, tu_fifo_copy_mode_t copy_mode)
{
 800c7f2:	b580      	push	{r7, lr}
 800c7f4:	b08c      	sub	sp, #48	@ 0x30
 800c7f6:	af02      	add	r7, sp, #8
 800c7f8:	60f8      	str	r0, [r7, #12]
 800c7fa:	60b9      	str	r1, [r7, #8]
 800c7fc:	4611      	mov	r1, r2
 800c7fe:	461a      	mov	r2, r3
 800c800:	460b      	mov	r3, r1
 800c802:	80fb      	strh	r3, [r7, #6]
 800c804:	4613      	mov	r3, r2
 800c806:	80bb      	strh	r3, [r7, #4]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	889b      	ldrh	r3, [r3, #4]
 800c80c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c80e:	88bb      	ldrh	r3, [r7, #4]
 800c810:	843b      	strh	r3, [r7, #32]
 800c812:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c814:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx)
 800c816:	8c3a      	ldrh	r2, [r7, #32]
 800c818:	8bfb      	ldrh	r3, [r7, #30]
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d304      	bcc.n	800c828 <_tu_fifo_peek_n+0x36>
    return (uint16_t) (wr_idx - rd_idx);
 800c81e:	8c3a      	ldrh	r2, [r7, #32]
 800c820:	8bfb      	ldrh	r3, [r7, #30]
 800c822:	1ad3      	subs	r3, r2, r3
 800c824:	b29b      	uxth	r3, r3
 800c826:	e008      	b.n	800c83a <_tu_fifo_peek_n+0x48>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800c828:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c82a:	005b      	lsls	r3, r3, #1
 800c82c:	b29a      	uxth	r2, r3
 800c82e:	8c39      	ldrh	r1, [r7, #32]
 800c830:	8bfb      	ldrh	r3, [r7, #30]
 800c832:	1acb      	subs	r3, r1, r3
 800c834:	b29b      	uxth	r3, r3
 800c836:	4413      	add	r3, r2
 800c838:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800c83a:	84fb      	strh	r3, [r7, #38]	@ 0x26

  // nothing to peek
  if ( cnt == 0 ) return 0;
 800c83c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d101      	bne.n	800c846 <_tu_fifo_peek_n+0x54>
 800c842:	2300      	movs	r3, #0
 800c844:	e041      	b.n	800c8ca <_tu_fifo_peek_n+0xd8>

  // Check overflow and correct if required
  if ( cnt > f->depth )
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	889b      	ldrh	r3, [r3, #4]
 800c84a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d91b      	bls.n	800c888 <_tu_fifo_peek_n+0x96>
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	61bb      	str	r3, [r7, #24]
 800c854:	88bb      	ldrh	r3, [r7, #4]
 800c856:	82fb      	strh	r3, [r7, #22]
  if ( wr_idx >= f->depth )
 800c858:	69bb      	ldr	r3, [r7, #24]
 800c85a:	889b      	ldrh	r3, [r3, #4]
 800c85c:	8afa      	ldrh	r2, [r7, #22]
 800c85e:	429a      	cmp	r2, r3
 800c860:	d305      	bcc.n	800c86e <_tu_fifo_peek_n+0x7c>
    rd_idx = wr_idx - f->depth;
 800c862:	69bb      	ldr	r3, [r7, #24]
 800c864:	889b      	ldrh	r3, [r3, #4]
 800c866:	8afa      	ldrh	r2, [r7, #22]
 800c868:	1ad3      	subs	r3, r2, r3
 800c86a:	82bb      	strh	r3, [r7, #20]
 800c86c:	e004      	b.n	800c878 <_tu_fifo_peek_n+0x86>
    rd_idx = wr_idx + f->depth;
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	889a      	ldrh	r2, [r3, #4]
 800c872:	8afb      	ldrh	r3, [r7, #22]
 800c874:	4413      	add	r3, r2
 800c876:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800c878:	69bb      	ldr	r3, [r7, #24]
 800c87a:	8aba      	ldrh	r2, [r7, #20]
 800c87c:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800c87e:	8abb      	ldrh	r3, [r7, #20]
  {
    rd_idx = _ff_correct_read_index(f, wr_idx);
 800c880:	863b      	strh	r3, [r7, #48]	@ 0x30
    cnt = f->depth;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	889b      	ldrh	r3, [r3, #4]
 800c886:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  // Check if we can read something at and after offset - if too less is available we read what remains
  if ( cnt < n ) n = cnt;
 800c888:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c88a:	88fb      	ldrh	r3, [r7, #6]
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d201      	bcs.n	800c894 <_tu_fifo_peek_n+0xa2>
 800c890:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c892:	80fb      	strh	r3, [r7, #6]

  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	889b      	ldrh	r3, [r3, #4]
 800c898:	827b      	strh	r3, [r7, #18]
 800c89a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c89c:	823b      	strh	r3, [r7, #16]
  while ( idx >= depth ) idx -= depth;
 800c89e:	e003      	b.n	800c8a8 <_tu_fifo_peek_n+0xb6>
 800c8a0:	8a3a      	ldrh	r2, [r7, #16]
 800c8a2:	8a7b      	ldrh	r3, [r7, #18]
 800c8a4:	1ad3      	subs	r3, r2, r3
 800c8a6:	823b      	strh	r3, [r7, #16]
 800c8a8:	8a7a      	ldrh	r2, [r7, #18]
 800c8aa:	8a3b      	ldrh	r3, [r7, #16]
 800c8ac:	429a      	cmp	r2, r3
 800c8ae:	d9f7      	bls.n	800c8a0 <_tu_fifo_peek_n+0xae>
  return idx;
 800c8b0:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c8b2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Peek data
  _ff_pull_n(f, p_buffer, n, rd_ptr, copy_mode);
 800c8b4:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800c8b6:	88fa      	ldrh	r2, [r7, #6]
 800c8b8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800c8bc:	9300      	str	r3, [sp, #0]
 800c8be:	460b      	mov	r3, r1
 800c8c0:	68b9      	ldr	r1, [r7, #8]
 800c8c2:	68f8      	ldr	r0, [r7, #12]
 800c8c4:	f7ff fe29 	bl	800c51a <_ff_pull_n>

  return n;
 800c8c8:	88fb      	ldrh	r3, [r7, #6]
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3728      	adds	r7, #40	@ 0x28
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}

0800c8d2 <_tu_fifo_write_n>:

static uint16_t _tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 800c8d2:	b580      	push	{r7, lr}
 800c8d4:	b092      	sub	sp, #72	@ 0x48
 800c8d6:	af02      	add	r7, sp, #8
 800c8d8:	60f8      	str	r0, [r7, #12]
 800c8da:	60b9      	str	r1, [r7, #8]
 800c8dc:	4611      	mov	r1, r2
 800c8de:	461a      	mov	r2, r3
 800c8e0:	460b      	mov	r3, r1
 800c8e2:	80fb      	strh	r3, [r7, #6]
 800c8e4:	4613      	mov	r3, r2
 800c8e6:	717b      	strb	r3, [r7, #5]
  if ( n == 0 ) return 0;
 800c8e8:	88fb      	ldrh	r3, [r7, #6]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d101      	bne.n	800c8f2 <_tu_fifo_write_n+0x20>
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	e0bc      	b.n	800ca6c <_tu_fifo_write_n+0x19a>

  _ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	891b      	ldrh	r3, [r3, #8]
 800c8f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t rd_idx = f->rd_idx;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	895b      	ldrh	r3, [r3, #10]
 800c8fc:	86fb      	strh	r3, [r7, #54]	@ 0x36

  uint8_t const* buf8 = (uint8_t const*) data;
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	63bb      	str	r3, [r7, #56]	@ 0x38

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ",
                       rd_idx, wr_idx, _ff_count(f->depth, wr_idx, rd_idx), _ff_remaining(f->depth, wr_idx, rd_idx), n);

  if ( !f->overwritable )
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	79db      	ldrb	r3, [r3, #7]
 800c906:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800c90a:	b2db      	uxtb	r3, r3
 800c90c:	f083 0301 	eor.w	r3, r3, #1
 800c910:	b2db      	uxtb	r3, r3
 800c912:	2b00      	cmp	r3, #0
 800c914:	d036      	beq.n	800c984 <_tu_fifo_write_n+0xb2>
  {
    // limit up to full
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	889b      	ldrh	r3, [r3, #4]
 800c91a:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800c91c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c91e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c920:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c922:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c924:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c926:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c928:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c92a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c92c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c92e:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx)
 800c930:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c932:	8c3b      	ldrh	r3, [r7, #32]
 800c934:	429a      	cmp	r2, r3
 800c936:	d304      	bcc.n	800c942 <_tu_fifo_write_n+0x70>
    return (uint16_t) (wr_idx - rd_idx);
 800c938:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c93a:	8c3b      	ldrh	r3, [r7, #32]
 800c93c:	1ad3      	subs	r3, r2, r3
 800c93e:	b29b      	uxth	r3, r3
 800c940:	e008      	b.n	800c954 <_tu_fifo_write_n+0x82>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800c942:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c944:	005b      	lsls	r3, r3, #1
 800c946:	b29a      	uxth	r2, r3
 800c948:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800c94a:	8c3b      	ldrh	r3, [r7, #32]
 800c94c:	1acb      	subs	r3, r1, r3
 800c94e:	b29b      	uxth	r3, r3
 800c950:	4413      	add	r3, r2
 800c952:	b29b      	uxth	r3, r3
  uint16_t const count = _ff_count(depth, wr_idx, rd_idx);
 800c954:	83fb      	strh	r3, [r7, #30]
  return (depth > count) ? (depth - count) : 0;
 800c956:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c958:	8bfb      	ldrh	r3, [r7, #30]
 800c95a:	429a      	cmp	r2, r3
 800c95c:	d904      	bls.n	800c968 <_tu_fifo_write_n+0x96>
 800c95e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c960:	8bfb      	ldrh	r3, [r7, #30]
 800c962:	1ad3      	subs	r3, r2, r3
 800c964:	b29b      	uxth	r3, r3
 800c966:	e000      	b.n	800c96a <_tu_fifo_write_n+0x98>
 800c968:	2300      	movs	r3, #0
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800c96a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800c96c:	88fb      	ldrh	r3, [r7, #6]
 800c96e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800c970:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c972:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c974:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c976:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c978:	4293      	cmp	r3, r2
 800c97a:	bf28      	it	cs
 800c97c:	4613      	movcs	r3, r2
 800c97e:	b29b      	uxth	r3, r3
    n = tu_min16(n, remain);
 800c980:	80fb      	strh	r3, [r7, #6]
 800c982:	e04b      	b.n	800ca1c <_tu_fifo_write_n+0x14a>
  {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e at read pointer data will be overwritten
    // Note: we can modify read buffer contents but we must not modify the read index itself within a write function!
    // Since it would end up in a race condition with read functions!
    if ( n >= f->depth )
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	889b      	ldrh	r3, [r3, #4]
 800c988:	88fa      	ldrh	r2, [r7, #6]
 800c98a:	429a      	cmp	r2, r3
 800c98c:	d317      	bcc.n	800c9be <_tu_fifo_write_n+0xec>
    {
      // Only copy last part
      if ( copy_mode == TU_FIFO_COPY_INC )
 800c98e:	797b      	ldrb	r3, [r7, #5]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d10e      	bne.n	800c9b2 <_tu_fifo_write_n+0xe0>
      {
        buf8 += (n - f->depth) * f->item_size;
 800c994:	88fb      	ldrh	r3, [r7, #6]
 800c996:	68fa      	ldr	r2, [r7, #12]
 800c998:	8892      	ldrh	r2, [r2, #4]
 800c99a:	1a9b      	subs	r3, r3, r2
 800c99c:	68fa      	ldr	r2, [r7, #12]
 800c99e:	88d2      	ldrh	r2, [r2, #6]
 800c9a0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c9a4:	b292      	uxth	r2, r2
 800c9a6:	fb02 f303 	mul.w	r3, r2, r3
 800c9aa:	461a      	mov	r2, r3
 800c9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ae:	4413      	add	r3, r2
 800c9b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	889b      	ldrh	r3, [r3, #4]
 800c9b6:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800c9b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c9ba:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c9bc:	e02e      	b.n	800ca1c <_tu_fifo_write_n+0x14a>
    }
    else
    {
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	889b      	ldrh	r3, [r3, #4]
 800c9c2:	83bb      	strh	r3, [r7, #28]
 800c9c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c9c6:	837b      	strh	r3, [r7, #26]
 800c9c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c9ca:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx)
 800c9cc:	8b7a      	ldrh	r2, [r7, #26]
 800c9ce:	8b3b      	ldrh	r3, [r7, #24]
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d304      	bcc.n	800c9de <_tu_fifo_write_n+0x10c>
    return (uint16_t) (wr_idx - rd_idx);
 800c9d4:	8b7a      	ldrh	r2, [r7, #26]
 800c9d6:	8b3b      	ldrh	r3, [r7, #24]
 800c9d8:	1ad3      	subs	r3, r2, r3
 800c9da:	b29b      	uxth	r3, r3
 800c9dc:	e008      	b.n	800c9f0 <_tu_fifo_write_n+0x11e>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800c9de:	8bbb      	ldrh	r3, [r7, #28]
 800c9e0:	005b      	lsls	r3, r3, #1
 800c9e2:	b29a      	uxth	r2, r3
 800c9e4:	8b79      	ldrh	r1, [r7, #26]
 800c9e6:	8b3b      	ldrh	r3, [r7, #24]
 800c9e8:	1acb      	subs	r3, r1, r3
 800c9ea:	b29b      	uxth	r3, r3
 800c9ec:	4413      	add	r3, r2
 800c9ee:	b29b      	uxth	r3, r3
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 800c9f0:	86bb      	strh	r3, [r7, #52]	@ 0x34
      if (overflowable_count + n >= 2*f->depth)
 800c9f2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800c9f4:	88fb      	ldrh	r3, [r7, #6]
 800c9f6:	441a      	add	r2, r3
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	889b      	ldrh	r3, [r3, #4]
 800c9fc:	005b      	lsls	r3, r3, #1
 800c9fe:	429a      	cmp	r2, r3
 800ca00:	db0c      	blt.n	800ca1c <_tu_fifo_write_n+0x14a>
      {
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	8898      	ldrh	r0, [r3, #4]
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	889a      	ldrh	r2, [r3, #4]
 800ca0a:	88fb      	ldrh	r3, [r7, #6]
 800ca0c:	1ad3      	subs	r3, r2, r3
 800ca0e:	b29a      	uxth	r2, r3
 800ca10:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ca12:	4619      	mov	r1, r3
 800ca14:	f7ff fe61 	bl	800c6da <advance_index>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n)
 800ca1c:	88fb      	ldrh	r3, [r7, #6]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d023      	beq.n	800ca6a <_tu_fifo_write_n+0x198>
  {
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	889b      	ldrh	r3, [r3, #4]
 800ca26:	82fb      	strh	r3, [r7, #22]
 800ca28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ca2a:	82bb      	strh	r3, [r7, #20]
  while ( idx >= depth ) idx -= depth;
 800ca2c:	e003      	b.n	800ca36 <_tu_fifo_write_n+0x164>
 800ca2e:	8aba      	ldrh	r2, [r7, #20]
 800ca30:	8afb      	ldrh	r3, [r7, #22]
 800ca32:	1ad3      	subs	r3, r2, r3
 800ca34:	82bb      	strh	r3, [r7, #20]
 800ca36:	8afa      	ldrh	r2, [r7, #22]
 800ca38:	8abb      	ldrh	r3, [r7, #20]
 800ca3a:	429a      	cmp	r2, r3
 800ca3c:	d9f7      	bls.n	800ca2e <_tu_fifo_write_n+0x15c>
  return idx;
 800ca3e:	8abb      	ldrh	r3, [r7, #20]
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800ca40:	863b      	strh	r3, [r7, #48]	@ 0x30

    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    // Write data
    _ff_push_n(f, buf8, n, wr_ptr, copy_mode);
 800ca42:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800ca44:	88fa      	ldrh	r2, [r7, #6]
 800ca46:	797b      	ldrb	r3, [r7, #5]
 800ca48:	9300      	str	r3, [sp, #0]
 800ca4a:	460b      	mov	r3, r1
 800ca4c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ca4e:	68f8      	ldr	r0, [r7, #12]
 800ca50:	f7ff fc66 	bl	800c320 <_ff_push_n>

    // Advance index
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	889b      	ldrh	r3, [r3, #4]
 800ca58:	88fa      	ldrh	r2, [r7, #6]
 800ca5a:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	f7ff fe3c 	bl	800c6da <advance_index>
 800ca62:	4603      	mov	r3, r0
 800ca64:	461a      	mov	r2, r3
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\n", f->wr_idx);
  }

  _ff_unlock(f->mutex_wr);

  return n;
 800ca6a:	88fb      	ldrh	r3, [r7, #6]
}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	3740      	adds	r7, #64	@ 0x40
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}

0800ca74 <_tu_fifo_read_n>:

static uint16_t _tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b086      	sub	sp, #24
 800ca78:	af02      	add	r7, sp, #8
 800ca7a:	60f8      	str	r0, [r7, #12]
 800ca7c:	60b9      	str	r1, [r7, #8]
 800ca7e:	4611      	mov	r1, r2
 800ca80:	461a      	mov	r2, r3
 800ca82:	460b      	mov	r3, r1
 800ca84:	80fb      	strh	r3, [r7, #6]
 800ca86:	4613      	mov	r3, r2
 800ca88:	717b      	strb	r3, [r7, #5]
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	891b      	ldrh	r3, [r3, #8]
 800ca8e:	b298      	uxth	r0, r3
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	895b      	ldrh	r3, [r3, #10]
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	88f9      	ldrh	r1, [r7, #6]
 800ca98:	797a      	ldrb	r2, [r7, #5]
 800ca9a:	9201      	str	r2, [sp, #4]
 800ca9c:	9300      	str	r3, [sp, #0]
 800ca9e:	4603      	mov	r3, r0
 800caa0:	460a      	mov	r2, r1
 800caa2:	68b9      	ldr	r1, [r7, #8]
 800caa4:	68f8      	ldr	r0, [r7, #12]
 800caa6:	f7ff fea4 	bl	800c7f2 <_tu_fifo_peek_n>
 800caaa:	4603      	mov	r3, r0
 800caac:	80fb      	strh	r3, [r7, #6]

  // Advance read pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	8898      	ldrh	r0, [r3, #4]
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	895b      	ldrh	r3, [r3, #10]
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	88fa      	ldrh	r2, [r7, #6]
 800caba:	4619      	mov	r1, r3
 800cabc:	f7ff fe0d 	bl	800c6da <advance_index>
 800cac0:	4603      	mov	r3, r0
 800cac2:	461a      	mov	r2, r3
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	815a      	strh	r2, [r3, #10]

  _ff_unlock(f->mutex_rd);
  return n;
 800cac8:	88fb      	ldrh	r3, [r7, #6]
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3710      	adds	r7, #16
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}

0800cad2 <tu_fifo_count>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_count(tu_fifo_t* f)
{
 800cad2:	b480      	push	{r7}
 800cad4:	b087      	sub	sp, #28
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	6078      	str	r0, [r7, #4]
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	8899      	ldrh	r1, [r3, #4]
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	891b      	ldrh	r3, [r3, #8]
 800cae2:	b29a      	uxth	r2, r3
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	895b      	ldrh	r3, [r3, #10]
 800cae8:	b29b      	uxth	r3, r3
 800caea:	8279      	strh	r1, [r7, #18]
 800caec:	823a      	strh	r2, [r7, #16]
 800caee:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx)
 800caf0:	8a3a      	ldrh	r2, [r7, #16]
 800caf2:	89fb      	ldrh	r3, [r7, #14]
 800caf4:	429a      	cmp	r2, r3
 800caf6:	d304      	bcc.n	800cb02 <tu_fifo_count+0x30>
    return (uint16_t) (wr_idx - rd_idx);
 800caf8:	8a3a      	ldrh	r2, [r7, #16]
 800cafa:	89fb      	ldrh	r3, [r7, #14]
 800cafc:	1ad3      	subs	r3, r2, r3
 800cafe:	b29b      	uxth	r3, r3
 800cb00:	e008      	b.n	800cb14 <tu_fifo_count+0x42>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800cb02:	8a7b      	ldrh	r3, [r7, #18]
 800cb04:	005b      	lsls	r3, r3, #1
 800cb06:	b29a      	uxth	r2, r3
 800cb08:	8a39      	ldrh	r1, [r7, #16]
 800cb0a:	89fb      	ldrh	r3, [r7, #14]
 800cb0c:	1acb      	subs	r3, r1, r3
 800cb0e:	b29b      	uxth	r3, r3
 800cb10:	4413      	add	r3, r2
 800cb12:	b29b      	uxth	r3, r3
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800cb14:	687a      	ldr	r2, [r7, #4]
 800cb16:	8892      	ldrh	r2, [r2, #4]
 800cb18:	82fb      	strh	r3, [r7, #22]
 800cb1a:	4613      	mov	r3, r2
 800cb1c:	82bb      	strh	r3, [r7, #20]
 800cb1e:	8afa      	ldrh	r2, [r7, #22]
 800cb20:	8abb      	ldrh	r3, [r7, #20]
 800cb22:	4293      	cmp	r3, r2
 800cb24:	bf28      	it	cs
 800cb26:	4613      	movcs	r3, r2
 800cb28:	b29b      	uxth	r3, r3
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	371c      	adds	r7, #28
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb34:	4770      	bx	lr

0800cb36 <tu_fifo_empty>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_empty(tu_fifo_t* f)
{
 800cb36:	b480      	push	{r7}
 800cb38:	b083      	sub	sp, #12
 800cb3a:	af00      	add	r7, sp, #0
 800cb3c:	6078      	str	r0, [r7, #4]
  return f->wr_idx == f->rd_idx;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	891b      	ldrh	r3, [r3, #8]
 800cb42:	b29a      	uxth	r2, r3
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	895b      	ldrh	r3, [r3, #10]
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	429a      	cmp	r2, r3
 800cb4c:	bf0c      	ite	eq
 800cb4e:	2301      	moveq	r3, #1
 800cb50:	2300      	movne	r3, #0
 800cb52:	b2db      	uxtb	r3, r3
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	370c      	adds	r7, #12
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5e:	4770      	bx	lr

0800cb60 <tu_fifo_full>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_full(tu_fifo_t* f)
{
 800cb60:	b480      	push	{r7}
 800cb62:	b085      	sub	sp, #20
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	8899      	ldrh	r1, [r3, #4]
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	891b      	ldrh	r3, [r3, #8]
 800cb70:	b29a      	uxth	r2, r3
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	895b      	ldrh	r3, [r3, #10]
 800cb76:	b29b      	uxth	r3, r3
 800cb78:	81f9      	strh	r1, [r7, #14]
 800cb7a:	81ba      	strh	r2, [r7, #12]
 800cb7c:	817b      	strh	r3, [r7, #10]
  if (wr_idx >= rd_idx)
 800cb7e:	89ba      	ldrh	r2, [r7, #12]
 800cb80:	897b      	ldrh	r3, [r7, #10]
 800cb82:	429a      	cmp	r2, r3
 800cb84:	d304      	bcc.n	800cb90 <tu_fifo_full+0x30>
    return (uint16_t) (wr_idx - rd_idx);
 800cb86:	89ba      	ldrh	r2, [r7, #12]
 800cb88:	897b      	ldrh	r3, [r7, #10]
 800cb8a:	1ad3      	subs	r3, r2, r3
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	e008      	b.n	800cba2 <tu_fifo_full+0x42>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800cb90:	89fb      	ldrh	r3, [r7, #14]
 800cb92:	005b      	lsls	r3, r3, #1
 800cb94:	b29a      	uxth	r2, r3
 800cb96:	89b9      	ldrh	r1, [r7, #12]
 800cb98:	897b      	ldrh	r3, [r7, #10]
 800cb9a:	1acb      	subs	r3, r1, r3
 800cb9c:	b29b      	uxth	r3, r3
 800cb9e:	4413      	add	r3, r2
 800cba0:	b29b      	uxth	r3, r3
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	8892      	ldrh	r2, [r2, #4]
 800cba6:	4293      	cmp	r3, r2
 800cba8:	bf2c      	ite	cs
 800cbaa:	2301      	movcs	r3, #1
 800cbac:	2300      	movcc	r3, #0
 800cbae:	b2db      	uxtb	r3, r3
}
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	3714      	adds	r7, #20
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbba:	4770      	bx	lr

0800cbbc <tu_fifo_remaining>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_remaining(tu_fifo_t* f)
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b087      	sub	sp, #28
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
  return _ff_remaining(f->depth, f->wr_idx, f->rd_idx);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	8899      	ldrh	r1, [r3, #4]
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	891b      	ldrh	r3, [r3, #8]
 800cbcc:	b29a      	uxth	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	895b      	ldrh	r3, [r3, #10]
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	82f9      	strh	r1, [r7, #22]
 800cbd6:	82ba      	strh	r2, [r7, #20]
 800cbd8:	827b      	strh	r3, [r7, #18]
 800cbda:	8afb      	ldrh	r3, [r7, #22]
 800cbdc:	823b      	strh	r3, [r7, #16]
 800cbde:	8abb      	ldrh	r3, [r7, #20]
 800cbe0:	81fb      	strh	r3, [r7, #14]
 800cbe2:	8a7b      	ldrh	r3, [r7, #18]
 800cbe4:	81bb      	strh	r3, [r7, #12]
  if (wr_idx >= rd_idx)
 800cbe6:	89fa      	ldrh	r2, [r7, #14]
 800cbe8:	89bb      	ldrh	r3, [r7, #12]
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d304      	bcc.n	800cbf8 <tu_fifo_remaining+0x3c>
    return (uint16_t) (wr_idx - rd_idx);
 800cbee:	89fa      	ldrh	r2, [r7, #14]
 800cbf0:	89bb      	ldrh	r3, [r7, #12]
 800cbf2:	1ad3      	subs	r3, r2, r3
 800cbf4:	b29b      	uxth	r3, r3
 800cbf6:	e008      	b.n	800cc0a <tu_fifo_remaining+0x4e>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800cbf8:	8a3b      	ldrh	r3, [r7, #16]
 800cbfa:	005b      	lsls	r3, r3, #1
 800cbfc:	b29a      	uxth	r2, r3
 800cbfe:	89f9      	ldrh	r1, [r7, #14]
 800cc00:	89bb      	ldrh	r3, [r7, #12]
 800cc02:	1acb      	subs	r3, r1, r3
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	4413      	add	r3, r2
 800cc08:	b29b      	uxth	r3, r3
  uint16_t const count = _ff_count(depth, wr_idx, rd_idx);
 800cc0a:	817b      	strh	r3, [r7, #10]
  return (depth > count) ? (depth - count) : 0;
 800cc0c:	8afa      	ldrh	r2, [r7, #22]
 800cc0e:	897b      	ldrh	r3, [r7, #10]
 800cc10:	429a      	cmp	r2, r3
 800cc12:	d904      	bls.n	800cc1e <tu_fifo_remaining+0x62>
 800cc14:	8afa      	ldrh	r2, [r7, #22]
 800cc16:	897b      	ldrh	r3, [r7, #10]
 800cc18:	1ad3      	subs	r3, r2, r3
 800cc1a:	b29b      	uxth	r3, r3
 800cc1c:	e000      	b.n	800cc20 <tu_fifo_remaining+0x64>
 800cc1e:	2300      	movs	r3, #0
}
 800cc20:	4618      	mov	r0, r3
 800cc22:	371c      	adds	r7, #28
 800cc24:	46bd      	mov	sp, r7
 800cc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2a:	4770      	bx	lr

0800cc2c <tu_fifo_read>:

    @returns TRUE if the queue is not empty
 */
/******************************************************************************/
bool tu_fifo_read(tu_fifo_t* f, void * buffer)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b084      	sub	sp, #16
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	6078      	str	r0, [r7, #4]
 800cc34:	6039      	str	r1, [r7, #0]
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	891b      	ldrh	r3, [r3, #8]
 800cc3a:	b29a      	uxth	r2, r3
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	895b      	ldrh	r3, [r3, #10]
 800cc40:	b29b      	uxth	r3, r3
 800cc42:	6839      	ldr	r1, [r7, #0]
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f7ff fd6e 	bl	800c726 <_tu_fifo_peek>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	73fb      	strb	r3, [r7, #15]

  // Advance pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	8898      	ldrh	r0, [r3, #4]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	895b      	ldrh	r3, [r3, #10]
 800cc56:	b29b      	uxth	r3, r3
 800cc58:	7bfa      	ldrb	r2, [r7, #15]
 800cc5a:	b292      	uxth	r2, r2
 800cc5c:	4619      	mov	r1, r3
 800cc5e:	f7ff fd3c 	bl	800c6da <advance_index>
 800cc62:	4603      	mov	r3, r0
 800cc64:	461a      	mov	r2, r3
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	815a      	strh	r2, [r3, #10]

  _ff_unlock(f->mutex_rd);
  return ret;
 800cc6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	3710      	adds	r7, #16
 800cc70:	46bd      	mov	sp, r7
 800cc72:	bd80      	pop	{r7, pc}

0800cc74 <tu_fifo_read_n>:

    @returns number of items read from the FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b084      	sub	sp, #16
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	60f8      	str	r0, [r7, #12]
 800cc7c:	60b9      	str	r1, [r7, #8]
 800cc7e:	4613      	mov	r3, r2
 800cc80:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_INC);
 800cc82:	88fa      	ldrh	r2, [r7, #6]
 800cc84:	2300      	movs	r3, #0
 800cc86:	68b9      	ldr	r1, [r7, #8]
 800cc88:	68f8      	ldr	r0, [r7, #12]
 800cc8a:	f7ff fef3 	bl	800ca74 <_tu_fifo_read_n>
 800cc8e:	4603      	mov	r3, r0
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3710      	adds	r7, #16
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <tu_fifo_read_n_const_addr_full_words>:

uint16_t tu_fifo_read_n_const_addr_full_words(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b084      	sub	sp, #16
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	60b9      	str	r1, [r7, #8]
 800cca2:	4613      	mov	r3, r2
 800cca4:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_CST_FULL_WORDS);
 800cca6:	88fa      	ldrh	r2, [r7, #6]
 800cca8:	2301      	movs	r3, #1
 800ccaa:	68b9      	ldr	r1, [r7, #8]
 800ccac:	68f8      	ldr	r0, [r7, #12]
 800ccae:	f7ff fee1 	bl	800ca74 <_tu_fifo_read_n>
 800ccb2:	4603      	mov	r3, r0
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3710      	adds	r7, #16
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}

0800ccbc <tu_fifo_write>:
    @returns TRUE if the data was written to the FIFO (overwrittable
             FIFO will always return TRUE)
 */
/******************************************************************************/
bool tu_fifo_write(tu_fifo_t* f, const void * data)
{
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b086      	sub	sp, #24
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
 800ccc4:	6039      	str	r1, [r7, #0]
  _ff_lock(f->mutex_wr);

  bool ret;
  uint16_t const wr_idx = f->wr_idx;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	891b      	ldrh	r3, [r3, #8]
 800ccca:	82bb      	strh	r3, [r7, #20]

  if ( tu_fifo_full(f) && !f->overwritable )
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f7ff ff47 	bl	800cb60 <tu_fifo_full>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d00c      	beq.n	800ccf2 <tu_fifo_write+0x36>
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	79db      	ldrb	r3, [r3, #7]
 800ccdc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800cce0:	b2db      	uxtb	r3, r3
 800cce2:	f083 0301 	eor.w	r3, r3, #1
 800cce6:	b2db      	uxtb	r3, r3
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d002      	beq.n	800ccf2 <tu_fifo_write+0x36>
  {
    ret = false;
 800ccec:	2300      	movs	r3, #0
 800ccee:	75fb      	strb	r3, [r7, #23]
 800ccf0:	e022      	b.n	800cd38 <tu_fifo_write+0x7c>
  }else
  {
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	889b      	ldrh	r3, [r3, #4]
 800ccf6:	823b      	strh	r3, [r7, #16]
 800ccf8:	8abb      	ldrh	r3, [r7, #20]
 800ccfa:	81fb      	strh	r3, [r7, #14]
  while ( idx >= depth ) idx -= depth;
 800ccfc:	e003      	b.n	800cd06 <tu_fifo_write+0x4a>
 800ccfe:	89fa      	ldrh	r2, [r7, #14]
 800cd00:	8a3b      	ldrh	r3, [r7, #16]
 800cd02:	1ad3      	subs	r3, r2, r3
 800cd04:	81fb      	strh	r3, [r7, #14]
 800cd06:	8a3a      	ldrh	r2, [r7, #16]
 800cd08:	89fb      	ldrh	r3, [r7, #14]
 800cd0a:	429a      	cmp	r2, r3
 800cd0c:	d9f7      	bls.n	800ccfe <tu_fifo_write+0x42>
  return idx;
 800cd0e:	89fb      	ldrh	r3, [r7, #14]
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800cd10:	827b      	strh	r3, [r7, #18]

    // Write data
    _ff_push(f, data, wr_ptr);
 800cd12:	8a7b      	ldrh	r3, [r7, #18]
 800cd14:	461a      	mov	r2, r3
 800cd16:	6839      	ldr	r1, [r7, #0]
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f7ff fae2 	bl	800c2e2 <_ff_push>

    // Advance pointer
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	889b      	ldrh	r3, [r3, #4]
 800cd22:	8ab9      	ldrh	r1, [r7, #20]
 800cd24:	2201      	movs	r2, #1
 800cd26:	4618      	mov	r0, r3
 800cd28:	f7ff fcd7 	bl	800c6da <advance_index>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	461a      	mov	r2, r3
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	811a      	strh	r2, [r3, #8]

    ret = true;
 800cd34:	2301      	movs	r3, #1
 800cd36:	75fb      	strb	r3, [r7, #23]
  }

  _ff_unlock(f->mutex_wr);

  return ret;
 800cd38:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3718      	adds	r7, #24
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}

0800cd42 <tu_fifo_write_n>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n)
{
 800cd42:	b580      	push	{r7, lr}
 800cd44:	b084      	sub	sp, #16
 800cd46:	af00      	add	r7, sp, #0
 800cd48:	60f8      	str	r0, [r7, #12]
 800cd4a:	60b9      	str	r1, [r7, #8]
 800cd4c:	4613      	mov	r3, r2
 800cd4e:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_INC);
 800cd50:	88fa      	ldrh	r2, [r7, #6]
 800cd52:	2300      	movs	r3, #0
 800cd54:	68b9      	ldr	r1, [r7, #8]
 800cd56:	68f8      	ldr	r0, [r7, #12]
 800cd58:	f7ff fdbb 	bl	800c8d2 <_tu_fifo_write_n>
 800cd5c:	4603      	mov	r3, r0
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3710      	adds	r7, #16
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}

0800cd66 <tu_fifo_write_n_const_addr_full_words>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n_const_addr_full_words(tu_fifo_t* f, const void * data, uint16_t n)
{
 800cd66:	b580      	push	{r7, lr}
 800cd68:	b084      	sub	sp, #16
 800cd6a:	af00      	add	r7, sp, #0
 800cd6c:	60f8      	str	r0, [r7, #12]
 800cd6e:	60b9      	str	r1, [r7, #8]
 800cd70:	4613      	mov	r3, r2
 800cd72:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_CST_FULL_WORDS);
 800cd74:	88fa      	ldrh	r2, [r7, #6]
 800cd76:	2301      	movs	r3, #1
 800cd78:	68b9      	ldr	r1, [r7, #8]
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f7ff fda9 	bl	800c8d2 <_tu_fifo_write_n>
 800cd80:	4603      	mov	r3, r0
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	3710      	adds	r7, #16
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}

0800cd8a <tu_fifo_clear>:
    @param[in]  f
                Pointer to the FIFO buffer to manipulate
 */
/******************************************************************************/
bool tu_fifo_clear(tu_fifo_t *f)
{
 800cd8a:	b480      	push	{r7}
 800cd8c:	b083      	sub	sp, #12
 800cd8e:	af00      	add	r7, sp, #0
 800cd90:	6078      	str	r0, [r7, #4]
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2200      	movs	r2, #0
 800cd96:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	811a      	strh	r2, [r3, #8]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);
  return true;
 800cd9e:	2301      	movs	r3, #1
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	370c      	adds	r7, #12
 800cda4:	46bd      	mov	sp, r7
 800cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdaa:	4770      	bx	lr

0800cdac <tu_fifo_set_overwritable>:
    @param[in]  overwritable
                Overwritable mode the fifo is set to
 */
/******************************************************************************/
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable)
{
 800cdac:	b480      	push	{r7}
 800cdae:	b083      	sub	sp, #12
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
 800cdb4:	460b      	mov	r3, r1
 800cdb6:	70fb      	strb	r3, [r7, #3]
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800cdb8:	687a      	ldr	r2, [r7, #4]
 800cdba:	79d3      	ldrb	r3, [r2, #7]
 800cdbc:	78f9      	ldrb	r1, [r7, #3]
 800cdbe:	f361 13c7 	bfi	r3, r1, #7, #1
 800cdc2:	71d3      	strb	r3, [r2, #7]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
 800cdc4:	2301      	movs	r3, #1
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	370c      	adds	r7, #12
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd0:	4770      	bx	lr
	...

0800cdd4 <get_driver>:
tu_static uint8_t _app_driver_count = 0;

// virtually joins built-in and application drivers together.
// Application is positioned first to allow overwriting built-in ones.
static inline usbd_class_driver_t const * get_driver(uint8_t drvid)
{
 800cdd4:	b480      	push	{r7}
 800cdd6:	b083      	sub	sp, #12
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	4603      	mov	r3, r0
 800cddc:	71fb      	strb	r3, [r7, #7]
  // Application drivers
  if ( usbd_app_driver_get_cb )
 800cdde:	4b14      	ldr	r3, [pc, #80]	@ (800ce30 <get_driver+0x5c>)
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d012      	beq.n	800ce0a <get_driver+0x36>
  {
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800cde4:	4b13      	ldr	r3, [pc, #76]	@ (800ce34 <get_driver+0x60>)
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	79fa      	ldrb	r2, [r7, #7]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d208      	bcs.n	800ce00 <get_driver+0x2c>
 800cdee:	4b12      	ldr	r3, [pc, #72]	@ (800ce38 <get_driver+0x64>)
 800cdf0:	6819      	ldr	r1, [r3, #0]
 800cdf2:	79fa      	ldrb	r2, [r7, #7]
 800cdf4:	4613      	mov	r3, r2
 800cdf6:	005b      	lsls	r3, r3, #1
 800cdf8:	4413      	add	r3, r2
 800cdfa:	00db      	lsls	r3, r3, #3
 800cdfc:	440b      	add	r3, r1
 800cdfe:	e010      	b.n	800ce22 <get_driver+0x4e>
    drvid -= _app_driver_count;
 800ce00:	4b0c      	ldr	r3, [pc, #48]	@ (800ce34 <get_driver+0x60>)
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	79fa      	ldrb	r2, [r7, #7]
 800ce06:	1ad3      	subs	r3, r2, r3
 800ce08:	71fb      	strb	r3, [r7, #7]
  }

  // Built-in drivers
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800ce0a:	79fb      	ldrb	r3, [r7, #7]
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	d807      	bhi.n	800ce20 <get_driver+0x4c>
 800ce10:	79fa      	ldrb	r2, [r7, #7]
 800ce12:	4613      	mov	r3, r2
 800ce14:	005b      	lsls	r3, r3, #1
 800ce16:	4413      	add	r3, r2
 800ce18:	00db      	lsls	r3, r3, #3
 800ce1a:	4a08      	ldr	r2, [pc, #32]	@ (800ce3c <get_driver+0x68>)
 800ce1c:	4413      	add	r3, r2
 800ce1e:	e000      	b.n	800ce22 <get_driver+0x4e>

  return NULL;
 800ce20:	2300      	movs	r3, #0
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	370c      	adds	r7, #12
 800ce26:	46bd      	mov	sp, r7
 800ce28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2c:	4770      	bx	lr
 800ce2e:	bf00      	nop
 800ce30:	00000000 	.word	0x00000000
 800ce34:	20005034 	.word	0x20005034
 800ce38:	20005030 	.word	0x20005030
 800ce3c:	0803572c 	.word	0x0803572c

0800ce40 <tud_mounted>:
{
  return _usbd_dev.connected;
}

bool tud_mounted(void)
{
 800ce40:	b480      	push	{r7}
 800ce42:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800ce44:	4b06      	ldr	r3, [pc, #24]	@ (800ce60 <tud_mounted+0x20>)
 800ce46:	785b      	ldrb	r3, [r3, #1]
 800ce48:	b2db      	uxtb	r3, r3
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	bf14      	ite	ne
 800ce4e:	2301      	movne	r3, #1
 800ce50:	2300      	moveq	r3, #0
 800ce52:	b2db      	uxtb	r3, r3
}
 800ce54:	4618      	mov	r0, r3
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr
 800ce5e:	bf00      	nop
 800ce60:	20005004 	.word	0x20005004

0800ce64 <tud_suspended>:

bool tud_suspended(void)
{
 800ce64:	b480      	push	{r7}
 800ce66:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800ce68:	4b07      	ldr	r3, [pc, #28]	@ (800ce88 <tud_suspended+0x24>)
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	bf14      	ite	ne
 800ce76:	2301      	movne	r3, #1
 800ce78:	2300      	moveq	r3, #0
 800ce7a:	b2db      	uxtb	r3, r3
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce84:	4770      	bx	lr
 800ce86:	bf00      	nop
 800ce88:	20005004 	.word	0x20005004

0800ce8c <tud_inited>:

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800ce90:	4b05      	ldr	r3, [pc, #20]	@ (800cea8 <tud_inited+0x1c>)
 800ce92:	781b      	ldrb	r3, [r3, #0]
 800ce94:	2bff      	cmp	r3, #255	@ 0xff
 800ce96:	bf14      	ite	ne
 800ce98:	2301      	movne	r3, #1
 800ce9a:	2300      	moveq	r3, #0
 800ce9c:	b2db      	uxtb	r3, r3
}
 800ce9e:	4618      	mov	r0, r3
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr
 800cea8:	200001b1 	.word	0x200001b1

0800ceac <tud_init>:

bool tud_init (uint8_t rhport)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b088      	sub	sp, #32
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	71fb      	strb	r3, [r7, #7]
  // skip if already initialized
  if ( tud_inited() ) return true;
 800ceb6:	f7ff ffe9 	bl	800ce8c <tud_inited>
 800ceba:	4603      	mov	r3, r0
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d001      	beq.n	800cec4 <tud_init+0x18>
 800cec0:	2301      	movs	r3, #1
 800cec2:	e060      	b.n	800cf86 <tud_init+0xda>
  TU_LOG(USBD_DBG, "USBD init on controller %u\r\n", rhport);
  TU_LOG_INT(USBD_DBG, sizeof(usbd_device_t));
  TU_LOG_INT(USBD_DBG, sizeof(tu_fifo_t));
  TU_LOG_INT(USBD_DBG, sizeof(tu_edpt_stream_t));

  tu_varclr(&_usbd_dev);
 800cec4:	222b      	movs	r2, #43	@ 0x2b
 800cec6:	2100      	movs	r1, #0
 800cec8:	4831      	ldr	r0, [pc, #196]	@ (800cf90 <tud_init+0xe4>)
 800ceca:	f004 fa09 	bl	80112e0 <memset>
 800cece:	4b31      	ldr	r3, [pc, #196]	@ (800cf94 <tud_init+0xe8>)
 800ced0:	60fb      	str	r3, [r7, #12]
  qhdl->interrupt_set(true);
}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef)
{
  tu_fifo_clear(&qdef->ff);
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	3304      	adds	r3, #4
 800ced6:	4618      	mov	r0, r3
 800ced8:	f7ff ff57 	bl	800cd8a <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800cedc:	68fb      	ldr	r3, [r7, #12]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800cede:	4a2e      	ldr	r2, [pc, #184]	@ (800cf98 <tud_init+0xec>)
 800cee0:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800cee2:	4b2d      	ldr	r3, [pc, #180]	@ (800cf98 <tud_init+0xec>)
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d110      	bne.n	800cf0c <tud_init+0x60>
 800ceea:	f44f 72ca 	mov.w	r2, #404	@ 0x194
 800ceee:	492b      	ldr	r1, [pc, #172]	@ (800cf9c <tud_init+0xf0>)
 800cef0:	482b      	ldr	r0, [pc, #172]	@ (800cfa0 <tud_init+0xf4>)
 800cef2:	f004 f90b 	bl	801110c <iprintf>
 800cef6:	4b2b      	ldr	r3, [pc, #172]	@ (800cfa4 <tud_init+0xf8>)
 800cef8:	613b      	str	r3, [r7, #16]
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f003 0301 	and.w	r3, r3, #1
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d000      	beq.n	800cf08 <tud_init+0x5c>
 800cf06:	be00      	bkpt	0x0000
 800cf08:	2300      	movs	r3, #0
 800cf0a:	e03c      	b.n	800cf86 <tud_init+0xda>

  // Get application driver if available
  if ( usbd_app_driver_get_cb )
 800cf0c:	4b26      	ldr	r3, [pc, #152]	@ (800cfa8 <tud_init+0xfc>)
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d005      	beq.n	800cf1e <tud_init+0x72>
  {
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800cf12:	4826      	ldr	r0, [pc, #152]	@ (800cfac <tud_init+0x100>)
 800cf14:	f3af 8000 	nop.w
 800cf18:	4603      	mov	r3, r0
 800cf1a:	4a25      	ldr	r2, [pc, #148]	@ (800cfb0 <tud_init+0x104>)
 800cf1c:	6013      	str	r3, [r2, #0]
  }

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800cf1e:	2300      	movs	r3, #0
 800cf20:	77fb      	strb	r3, [r7, #31]
 800cf22:	e01e      	b.n	800cf62 <tud_init+0xb6>
  {
    usbd_class_driver_t const * driver = get_driver(i);
 800cf24:	7ffb      	ldrb	r3, [r7, #31]
 800cf26:	4618      	mov	r0, r3
 800cf28:	f7ff ff54 	bl	800cdd4 <get_driver>
 800cf2c:	61b8      	str	r0, [r7, #24]
    TU_ASSERT(driver);
 800cf2e:	69bb      	ldr	r3, [r7, #24]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d110      	bne.n	800cf56 <tud_init+0xaa>
 800cf34:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 800cf38:	4918      	ldr	r1, [pc, #96]	@ (800cf9c <tud_init+0xf0>)
 800cf3a:	4819      	ldr	r0, [pc, #100]	@ (800cfa0 <tud_init+0xf4>)
 800cf3c:	f004 f8e6 	bl	801110c <iprintf>
 800cf40:	4b18      	ldr	r3, [pc, #96]	@ (800cfa4 <tud_init+0xf8>)
 800cf42:	617b      	str	r3, [r7, #20]
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	f003 0301 	and.w	r3, r3, #1
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d000      	beq.n	800cf52 <tud_init+0xa6>
 800cf50:	be00      	bkpt	0x0000
 800cf52:	2300      	movs	r3, #0
 800cf54:	e017      	b.n	800cf86 <tud_init+0xda>
    TU_LOG(USBD_DBG, "%s init\r\n", driver->name);
    driver->init();
 800cf56:	69bb      	ldr	r3, [r7, #24]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800cf5c:	7ffb      	ldrb	r3, [r7, #31]
 800cf5e:	3301      	adds	r3, #1
 800cf60:	77fb      	strb	r3, [r7, #31]
 800cf62:	4b12      	ldr	r3, [pc, #72]	@ (800cfac <tud_init+0x100>)
 800cf64:	781b      	ldrb	r3, [r3, #0]
 800cf66:	1c5a      	adds	r2, r3, #1
 800cf68:	7ffb      	ldrb	r3, [r7, #31]
 800cf6a:	429a      	cmp	r2, r3
 800cf6c:	dada      	bge.n	800cf24 <tud_init+0x78>
  }

  _usbd_rhport = rhport;
 800cf6e:	4a11      	ldr	r2, [pc, #68]	@ (800cfb4 <tud_init+0x108>)
 800cf70:	79fb      	ldrb	r3, [r7, #7]
 800cf72:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  dcd_init(rhport);
 800cf74:	79fb      	ldrb	r3, [r7, #7]
 800cf76:	4618      	mov	r0, r3
 800cf78:	f002 f932 	bl	800f1e0 <dcd_init>
  dcd_int_enable(rhport);
 800cf7c:	79fb      	ldrb	r3, [r7, #7]
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f002 f9a0 	bl	800f2c4 <dcd_int_enable>

  return true;
 800cf84:	2301      	movs	r3, #1
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3720      	adds	r7, #32
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	20005004 	.word	0x20005004
 800cf94:	200001b4 	.word	0x200001b4
 800cf98:	200050f8 	.word	0x200050f8
 800cf9c:	0803575c 	.word	0x0803575c
 800cfa0:	08013304 	.word	0x08013304
 800cfa4:	e000edf0 	.word	0xe000edf0
 800cfa8:	00000000 	.word	0x00000000
 800cfac:	20005034 	.word	0x20005034
 800cfb0:	20005030 	.word	0x20005030
 800cfb4:	200001b1 	.word	0x200001b1

0800cfb8 <configuration_reset>:

static void configuration_reset(uint8_t rhport)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b086      	sub	sp, #24
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	71fb      	strb	r3, [r7, #7]
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	75fb      	strb	r3, [r7, #23]
 800cfc6:	e01f      	b.n	800d008 <configuration_reset+0x50>
  {
    usbd_class_driver_t const * driver = get_driver(i);
 800cfc8:	7dfb      	ldrb	r3, [r7, #23]
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7ff ff02 	bl	800cdd4 <get_driver>
 800cfd0:	6138      	str	r0, [r7, #16]
    TU_ASSERT(driver, );
 800cfd2:	693b      	ldr	r3, [r7, #16]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d10f      	bne.n	800cff8 <configuration_reset+0x40>
 800cfd8:	f240 12b3 	movw	r2, #435	@ 0x1b3
 800cfdc:	4917      	ldr	r1, [pc, #92]	@ (800d03c <configuration_reset+0x84>)
 800cfde:	4818      	ldr	r0, [pc, #96]	@ (800d040 <configuration_reset+0x88>)
 800cfe0:	f004 f894 	bl	801110c <iprintf>
 800cfe4:	4b17      	ldr	r3, [pc, #92]	@ (800d044 <configuration_reset+0x8c>)
 800cfe6:	60fb      	str	r3, [r7, #12]
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	f003 0301 	and.w	r3, r3, #1
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d01f      	beq.n	800d034 <configuration_reset+0x7c>
 800cff4:	be00      	bkpt	0x0000
 800cff6:	e01d      	b.n	800d034 <configuration_reset+0x7c>
    driver->reset(rhport);
 800cff8:	693b      	ldr	r3, [r7, #16]
 800cffa:	685b      	ldr	r3, [r3, #4]
 800cffc:	79fa      	ldrb	r2, [r7, #7]
 800cffe:	4610      	mov	r0, r2
 800d000:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800d002:	7dfb      	ldrb	r3, [r7, #23]
 800d004:	3301      	adds	r3, #1
 800d006:	75fb      	strb	r3, [r7, #23]
 800d008:	4b0f      	ldr	r3, [pc, #60]	@ (800d048 <configuration_reset+0x90>)
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	1c5a      	adds	r2, r3, #1
 800d00e:	7dfb      	ldrb	r3, [r7, #23]
 800d010:	429a      	cmp	r2, r3
 800d012:	dad9      	bge.n	800cfc8 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800d014:	222b      	movs	r2, #43	@ 0x2b
 800d016:	2100      	movs	r1, #0
 800d018:	480c      	ldr	r0, [pc, #48]	@ (800d04c <configuration_reset+0x94>)
 800d01a:	f004 f961 	bl	80112e0 <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800d01e:	2210      	movs	r2, #16
 800d020:	21ff      	movs	r1, #255	@ 0xff
 800d022:	480b      	ldr	r0, [pc, #44]	@ (800d050 <configuration_reset+0x98>)
 800d024:	f004 f95c 	bl	80112e0 <memset>
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 800d028:	220c      	movs	r2, #12
 800d02a:	21ff      	movs	r1, #255	@ 0xff
 800d02c:	4809      	ldr	r0, [pc, #36]	@ (800d054 <configuration_reset+0x9c>)
 800d02e:	f004 f957 	bl	80112e0 <memset>
 800d032:	e000      	b.n	800d036 <configuration_reset+0x7e>
    TU_ASSERT(driver, );
 800d034:	bf00      	nop
}
 800d036:	3718      	adds	r7, #24
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}
 800d03c:	08035768 	.word	0x08035768
 800d040:	08013304 	.word	0x08013304
 800d044:	e000edf0 	.word	0xe000edf0
 800d048:	20005034 	.word	0x20005034
 800d04c:	20005004 	.word	0x20005004
 800d050:	20005007 	.word	0x20005007
 800d054:	20005017 	.word	0x20005017

0800d058 <usbd_reset>:

static void usbd_reset(uint8_t rhport)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b082      	sub	sp, #8
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	4603      	mov	r3, r0
 800d060:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800d062:	79fb      	ldrb	r3, [r7, #7]
 800d064:	4618      	mov	r0, r3
 800d066:	f7ff ffa7 	bl	800cfb8 <configuration_reset>
  usbd_control_reset();
 800d06a:	f001 fbd5 	bl	800e818 <usbd_control_reset>
}
 800d06e:	bf00      	nop
 800d070:	3708      	adds	r7, #8
 800d072:	46bd      	mov	sp, r7
 800d074:	bd80      	pop	{r7, pc}
	...

0800d078 <tud_task_ext>:
      }
    }
    @endcode
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr)
{
 800d078:	b590      	push	{r4, r7, lr}
 800d07a:	b091      	sub	sp, #68	@ 0x44
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
 800d080:	460b      	mov	r3, r1
 800d082:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if ( !tud_inited() ) return;
 800d084:	f7ff ff02 	bl	800ce8c <tud_inited>
 800d088:	4603      	mov	r3, r0
 800d08a:	f083 0301 	eor.w	r3, r3, #1
 800d08e:	b2db      	uxtb	r3, r3
 800d090:	2b00      	cmp	r3, #0
 800d092:	f040 8130 	bne.w	800d2f6 <tud_task_ext+0x27e>

  // Loop until there is no more events in the queue
  while (1)
  {
    dcd_event_t event;
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 800d096:	4b9c      	ldr	r3, [pc, #624]	@ (800d308 <tud_task_ext+0x290>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d09c:	f107 0308 	add.w	r3, r7, #8
 800d0a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d0a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0a8:	623b      	str	r3, [r7, #32]
  qhdl->interrupt_set(false);
 800d0aa:	6a3b      	ldr	r3, [r7, #32]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	4798      	blx	r3
}
 800d0b2:	bf00      	nop
TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec)
{
  (void) msec; // not used, always behave as msec = 0

  _osal_q_lock(qhdl);
  bool success = tu_fifo_read(&qhdl->ff, data);
 800d0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0b6:	3304      	adds	r3, #4
 800d0b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7ff fdb6 	bl	800cc2c <tu_fifo_read>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	77fb      	strb	r3, [r7, #31]
 800d0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0c6:	61bb      	str	r3, [r7, #24]
  qhdl->interrupt_set(true);
 800d0c8:	69bb      	ldr	r3, [r7, #24]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2001      	movs	r0, #1
 800d0ce:	4798      	blx	r3
}
 800d0d0:	bf00      	nop
  _osal_q_unlock(qhdl);

  return success;
 800d0d2:	7ffb      	ldrb	r3, [r7, #31]
 800d0d4:	f083 0301 	eor.w	r3, r3, #1
 800d0d8:	b2db      	uxtb	r3, r3
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	f040 810d 	bne.w	800d2fa <tud_task_ext+0x282>
#if CFG_TUSB_DEBUG >= 2
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG(USBD_DBG, "\r\n"); // extra line for setup
    TU_LOG(USBD_DBG, "USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch ( event.event_id )
 800d0e0:	7a7b      	ldrb	r3, [r7, #9]
 800d0e2:	3b01      	subs	r3, #1
 800d0e4:	2b07      	cmp	r3, #7
 800d0e6:	f200 80f0 	bhi.w	800d2ca <tud_task_ext+0x252>
 800d0ea:	a201      	add	r2, pc, #4	@ (adr r2, 800d0f0 <tud_task_ext+0x78>)
 800d0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0f0:	0800d111 	.word	0x0800d111
 800d0f4:	0800d121 	.word	0x0800d121
 800d0f8:	0800d2cb 	.word	0x0800d2cb
 800d0fc:	0800d271 	.word	0x0800d271
 800d100:	0800d2a1 	.word	0x0800d2a1
 800d104:	0800d137 	.word	0x0800d137
 800d108:	0800d1a5 	.word	0x0800d1a5
 800d10c:	0800d2bb 	.word	0x0800d2bb
    {
      case DCD_EVENT_BUS_RESET:
        TU_LOG(USBD_DBG, ": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800d110:	7a3b      	ldrb	r3, [r7, #8]
 800d112:	4618      	mov	r0, r3
 800d114:	f7ff ffa0 	bl	800d058 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800d118:	7b3a      	ldrb	r2, [r7, #12]
 800d11a:	4b7c      	ldr	r3, [pc, #496]	@ (800d30c <tud_task_ext+0x294>)
 800d11c:	709a      	strb	r2, [r3, #2]
      break;
 800d11e:	e0e9      	b.n	800d2f4 <tud_task_ext+0x27c>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG(USBD_DBG, "\r\n");
        usbd_reset(event.rhport);
 800d120:	7a3b      	ldrb	r3, [r7, #8]
 800d122:	4618      	mov	r0, r3
 800d124:	f7ff ff98 	bl	800d058 <usbd_reset>

        // invoke callback
        if (tud_umount_cb) tud_umount_cb();
 800d128:	4b79      	ldr	r3, [pc, #484]	@ (800d310 <tud_task_ext+0x298>)
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	f000 80d7 	beq.w	800d2de <tud_task_ext+0x266>
 800d130:	f3af 8000 	nop.w
      break;
 800d134:	e0d3      	b.n	800d2de <tud_task_ext+0x266>
        TU_LOG_PTR(USBD_DBG, &event.setup_received);
        TU_LOG(USBD_DBG, "\r\n");

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800d136:	4a75      	ldr	r2, [pc, #468]	@ (800d30c <tud_task_ext+0x294>)
 800d138:	7813      	ldrb	r3, [r2, #0]
 800d13a:	f043 0301 	orr.w	r3, r3, #1
 800d13e:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = false;
 800d140:	4a72      	ldr	r2, [pc, #456]	@ (800d30c <tud_task_ext+0x294>)
 800d142:	7fd3      	ldrb	r3, [r2, #31]
 800d144:	f36f 0300 	bfc	r3, #0, #1
 800d148:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800d14a:	4a70      	ldr	r2, [pc, #448]	@ (800d30c <tud_task_ext+0x294>)
 800d14c:	7fd3      	ldrb	r3, [r2, #31]
 800d14e:	f36f 0382 	bfc	r3, #2, #1
 800d152:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = false;
 800d154:	4a6d      	ldr	r2, [pc, #436]	@ (800d30c <tud_task_ext+0x294>)
 800d156:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d15a:	f36f 0300 	bfc	r3, #0, #1
 800d15e:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 800d162:	4a6a      	ldr	r2, [pc, #424]	@ (800d30c <tud_task_ext+0x294>)
 800d164:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d168:	f36f 0382 	bfc	r3, #2, #1
 800d16c:	f882 3020 	strb.w	r3, [r2, #32]

        // Process control request
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800d170:	7a3a      	ldrb	r2, [r7, #8]
 800d172:	f107 0308 	add.w	r3, r7, #8
 800d176:	3304      	adds	r3, #4
 800d178:	4619      	mov	r1, r3
 800d17a:	4610      	mov	r0, r2
 800d17c:	f000 f8ec 	bl	800d358 <process_control_request>
 800d180:	4603      	mov	r3, r0
 800d182:	f083 0301 	eor.w	r3, r3, #1
 800d186:	b2db      	uxtb	r3, r3
 800d188:	2b00      	cmp	r3, #0
 800d18a:	f000 80aa 	beq.w	800d2e2 <tud_task_ext+0x26a>
        {
          TU_LOG(USBD_DBG, "  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800d18e:	7a3b      	ldrb	r3, [r7, #8]
 800d190:	2100      	movs	r1, #0
 800d192:	4618      	mov	r0, r3
 800d194:	f002 fc24 	bl	800f9e0 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800d198:	7a3b      	ldrb	r3, [r7, #8]
 800d19a:	2180      	movs	r1, #128	@ 0x80
 800d19c:	4618      	mov	r0, r3
 800d19e:	f002 fc1f 	bl	800f9e0 <dcd_edpt_stall>
        }
      break;
 800d1a2:	e09e      	b.n	800d2e2 <tud_task_ext+0x26a>

      case DCD_EVENT_XFER_COMPLETE:
      {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800d1a4:	7b3b      	ldrb	r3, [r7, #12]
 800d1a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d1aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d1ae:	75bb      	strb	r3, [r7, #22]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800d1b0:	7dbb      	ldrb	r3, [r7, #22]
 800d1b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d1b6:	b2db      	uxtb	r3, r3
        uint8_t const epnum   = tu_edpt_number(ep_addr);
 800d1b8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800d1bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d1c0:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d1c2:	7dfb      	ldrb	r3, [r7, #23]
 800d1c4:	09db      	lsrs	r3, r3, #7
 800d1c6:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800d1c8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        TU_LOG(USBD_DBG, "on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = false;
 800d1cc:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800d1d0:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800d1d4:	494d      	ldr	r1, [pc, #308]	@ (800d30c <tud_task_ext+0x294>)
 800d1d6:	0052      	lsls	r2, r2, #1
 800d1d8:	440a      	add	r2, r1
 800d1da:	4413      	add	r3, r2
 800d1dc:	f103 0218 	add.w	r2, r3, #24
 800d1e0:	79d3      	ldrb	r3, [r2, #7]
 800d1e2:	f36f 0300 	bfc	r3, #0, #1
 800d1e6:	71d3      	strb	r3, [r2, #7]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800d1e8:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800d1ec:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800d1f0:	4946      	ldr	r1, [pc, #280]	@ (800d30c <tud_task_ext+0x294>)
 800d1f2:	0052      	lsls	r2, r2, #1
 800d1f4:	440a      	add	r2, r1
 800d1f6:	4413      	add	r3, r2
 800d1f8:	f103 0218 	add.w	r2, r3, #24
 800d1fc:	79d3      	ldrb	r3, [r2, #7]
 800d1fe:	f36f 0382 	bfc	r3, #2, #1
 800d202:	71d3      	strb	r3, [r2, #7]

        if ( 0 == epnum )
 800d204:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d107      	bne.n	800d21c <tud_task_ext+0x1a4>
        {
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
 800d20c:	7a38      	ldrb	r0, [r7, #8]
 800d20e:	7b7a      	ldrb	r2, [r7, #13]
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800d216:	f001 fb35 	bl	800e884 <usbd_control_xfer_cb>

          TU_LOG(USBD_DBG, "  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
        }
      }
      break;
 800d21a:	e06b      	b.n	800d2f4 <tud_task_ext+0x27c>
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 800d21c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800d220:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800d224:	4939      	ldr	r1, [pc, #228]	@ (800d30c <tud_task_ext+0x294>)
 800d226:	0052      	lsls	r2, r2, #1
 800d228:	440a      	add	r2, r1
 800d22a:	4413      	add	r3, r2
 800d22c:	3313      	adds	r3, #19
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	4618      	mov	r0, r3
 800d232:	f7ff fdcf 	bl	800cdd4 <get_driver>
 800d236:	63b8      	str	r0, [r7, #56]	@ 0x38
          TU_ASSERT(driver, );
 800d238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d10f      	bne.n	800d25e <tud_task_ext+0x1e6>
 800d23e:	f240 2229 	movw	r2, #553	@ 0x229
 800d242:	4934      	ldr	r1, [pc, #208]	@ (800d314 <tud_task_ext+0x29c>)
 800d244:	4834      	ldr	r0, [pc, #208]	@ (800d318 <tud_task_ext+0x2a0>)
 800d246:	f003 ff61 	bl	801110c <iprintf>
 800d24a:	4b34      	ldr	r3, [pc, #208]	@ (800d31c <tud_task_ext+0x2a4>)
 800d24c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d24e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	f003 0301 	and.w	r3, r3, #1
 800d256:	2b00      	cmp	r3, #0
 800d258:	d051      	beq.n	800d2fe <tud_task_ext+0x286>
 800d25a:	be00      	bkpt	0x0000
 800d25c:	e04f      	b.n	800d2fe <tud_task_ext+0x286>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
 800d25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d260:	691c      	ldr	r4, [r3, #16]
 800d262:	7a38      	ldrb	r0, [r7, #8]
 800d264:	7b7a      	ldrb	r2, [r7, #13]
 800d266:	693b      	ldr	r3, [r7, #16]
 800d268:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800d26c:	47a0      	blx	r4
      break;
 800d26e:	e041      	b.n	800d2f4 <tud_task_ext+0x27c>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if ( _usbd_dev.connected )
 800d270:	4b26      	ldr	r3, [pc, #152]	@ (800d30c <tud_task_ext+0x294>)
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d033      	beq.n	800d2e6 <tud_task_ext+0x26e>
        {
          TU_LOG(USBD_DBG, ": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800d27e:	4b28      	ldr	r3, [pc, #160]	@ (800d320 <tud_task_ext+0x2a8>)
 800d280:	2b00      	cmp	r3, #0
 800d282:	d030      	beq.n	800d2e6 <tud_task_ext+0x26e>
 800d284:	4b21      	ldr	r3, [pc, #132]	@ (800d30c <tud_task_ext+0x294>)
 800d286:	781b      	ldrb	r3, [r3, #0]
 800d288:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d28c:	b2db      	uxtb	r3, r3
 800d28e:	2b00      	cmp	r3, #0
 800d290:	bf14      	ite	ne
 800d292:	2301      	movne	r3, #1
 800d294:	2300      	moveq	r3, #0
 800d296:	b2db      	uxtb	r3, r3
 800d298:	4618      	mov	r0, r3
 800d29a:	f3af 8000 	nop.w
        }else
        {
          TU_LOG(USBD_DBG, " Skipped\r\n");
        }
      break;
 800d29e:	e022      	b.n	800d2e6 <tud_task_ext+0x26e>

      case DCD_EVENT_RESUME:
        if ( _usbd_dev.connected )
 800d2a0:	4b1a      	ldr	r3, [pc, #104]	@ (800d30c <tud_task_ext+0x294>)
 800d2a2:	781b      	ldrb	r3, [r3, #0]
 800d2a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d2a8:	b2db      	uxtb	r3, r3
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d01d      	beq.n	800d2ea <tud_task_ext+0x272>
        {
          TU_LOG(USBD_DBG, "\r\n");
          if (tud_resume_cb) tud_resume_cb();
 800d2ae:	4b1d      	ldr	r3, [pc, #116]	@ (800d324 <tud_task_ext+0x2ac>)
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d01a      	beq.n	800d2ea <tud_task_ext+0x272>
 800d2b4:	f3af 8000 	nop.w
        }else
        {
          TU_LOG(USBD_DBG, " Skipped\r\n");
        }
      break;
 800d2b8:	e017      	b.n	800d2ea <tud_task_ext+0x272>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG(USBD_DBG, "\r\n");
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d016      	beq.n	800d2ee <tud_task_ext+0x276>
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	693a      	ldr	r2, [r7, #16]
 800d2c4:	4610      	mov	r0, r2
 800d2c6:	4798      	blx	r3
      break;
 800d2c8:	e011      	b.n	800d2ee <tud_task_ext+0x276>

      case DCD_EVENT_SOF:
      default:
        TU_BREAKPOINT();
 800d2ca:	4b14      	ldr	r3, [pc, #80]	@ (800d31c <tud_task_ext+0x2a4>)
 800d2cc:	633b      	str	r3, [r7, #48]	@ 0x30
 800d2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f003 0301 	and.w	r3, r3, #1
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d00b      	beq.n	800d2f2 <tud_task_ext+0x27a>
 800d2da:	be00      	bkpt	0x0000
      break;
 800d2dc:	e009      	b.n	800d2f2 <tud_task_ext+0x27a>
      break;
 800d2de:	bf00      	nop
 800d2e0:	e6d9      	b.n	800d096 <tud_task_ext+0x1e>
      break;
 800d2e2:	bf00      	nop
 800d2e4:	e6d7      	b.n	800d096 <tud_task_ext+0x1e>
      break;
 800d2e6:	bf00      	nop
 800d2e8:	e6d5      	b.n	800d096 <tud_task_ext+0x1e>
      break;
 800d2ea:	bf00      	nop
 800d2ec:	e6d3      	b.n	800d096 <tud_task_ext+0x1e>
      break;
 800d2ee:	bf00      	nop
 800d2f0:	e6d1      	b.n	800d096 <tud_task_ext+0x1e>
      break;
 800d2f2:	bf00      	nop
  {
 800d2f4:	e6cf      	b.n	800d096 <tud_task_ext+0x1e>
  if ( !tud_inited() ) return;
 800d2f6:	bf00      	nop
 800d2f8:	e002      	b.n	800d300 <tud_task_ext+0x288>
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 800d2fa:	bf00      	nop
 800d2fc:	e000      	b.n	800d300 <tud_task_ext+0x288>
          TU_ASSERT(driver, );
 800d2fe:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) return;
#endif
  }
}
 800d300:	3744      	adds	r7, #68	@ 0x44
 800d302:	46bd      	mov	sp, r7
 800d304:	bd90      	pop	{r4, r7, pc}
 800d306:	bf00      	nop
 800d308:	200050f8 	.word	0x200050f8
 800d30c:	20005004 	.word	0x20005004
 800d310:	00000000 	.word	0x00000000
 800d314:	0803577c 	.word	0x0803577c
 800d318:	08013304 	.word	0x08013304
 800d31c:	e000edf0 	.word	0xe000edf0
	...

0800d328 <invoke_class_control>:
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b084      	sub	sp, #16
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	4603      	mov	r3, r0
 800d330:	60b9      	str	r1, [r7, #8]
 800d332:	607a      	str	r2, [r7, #4]
 800d334:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800d336:	68bb      	ldr	r3, [r7, #8]
 800d338:	68db      	ldr	r3, [r3, #12]
 800d33a:	4618      	mov	r0, r3
 800d33c:	f001 fa78 	bl	800e830 <usbd_control_set_complete_callback>
  TU_LOG(USBD_DBG, "  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	68db      	ldr	r3, [r3, #12]
 800d344:	7bf8      	ldrb	r0, [r7, #15]
 800d346:	687a      	ldr	r2, [r7, #4]
 800d348:	2101      	movs	r1, #1
 800d34a:	4798      	blx	r3
 800d34c:	4603      	mov	r3, r0
}
 800d34e:	4618      	mov	r0, r3
 800d350:	3710      	adds	r7, #16
 800d352:	46bd      	mov	sp, r7
 800d354:	bd80      	pop	{r7, pc}
	...

0800d358 <process_control_request>:

// This handles the actual request and its response.
// return false will cause its caller to stall control endpoint
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	b094      	sub	sp, #80	@ 0x50
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	4603      	mov	r3, r0
 800d360:	6039      	str	r1, [r7, #0]
 800d362:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800d364:	2000      	movs	r0, #0
 800d366:	f001 fa63 	bl	800e830 <usbd_control_set_complete_callback>

  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	781b      	ldrb	r3, [r3, #0]
 800d36e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d372:	b2db      	uxtb	r3, r3
 800d374:	2b60      	cmp	r3, #96	@ 0x60
 800d376:	d110      	bne.n	800d39a <process_control_request+0x42>
 800d378:	f240 226e 	movw	r2, #622	@ 0x26e
 800d37c:	49a7      	ldr	r1, [pc, #668]	@ (800d61c <process_control_request+0x2c4>)
 800d37e:	48a8      	ldr	r0, [pc, #672]	@ (800d620 <process_control_request+0x2c8>)
 800d380:	f003 fec4 	bl	801110c <iprintf>
 800d384:	4ba7      	ldr	r3, [pc, #668]	@ (800d624 <process_control_request+0x2cc>)
 800d386:	61bb      	str	r3, [r7, #24]
 800d388:	69bb      	ldr	r3, [r7, #24]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f003 0301 	and.w	r3, r3, #1
 800d390:	2b00      	cmp	r3, #0
 800d392:	d000      	beq.n	800d396 <process_control_request+0x3e>
 800d394:	be00      	bkpt	0x0000
 800d396:	2300      	movs	r3, #0
 800d398:	e255      	b.n	800d846 <process_control_request+0x4ee>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 800d39a:	683b      	ldr	r3, [r7, #0]
 800d39c:	781b      	ldrb	r3, [r3, #0]
 800d39e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	2b40      	cmp	r3, #64	@ 0x40
 800d3a6:	d10f      	bne.n	800d3c8 <process_control_request+0x70>
  {
    TU_VERIFY(tud_vendor_control_xfer_cb);
 800d3a8:	4b9f      	ldr	r3, [pc, #636]	@ (800d628 <process_control_request+0x2d0>)
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d101      	bne.n	800d3b2 <process_control_request+0x5a>
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	e249      	b.n	800d846 <process_control_request+0x4ee>

    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800d3b2:	489d      	ldr	r0, [pc, #628]	@ (800d628 <process_control_request+0x2d0>)
 800d3b4:	f001 fa3c 	bl	800e830 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800d3b8:	79fb      	ldrb	r3, [r7, #7]
 800d3ba:	683a      	ldr	r2, [r7, #0]
 800d3bc:	2101      	movs	r1, #1
 800d3be:	4618      	mov	r0, r3
 800d3c0:	f3af 8000 	nop.w
 800d3c4:	4603      	mov	r3, r0
 800d3c6:	e23e      	b.n	800d846 <process_control_request+0x4ee>
    TU_LOG(USBD_DBG, "  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG(USBD_DBG, "\r\n");
  }
#endif

  switch ( p_request->bmRequestType_bit.recipient )
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	781b      	ldrb	r3, [r3, #0]
 800d3cc:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800d3d0:	b2db      	uxtb	r3, r3
 800d3d2:	2b02      	cmp	r3, #2
 800d3d4:	f000 817f 	beq.w	800d6d6 <process_control_request+0x37e>
 800d3d8:	2b02      	cmp	r3, #2
 800d3da:	f300 8227 	bgt.w	800d82c <process_control_request+0x4d4>
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d003      	beq.n	800d3ea <process_control_request+0x92>
 800d3e2:	2b01      	cmp	r3, #1
 800d3e4:	f000 8126 	beq.w	800d634 <process_control_request+0x2dc>
 800d3e8:	e220      	b.n	800d82c <process_control_request+0x4d4>
  {
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	781b      	ldrb	r3, [r3, #0]
 800d3ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d3f2:	b2db      	uxtb	r3, r3
 800d3f4:	2b20      	cmp	r3, #32
 800d3f6:	d123      	bne.n	800d440 <process_control_request+0xe8>
      {
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	889b      	ldrh	r3, [r3, #4]
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800d400:	8afb      	ldrh	r3, [r7, #22]
 800d402:	b2db      	uxtb	r3, r3
 800d404:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800d408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d40c:	2b0f      	cmp	r3, #15
 800d40e:	d901      	bls.n	800d414 <process_control_request+0xbc>
 800d410:	2300      	movs	r3, #0
 800d412:	e218      	b.n	800d846 <process_control_request+0x4ee>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800d414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d418:	4a84      	ldr	r2, [pc, #528]	@ (800d62c <process_control_request+0x2d4>)
 800d41a:	4413      	add	r3, r2
 800d41c:	78db      	ldrb	r3, [r3, #3]
 800d41e:	4618      	mov	r0, r3
 800d420:	f7ff fcd8 	bl	800cdd4 <get_driver>
 800d424:	6238      	str	r0, [r7, #32]
        TU_VERIFY(driver);
 800d426:	6a3b      	ldr	r3, [r7, #32]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d101      	bne.n	800d430 <process_control_request+0xd8>
 800d42c:	2300      	movs	r3, #0
 800d42e:	e20a      	b.n	800d846 <process_control_request+0x4ee>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800d430:	79fb      	ldrb	r3, [r7, #7]
 800d432:	683a      	ldr	r2, [r7, #0]
 800d434:	6a39      	ldr	r1, [r7, #32]
 800d436:	4618      	mov	r0, r3
 800d438:	f7ff ff76 	bl	800d328 <invoke_class_control>
 800d43c:	4603      	mov	r3, r0
 800d43e:	e202      	b.n	800d846 <process_control_request+0x4ee>
      }

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	781b      	ldrb	r3, [r3, #0]
 800d444:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d448:	b2db      	uxtb	r3, r3
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d00a      	beq.n	800d464 <process_control_request+0x10c>
      {
        // Non standard request is not supported
        TU_BREAKPOINT();
 800d44e:	4b75      	ldr	r3, [pc, #468]	@ (800d624 <process_control_request+0x2cc>)
 800d450:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	f003 0301 	and.w	r3, r3, #1
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d000      	beq.n	800d460 <process_control_request+0x108>
 800d45e:	be00      	bkpt	0x0000
        return false;
 800d460:	2300      	movs	r3, #0
 800d462:	e1f0      	b.n	800d846 <process_control_request+0x4ee>
      }

      switch ( p_request->bRequest )
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	785b      	ldrb	r3, [r3, #1]
 800d468:	2b09      	cmp	r3, #9
 800d46a:	f200 80cc 	bhi.w	800d606 <process_control_request+0x2ae>
 800d46e:	a201      	add	r2, pc, #4	@ (adr r2, 800d474 <process_control_request+0x11c>)
 800d470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d474:	0800d5d5 	.word	0x0800d5d5
 800d478:	0800d5b1 	.word	0x0800d5b1
 800d47c:	0800d607 	.word	0x0800d607
 800d480:	0800d58d 	.word	0x0800d58d
 800d484:	0800d607 	.word	0x0800d607
 800d488:	0800d49d 	.word	0x0800d49d
 800d48c:	0800d573 	.word	0x0800d573
 800d490:	0800d607 	.word	0x0800d607
 800d494:	0800d4c1 	.word	0x0800d4c1
 800d498:	0800d4d9 	.word	0x0800d4d9
      {
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800d49c:	6838      	ldr	r0, [r7, #0]
 800d49e:	f001 f9d7 	bl	800e850 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	885b      	ldrh	r3, [r3, #2]
 800d4a6:	b29b      	uxth	r3, r3
 800d4a8:	b2da      	uxtb	r2, r3
 800d4aa:	79fb      	ldrb	r3, [r7, #7]
 800d4ac:	4611      	mov	r1, r2
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	f001 ff38 	bl	800f324 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800d4b4:	4a5d      	ldr	r2, [pc, #372]	@ (800d62c <process_control_request+0x2d4>)
 800d4b6:	7813      	ldrb	r3, [r2, #0]
 800d4b8:	f043 0302 	orr.w	r3, r3, #2
 800d4bc:	7013      	strb	r3, [r2, #0]
        break;
 800d4be:	e0b8      	b.n	800d632 <process_control_request+0x2da>

        case TUSB_REQ_GET_CONFIGURATION:
        {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800d4c0:	4b5a      	ldr	r3, [pc, #360]	@ (800d62c <process_control_request+0x2d4>)
 800d4c2:	785b      	ldrb	r3, [r3, #1]
 800d4c4:	b2db      	uxtb	r3, r3
 800d4c6:	73fb      	strb	r3, [r7, #15]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800d4c8:	f107 020f 	add.w	r2, r7, #15
 800d4cc:	79f8      	ldrb	r0, [r7, #7]
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	6839      	ldr	r1, [r7, #0]
 800d4d2:	f001 f91f 	bl	800e714 <tud_control_xfer>
        }
        break;
 800d4d6:	e0ac      	b.n	800d632 <process_control_request+0x2da>

        case TUSB_REQ_SET_CONFIGURATION:
        {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	885b      	ldrh	r3, [r3, #2]
 800d4dc:	b29b      	uxth	r3, r3
 800d4de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num)
 800d4e2:	4b52      	ldr	r3, [pc, #328]	@ (800d62c <process_control_request+0x2d4>)
 800d4e4:	785b      	ldrb	r3, [r3, #1]
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	d036      	beq.n	800d55e <process_control_request+0x206>
          {
            if ( _usbd_dev.cfg_num )
 800d4f0:	4b4e      	ldr	r3, [pc, #312]	@ (800d62c <process_control_request+0x2d4>)
 800d4f2:	785b      	ldrb	r3, [r3, #1]
 800d4f4:	b2db      	uxtb	r3, r3
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d00f      	beq.n	800d51a <process_control_request+0x1c2>
            {
              // already configured: need to clear all endpoints and driver first
              TU_LOG(USBD_DBG, "  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              // close all non-control endpoints, cancel all pending transfers if any
              dcd_edpt_close_all(rhport);
 800d4fa:	79fb      	ldrb	r3, [r7, #7]
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f002 f8cf 	bl	800f6a0 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              uint8_t const speed = _usbd_dev.speed;
 800d502:	4b4a      	ldr	r3, [pc, #296]	@ (800d62c <process_control_request+0x2d4>)
 800d504:	789b      	ldrb	r3, [r3, #2]
 800d506:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
              configuration_reset(rhport);
 800d50a:	79fb      	ldrb	r3, [r7, #7]
 800d50c:	4618      	mov	r0, r3
 800d50e:	f7ff fd53 	bl	800cfb8 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800d512:	4a46      	ldr	r2, [pc, #280]	@ (800d62c <process_control_request+0x2d4>)
 800d514:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d518:	7093      	strb	r3, [r2, #2]
            }

            // switch to new configuration if not zero
            if ( cfg_num ) TU_ASSERT( process_set_config(rhport, cfg_num) );
 800d51a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d01d      	beq.n	800d55e <process_control_request+0x206>
 800d522:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d526:	79fb      	ldrb	r3, [r7, #7]
 800d528:	4611      	mov	r1, r2
 800d52a:	4618      	mov	r0, r3
 800d52c:	f000 f998 	bl	800d860 <process_set_config>
 800d530:	4603      	mov	r3, r0
 800d532:	f083 0301 	eor.w	r3, r3, #1
 800d536:	b2db      	uxtb	r3, r3
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d010      	beq.n	800d55e <process_control_request+0x206>
 800d53c:	f240 22c2 	movw	r2, #706	@ 0x2c2
 800d540:	4936      	ldr	r1, [pc, #216]	@ (800d61c <process_control_request+0x2c4>)
 800d542:	4837      	ldr	r0, [pc, #220]	@ (800d620 <process_control_request+0x2c8>)
 800d544:	f003 fde2 	bl	801110c <iprintf>
 800d548:	4b36      	ldr	r3, [pc, #216]	@ (800d624 <process_control_request+0x2cc>)
 800d54a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d54c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	f003 0301 	and.w	r3, r3, #1
 800d554:	2b00      	cmp	r3, #0
 800d556:	d000      	beq.n	800d55a <process_control_request+0x202>
 800d558:	be00      	bkpt	0x0000
 800d55a:	2300      	movs	r3, #0
 800d55c:	e173      	b.n	800d846 <process_control_request+0x4ee>
          }

          _usbd_dev.cfg_num = cfg_num;
 800d55e:	4a33      	ldr	r2, [pc, #204]	@ (800d62c <process_control_request+0x2d4>)
 800d560:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d564:	7053      	strb	r3, [r2, #1]
          tud_control_status(rhport, p_request);
 800d566:	79fb      	ldrb	r3, [r7, #7]
 800d568:	6839      	ldr	r1, [r7, #0]
 800d56a:	4618      	mov	r0, r3
 800d56c:	f001 f860 	bl	800e630 <tud_control_status>
        }
        break;
 800d570:	e05f      	b.n	800d632 <process_control_request+0x2da>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY( process_get_descriptor(rhport, p_request) );
 800d572:	79fb      	ldrb	r3, [r7, #7]
 800d574:	6839      	ldr	r1, [r7, #0]
 800d576:	4618      	mov	r0, r3
 800d578:	f000 fab0 	bl	800dadc <process_get_descriptor>
 800d57c:	4603      	mov	r3, r0
 800d57e:	f083 0301 	eor.w	r3, r3, #1
 800d582:	b2db      	uxtb	r3, r3
 800d584:	2b00      	cmp	r3, #0
 800d586:	d053      	beq.n	800d630 <process_control_request+0x2d8>
 800d588:	2300      	movs	r3, #0
 800d58a:	e15c      	b.n	800d846 <process_control_request+0x4ee>
        break;

        case TUSB_REQ_SET_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	885b      	ldrh	r3, [r3, #2]
 800d590:	b29b      	uxth	r3, r3
 800d592:	2b01      	cmp	r3, #1
 800d594:	d001      	beq.n	800d59a <process_control_request+0x242>
 800d596:	2300      	movs	r3, #0
 800d598:	e155      	b.n	800d846 <process_control_request+0x4ee>

          TU_LOG(USBD_DBG, "    Enable Remote Wakeup\r\n");

          // Host may enable remote wake up before suspending especially HID device
          _usbd_dev.remote_wakeup_en = true;
 800d59a:	4a24      	ldr	r2, [pc, #144]	@ (800d62c <process_control_request+0x2d4>)
 800d59c:	7813      	ldrb	r3, [r2, #0]
 800d59e:	f043 0308 	orr.w	r3, r3, #8
 800d5a2:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800d5a4:	79fb      	ldrb	r3, [r7, #7]
 800d5a6:	6839      	ldr	r1, [r7, #0]
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f001 f841 	bl	800e630 <tud_control_status>
        break;
 800d5ae:	e040      	b.n	800d632 <process_control_request+0x2da>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	885b      	ldrh	r3, [r3, #2]
 800d5b4:	b29b      	uxth	r3, r3
 800d5b6:	2b01      	cmp	r3, #1
 800d5b8:	d001      	beq.n	800d5be <process_control_request+0x266>
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	e143      	b.n	800d846 <process_control_request+0x4ee>

          TU_LOG(USBD_DBG, "    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800d5be:	4a1b      	ldr	r2, [pc, #108]	@ (800d62c <process_control_request+0x2d4>)
 800d5c0:	7813      	ldrb	r3, [r2, #0]
 800d5c2:	f36f 03c3 	bfc	r3, #3, #1
 800d5c6:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800d5c8:	79fb      	ldrb	r3, [r7, #7]
 800d5ca:	6839      	ldr	r1, [r7, #0]
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	f001 f82f 	bl	800e630 <tud_control_status>
        break;
 800d5d2:	e02e      	b.n	800d632 <process_control_request+0x2da>
        case TUSB_REQ_GET_STATUS:
        {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800d5d4:	4b15      	ldr	r3, [pc, #84]	@ (800d62c <process_control_request+0x2d4>)
 800d5d6:	781b      	ldrb	r3, [r3, #0]
 800d5d8:	095b      	lsrs	r3, r3, #5
 800d5da:	b2db      	uxtb	r3, r3
 800d5dc:	f003 0301 	and.w	r3, r3, #1
 800d5e0:	b29a      	uxth	r2, r3
 800d5e2:	4b12      	ldr	r3, [pc, #72]	@ (800d62c <process_control_request+0x2d4>)
 800d5e4:	781b      	ldrb	r3, [r3, #0]
 800d5e6:	089b      	lsrs	r3, r3, #2
 800d5e8:	b2db      	uxtb	r3, r3
 800d5ea:	f003 0302 	and.w	r3, r3, #2
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	4313      	orrs	r3, r2
 800d5f2:	b29b      	uxth	r3, r3
 800d5f4:	81bb      	strh	r3, [r7, #12]
          tud_control_xfer(rhport, p_request, &status, 2);
 800d5f6:	f107 020c 	add.w	r2, r7, #12
 800d5fa:	79f8      	ldrb	r0, [r7, #7]
 800d5fc:	2302      	movs	r3, #2
 800d5fe:	6839      	ldr	r1, [r7, #0]
 800d600:	f001 f888 	bl	800e714 <tud_control_xfer>
        }
        break;
 800d604:	e015      	b.n	800d632 <process_control_request+0x2da>

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800d606:	4b07      	ldr	r3, [pc, #28]	@ (800d624 <process_control_request+0x2cc>)
 800d608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d60a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	f003 0301 	and.w	r3, r3, #1
 800d612:	2b00      	cmp	r3, #0
 800d614:	d000      	beq.n	800d618 <process_control_request+0x2c0>
 800d616:	be00      	bkpt	0x0000
 800d618:	2300      	movs	r3, #0
 800d61a:	e114      	b.n	800d846 <process_control_request+0x4ee>
 800d61c:	0803578c 	.word	0x0803578c
 800d620:	08013304 	.word	0x08013304
 800d624:	e000edf0 	.word	0xe000edf0
 800d628:	00000000 	.word	0x00000000
 800d62c:	20005004 	.word	0x20005004
        break;
 800d630:	bf00      	nop
      }
    break;
 800d632:	e107      	b.n	800d844 <process_control_request+0x4ec>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE:
    {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	889b      	ldrh	r3, [r3, #4]
 800d638:	b29b      	uxth	r3, r3
 800d63a:	82bb      	strh	r3, [r7, #20]
 800d63c:	8abb      	ldrh	r3, [r7, #20]
 800d63e:	b2db      	uxtb	r3, r3
 800d640:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800d644:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d648:	2b0f      	cmp	r3, #15
 800d64a:	d901      	bls.n	800d650 <process_control_request+0x2f8>
 800d64c:	2300      	movs	r3, #0
 800d64e:	e0fa      	b.n	800d846 <process_control_request+0x4ee>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800d650:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d654:	4a7e      	ldr	r2, [pc, #504]	@ (800d850 <process_control_request+0x4f8>)
 800d656:	4413      	add	r3, r2
 800d658:	78db      	ldrb	r3, [r3, #3]
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7ff fbba 	bl	800cdd4 <get_driver>
 800d660:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(driver);
 800d662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d664:	2b00      	cmp	r3, #0
 800d666:	d101      	bne.n	800d66c <process_control_request+0x314>
 800d668:	2300      	movs	r3, #0
 800d66a:	e0ec      	b.n	800d846 <process_control_request+0x4ee>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if ( !invoke_class_control(rhport, driver, p_request) )
 800d66c:	79fb      	ldrb	r3, [r7, #7]
 800d66e:	683a      	ldr	r2, [r7, #0]
 800d670:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d672:	4618      	mov	r0, r3
 800d674:	f7ff fe58 	bl	800d328 <invoke_class_control>
 800d678:	4603      	mov	r3, r0
 800d67a:	f083 0301 	eor.w	r3, r3, #1
 800d67e:	b2db      	uxtb	r3, r3
 800d680:	2b00      	cmp	r3, #0
 800d682:	f000 80de 	beq.w	800d842 <process_control_request+0x4ea>
      {
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	2b00      	cmp	r3, #0
 800d692:	d001      	beq.n	800d698 <process_control_request+0x340>
 800d694:	2300      	movs	r3, #0
 800d696:	e0d6      	b.n	800d846 <process_control_request+0x4ee>

        switch(p_request->bRequest)
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	785b      	ldrb	r3, [r3, #1]
 800d69c:	3b0a      	subs	r3, #10
 800d69e:	2b01      	cmp	r3, #1
 800d6a0:	d816      	bhi.n	800d6d0 <process_control_request+0x378>
        {
          case TUSB_REQ_GET_INTERFACE:
          case TUSB_REQ_SET_INTERFACE:
            // Clear complete callback if driver set since it can also stall the request.
            usbd_control_set_complete_callback(NULL);
 800d6a2:	2000      	movs	r0, #0
 800d6a4:	f001 f8c4 	bl	800e830 <usbd_control_set_complete_callback>

            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 800d6a8:	683b      	ldr	r3, [r7, #0]
 800d6aa:	785b      	ldrb	r3, [r3, #1]
 800d6ac:	2b0a      	cmp	r3, #10
 800d6ae:	d109      	bne.n	800d6c4 <process_control_request+0x36c>
            {
              uint8_t alternate = 0;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	72fb      	strb	r3, [r7, #11]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 800d6b4:	f107 020b 	add.w	r2, r7, #11
 800d6b8:	79f8      	ldrb	r0, [r7, #7]
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	6839      	ldr	r1, [r7, #0]
 800d6be:	f001 f829 	bl	800e714 <tud_control_xfer>
            }else
            {
              tud_control_status(rhport, p_request);
            }
          break;
 800d6c2:	e007      	b.n	800d6d4 <process_control_request+0x37c>
              tud_control_status(rhport, p_request);
 800d6c4:	79fb      	ldrb	r3, [r7, #7]
 800d6c6:	6839      	ldr	r1, [r7, #0]
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	f000 ffb1 	bl	800e630 <tud_control_status>
          break;
 800d6ce:	e001      	b.n	800d6d4 <process_control_request+0x37c>

          default: return false;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	e0b8      	b.n	800d846 <process_control_request+0x4ee>
        }
      }
    }
    break;
 800d6d4:	e0b5      	b.n	800d842 <process_control_request+0x4ea>

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT:
    {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	889b      	ldrh	r3, [r3, #4]
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	823b      	strh	r3, [r7, #16]
 800d6de:	8a3b      	ldrh	r3, [r7, #16]
 800d6e0:	b2db      	uxtb	r3, r3
 800d6e2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d6e6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d6ea:	74bb      	strb	r3, [r7, #18]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800d6ec:	7cbb      	ldrb	r3, [r7, #18]
 800d6ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d6f2:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800d6f4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800d6f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d6fc:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d6fe:	7cfb      	ldrb	r3, [r7, #19]
 800d700:	09db      	lsrs	r3, r3, #7
 800d702:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800d704:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800d708:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800d70c:	2b05      	cmp	r3, #5
 800d70e:	d910      	bls.n	800d732 <process_control_request+0x3da>
 800d710:	f240 3222 	movw	r2, #802	@ 0x322
 800d714:	494f      	ldr	r1, [pc, #316]	@ (800d854 <process_control_request+0x4fc>)
 800d716:	4850      	ldr	r0, [pc, #320]	@ (800d858 <process_control_request+0x500>)
 800d718:	f003 fcf8 	bl	801110c <iprintf>
 800d71c:	4b4f      	ldr	r3, [pc, #316]	@ (800d85c <process_control_request+0x504>)
 800d71e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	f003 0301 	and.w	r3, r3, #1
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d000      	beq.n	800d72e <process_control_request+0x3d6>
 800d72c:	be00      	bkpt	0x0000
 800d72e:	2300      	movs	r3, #0
 800d730:	e089      	b.n	800d846 <process_control_request+0x4ee>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800d732:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800d736:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d73a:	4945      	ldr	r1, [pc, #276]	@ (800d850 <process_control_request+0x4f8>)
 800d73c:	0052      	lsls	r2, r2, #1
 800d73e:	440a      	add	r2, r1
 800d740:	4413      	add	r3, r2
 800d742:	3313      	adds	r3, #19
 800d744:	781b      	ldrb	r3, [r3, #0]
 800d746:	4618      	mov	r0, r3
 800d748:	f7ff fb44 	bl	800cdd4 <get_driver>
 800d74c:	64b8      	str	r0, [r7, #72]	@ 0x48

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	781b      	ldrb	r3, [r3, #0]
 800d752:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d756:	b2db      	uxtb	r3, r3
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d00c      	beq.n	800d776 <process_control_request+0x41e>
      {
        // Forward class request to its driver
        TU_VERIFY(driver);
 800d75c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d101      	bne.n	800d766 <process_control_request+0x40e>
 800d762:	2300      	movs	r3, #0
 800d764:	e06f      	b.n	800d846 <process_control_request+0x4ee>
        return invoke_class_control(rhport, driver, p_request);
 800d766:	79fb      	ldrb	r3, [r7, #7]
 800d768:	683a      	ldr	r2, [r7, #0]
 800d76a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d76c:	4618      	mov	r0, r3
 800d76e:	f7ff fddb 	bl	800d328 <invoke_class_control>
 800d772:	4603      	mov	r3, r0
 800d774:	e067      	b.n	800d846 <process_control_request+0x4ee>
      }
      else
      {
        // Handle STD request to endpoint
        switch ( p_request->bRequest )
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	785b      	ldrb	r3, [r3, #1]
 800d77a:	2b03      	cmp	r3, #3
 800d77c:	d017      	beq.n	800d7ae <process_control_request+0x456>
 800d77e:	2b03      	cmp	r3, #3
 800d780:	dc47      	bgt.n	800d812 <process_control_request+0x4ba>
 800d782:	2b00      	cmp	r3, #0
 800d784:	d002      	beq.n	800d78c <process_control_request+0x434>
 800d786:	2b01      	cmp	r3, #1
 800d788:	d011      	beq.n	800d7ae <process_control_request+0x456>
 800d78a:	e042      	b.n	800d812 <process_control_request+0x4ba>
        {
          case TUSB_REQ_GET_STATUS:
          {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 800d78c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800d790:	79fb      	ldrb	r3, [r7, #7]
 800d792:	4611      	mov	r1, r2
 800d794:	4618      	mov	r0, r3
 800d796:	f000 ff01 	bl	800e59c <usbd_edpt_stalled>
 800d79a:	4603      	mov	r3, r0
 800d79c:	813b      	strh	r3, [r7, #8]
            tud_control_xfer(rhport, p_request, &status, 2);
 800d79e:	f107 0208 	add.w	r2, r7, #8
 800d7a2:	79f8      	ldrb	r0, [r7, #7]
 800d7a4:	2302      	movs	r3, #2
 800d7a6:	6839      	ldr	r1, [r7, #0]
 800d7a8:	f000 ffb4 	bl	800e714 <tud_control_xfer>
          }
          break;
 800d7ac:	e03d      	b.n	800d82a <process_control_request+0x4d2>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE:
          {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	885b      	ldrh	r3, [r3, #2]
 800d7b2:	b29b      	uxth	r3, r3
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d112      	bne.n	800d7de <process_control_request+0x486>
            {
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	785b      	ldrb	r3, [r3, #1]
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	d107      	bne.n	800d7d0 <process_control_request+0x478>
              {
                usbd_edpt_clear_stall(rhport, ep_addr);
 800d7c0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800d7c4:	79fb      	ldrb	r3, [r7, #7]
 800d7c6:	4611      	mov	r1, r2
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	f000 fe9b 	bl	800e504 <usbd_edpt_clear_stall>
 800d7ce:	e006      	b.n	800d7de <process_control_request+0x486>
              }else
              {
                usbd_edpt_stall(rhport, ep_addr);
 800d7d0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800d7d4:	79fb      	ldrb	r3, [r7, #7]
 800d7d6:	4611      	mov	r1, r2
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f000 fe47 	bl	800e46c <usbd_edpt_stall>
              }
            }

            if (driver)
 800d7de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d021      	beq.n	800d828 <process_control_request+0x4d0>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800d7e4:	79fb      	ldrb	r3, [r7, #7]
 800d7e6:	683a      	ldr	r2, [r7, #0]
 800d7e8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	f7ff fd9c 	bl	800d328 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800d7f0:	2000      	movs	r0, #0
 800d7f2:	f001 f81d 	bl	800e830 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 800d7f6:	4b16      	ldr	r3, [pc, #88]	@ (800d850 <process_control_request+0x4f8>)
 800d7f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d7fc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d800:	b2db      	uxtb	r3, r3
 800d802:	2b00      	cmp	r3, #0
 800d804:	d110      	bne.n	800d828 <process_control_request+0x4d0>
 800d806:	79fb      	ldrb	r3, [r7, #7]
 800d808:	6839      	ldr	r1, [r7, #0]
 800d80a:	4618      	mov	r0, r3
 800d80c:	f000 ff10 	bl	800e630 <tud_control_status>
            }
          }
          break;
 800d810:	e00a      	b.n	800d828 <process_control_request+0x4d0>

          // Unknown/Unsupported request
          default: TU_BREAKPOINT(); return false;
 800d812:	4b12      	ldr	r3, [pc, #72]	@ (800d85c <process_control_request+0x504>)
 800d814:	647b      	str	r3, [r7, #68]	@ 0x44
 800d816:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	f003 0301 	and.w	r3, r3, #1
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d000      	beq.n	800d824 <process_control_request+0x4cc>
 800d822:	be00      	bkpt	0x0000
 800d824:	2300      	movs	r3, #0
 800d826:	e00e      	b.n	800d846 <process_control_request+0x4ee>
          break;
 800d828:	bf00      	nop
        }
      }
    }
    break;
 800d82a:	e00b      	b.n	800d844 <process_control_request+0x4ec>

    // Unknown recipient
    default: TU_BREAKPOINT(); return false;
 800d82c:	4b0b      	ldr	r3, [pc, #44]	@ (800d85c <process_control_request+0x504>)
 800d82e:	61fb      	str	r3, [r7, #28]
 800d830:	69fb      	ldr	r3, [r7, #28]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f003 0301 	and.w	r3, r3, #1
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d000      	beq.n	800d83e <process_control_request+0x4e6>
 800d83c:	be00      	bkpt	0x0000
 800d83e:	2300      	movs	r3, #0
 800d840:	e001      	b.n	800d846 <process_control_request+0x4ee>
    break;
 800d842:	bf00      	nop
  }

  return true;
 800d844:	2301      	movs	r3, #1
}
 800d846:	4618      	mov	r0, r3
 800d848:	3750      	adds	r7, #80	@ 0x50
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	20005004 	.word	0x20005004
 800d854:	0803578c 	.word	0x0803578c
 800d858:	08013304 	.word	0x08013304
 800d85c:	e000edf0 	.word	0xe000edf0

0800d860 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b094      	sub	sp, #80	@ 0x50
 800d864:	af00      	add	r7, sp, #0
 800d866:	4603      	mov	r3, r0
 800d868:	460a      	mov	r2, r1
 800d86a:	71fb      	strb	r3, [r7, #7]
 800d86c:	4613      	mov	r3, r2
 800d86e:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800d870:	79bb      	ldrb	r3, [r7, #6]
 800d872:	3b01      	subs	r3, #1
 800d874:	b2db      	uxtb	r3, r3
 800d876:	4618      	mov	r0, r3
 800d878:	f7f6 fb8c 	bl	8003f94 <tud_descriptor_configuration_cb>
 800d87c:	6478      	str	r0, [r7, #68]	@ 0x44
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800d87e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d880:	2b00      	cmp	r3, #0
 800d882:	d003      	beq.n	800d88c <process_set_config+0x2c>
 800d884:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d886:	785b      	ldrb	r3, [r3, #1]
 800d888:	2b02      	cmp	r3, #2
 800d88a:	d010      	beq.n	800d8ae <process_set_config+0x4e>
 800d88c:	f240 326a 	movw	r2, #874	@ 0x36a
 800d890:	498a      	ldr	r1, [pc, #552]	@ (800dabc <process_set_config+0x25c>)
 800d892:	488b      	ldr	r0, [pc, #556]	@ (800dac0 <process_set_config+0x260>)
 800d894:	f003 fc3a 	bl	801110c <iprintf>
 800d898:	4b8a      	ldr	r3, [pc, #552]	@ (800dac4 <process_set_config+0x264>)
 800d89a:	61bb      	str	r3, [r7, #24]
 800d89c:	69bb      	ldr	r3, [r7, #24]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	f003 0301 	and.w	r3, r3, #1
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d000      	beq.n	800d8aa <process_set_config+0x4a>
 800d8a8:	be00      	bkpt	0x0000
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	e102      	b.n	800dab4 <process_set_config+0x254>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800d8ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8b0:	79db      	ldrb	r3, [r3, #7]
 800d8b2:	115b      	asrs	r3, r3, #5
 800d8b4:	f003 0301 	and.w	r3, r3, #1
 800d8b8:	b2d9      	uxtb	r1, r3
 800d8ba:	4a83      	ldr	r2, [pc, #524]	@ (800dac8 <process_set_config+0x268>)
 800d8bc:	7813      	ldrb	r3, [r2, #0]
 800d8be:	f361 1304 	bfi	r3, r1, #4, #1
 800d8c2:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800d8c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8c6:	79db      	ldrb	r3, [r3, #7]
 800d8c8:	119b      	asrs	r3, r3, #6
 800d8ca:	f003 0301 	and.w	r3, r3, #1
 800d8ce:	b2d9      	uxtb	r1, r3
 800d8d0:	4a7d      	ldr	r2, [pc, #500]	@ (800dac8 <process_set_config+0x268>)
 800d8d2:	7813      	ldrb	r3, [r2, #0]
 800d8d4:	f361 1345 	bfi	r3, r1, #5, #1
 800d8d8:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800d8da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8dc:	3309      	adds	r3, #9
 800d8de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800d8e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8e2:	885b      	ldrh	r3, [r3, #2]
 800d8e4:	b29b      	uxth	r3, r3
 800d8e6:	461a      	mov	r2, r3
 800d8e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8ea:	4413      	add	r3, r2
 800d8ec:	643b      	str	r3, [r7, #64]	@ 0x40

  while( p_desc < desc_end )
 800d8ee:	e0d6      	b.n	800da9e <process_set_config+0x23e>
  {
    uint8_t assoc_itf_count = 1;
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800d8f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8f8:	617b      	str	r3, [r7, #20]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	3301      	adds	r3, #1
 800d8fe:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800d900:	2b0b      	cmp	r3, #11
 800d902:	d10f      	bne.n	800d924 <process_set_config+0xc4>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800d904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d906:	63fb      	str	r3, [r7, #60]	@ 0x3c
      assoc_itf_count = desc_iad->bInterfaceCount;
 800d908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d90a:	78db      	ldrb	r3, [r3, #3]
 800d90c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800d910:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d912:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	781b      	ldrb	r3, [r3, #0]
 800d91c:	461a      	mov	r2, r3
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800d922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d924:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d926:	60bb      	str	r3, [r7, #8]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	3301      	adds	r3, #1
 800d92c:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800d92e:	2b04      	cmp	r3, #4
 800d930:	d010      	beq.n	800d954 <process_set_config+0xf4>
 800d932:	f240 3285 	movw	r2, #901	@ 0x385
 800d936:	4961      	ldr	r1, [pc, #388]	@ (800dabc <process_set_config+0x25c>)
 800d938:	4861      	ldr	r0, [pc, #388]	@ (800dac0 <process_set_config+0x260>)
 800d93a:	f003 fbe7 	bl	801110c <iprintf>
 800d93e:	4b61      	ldr	r3, [pc, #388]	@ (800dac4 <process_set_config+0x264>)
 800d940:	61fb      	str	r3, [r7, #28]
 800d942:	69fb      	ldr	r3, [r7, #28]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	f003 0301 	and.w	r3, r3, #1
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d000      	beq.n	800d950 <process_set_config+0xf0>
 800d94e:	be00      	bkpt	0x0000
 800d950:	2300      	movs	r3, #0
 800d952:	e0af      	b.n	800dab4 <process_set_config+0x254>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800d954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d956:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800d958:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d95a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d95c:	1ad3      	subs	r3, r2, r3
 800d95e:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800d960:	2300      	movs	r3, #0
 800d962:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800d966:	e07a      	b.n	800da5e <process_set_config+0x1fe>
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800d968:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d96c:	4618      	mov	r0, r3
 800d96e:	f7ff fa31 	bl	800cdd4 <get_driver>
 800d972:	6338      	str	r0, [r7, #48]	@ 0x30
      TU_ASSERT(driver);
 800d974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d976:	2b00      	cmp	r3, #0
 800d978:	d110      	bne.n	800d99c <process_set_config+0x13c>
 800d97a:	f240 328e 	movw	r2, #910	@ 0x38e
 800d97e:	494f      	ldr	r1, [pc, #316]	@ (800dabc <process_set_config+0x25c>)
 800d980:	484f      	ldr	r0, [pc, #316]	@ (800dac0 <process_set_config+0x260>)
 800d982:	f003 fbc3 	bl	801110c <iprintf>
 800d986:	4b4f      	ldr	r3, [pc, #316]	@ (800dac4 <process_set_config+0x264>)
 800d988:	627b      	str	r3, [r7, #36]	@ 0x24
 800d98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f003 0301 	and.w	r3, r3, #1
 800d992:	2b00      	cmp	r3, #0
 800d994:	d000      	beq.n	800d998 <process_set_config+0x138>
 800d996:	be00      	bkpt	0x0000
 800d998:	2300      	movs	r3, #0
 800d99a:	e08b      	b.n	800dab4 <process_set_config+0x254>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800d99c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d99e:	689b      	ldr	r3, [r3, #8]
 800d9a0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d9a2:	79f8      	ldrb	r0, [r7, #7]
 800d9a4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d9a6:	4798      	blx	r3
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800d9ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d9ae:	2b08      	cmp	r3, #8
 800d9b0:	d950      	bls.n	800da54 <process_set_config+0x1f4>
 800d9b2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d9b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d9b6:	429a      	cmp	r2, r3
 800d9b8:	d84c      	bhi.n	800da54 <process_set_config+0x1f4>
        // Open successfully
        TU_LOG(USBD_DBG, "  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if ( assoc_itf_count == 1)
 800d9ba:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d9be:	2b01      	cmp	r3, #1
 800d9c0:	d107      	bne.n	800d9d2 <process_set_config+0x172>
        {
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) assoc_itf_count = 2;
 800d9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9c4:	689b      	ldr	r3, [r3, #8]
 800d9c6:	4a41      	ldr	r2, [pc, #260]	@ (800dacc <process_set_config+0x26c>)
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d102      	bne.n	800d9d2 <process_set_config+0x172>
 800d9cc:	2302      	movs	r3, #2
 800d9ce:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
          if ( driver->open == btd_open ) assoc_itf_count = 2;
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800d9d8:	e02a      	b.n	800da30 <process_set_config+0x1d0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800d9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9dc:	789a      	ldrb	r2, [r3, #2]
 800d9de:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800d9e2:	4413      	add	r3, r2
 800d9e4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800d9e8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800d9ec:	4a36      	ldr	r2, [pc, #216]	@ (800dac8 <process_set_config+0x268>)
 800d9ee:	4413      	add	r3, r2
 800d9f0:	78db      	ldrb	r3, [r3, #3]
 800d9f2:	2bff      	cmp	r3, #255	@ 0xff
 800d9f4:	d010      	beq.n	800da18 <process_set_config+0x1b8>
 800d9f6:	f240 32ad 	movw	r2, #941	@ 0x3ad
 800d9fa:	4930      	ldr	r1, [pc, #192]	@ (800dabc <process_set_config+0x25c>)
 800d9fc:	4830      	ldr	r0, [pc, #192]	@ (800dac0 <process_set_config+0x260>)
 800d9fe:	f003 fb85 	bl	801110c <iprintf>
 800da02:	4b30      	ldr	r3, [pc, #192]	@ (800dac4 <process_set_config+0x264>)
 800da04:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	f003 0301 	and.w	r3, r3, #1
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d000      	beq.n	800da14 <process_set_config+0x1b4>
 800da12:	be00      	bkpt	0x0000
 800da14:	2300      	movs	r3, #0
 800da16:	e04d      	b.n	800dab4 <process_set_config+0x254>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800da18:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800da1c:	4a2a      	ldr	r2, [pc, #168]	@ (800dac8 <process_set_config+0x268>)
 800da1e:	4413      	add	r3, r2
 800da20:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 800da24:	70da      	strb	r2, [r3, #3]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800da26:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800da2a:	3301      	adds	r3, #1
 800da2c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800da30:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 800da34:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800da38:	429a      	cmp	r2, r3
 800da3a:	d3ce      	bcc.n	800d9da <process_set_config+0x17a>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800da3c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800da40:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800da42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800da44:	4822      	ldr	r0, [pc, #136]	@ (800dad0 <process_set_config+0x270>)
 800da46:	f002 fe03 	bl	8010650 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800da4a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800da4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800da4e:	4413      	add	r3, r2
 800da50:	64fb      	str	r3, [r7, #76]	@ 0x4c

        break; // exit driver find loop
 800da52:	e00c      	b.n	800da6e <process_set_config+0x20e>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800da54:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800da58:	3301      	adds	r3, #1
 800da5a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800da5e:	4b1d      	ldr	r3, [pc, #116]	@ (800dad4 <process_set_config+0x274>)
 800da60:	781b      	ldrb	r3, [r3, #0]
 800da62:	1c5a      	adds	r2, r3, #1
 800da64:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800da68:	429a      	cmp	r2, r3
 800da6a:	f6bf af7d 	bge.w	800d968 <process_set_config+0x108>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800da6e:	4b19      	ldr	r3, [pc, #100]	@ (800dad4 <process_set_config+0x274>)
 800da70:	781b      	ldrb	r3, [r3, #0]
 800da72:	1c5a      	adds	r2, r3, #1
 800da74:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800da78:	429a      	cmp	r2, r3
 800da7a:	da10      	bge.n	800da9e <process_set_config+0x23e>
 800da7c:	f44f 726f 	mov.w	r2, #956	@ 0x3bc
 800da80:	490e      	ldr	r1, [pc, #56]	@ (800dabc <process_set_config+0x25c>)
 800da82:	480f      	ldr	r0, [pc, #60]	@ (800dac0 <process_set_config+0x260>)
 800da84:	f003 fb42 	bl	801110c <iprintf>
 800da88:	4b0e      	ldr	r3, [pc, #56]	@ (800dac4 <process_set_config+0x264>)
 800da8a:	623b      	str	r3, [r7, #32]
 800da8c:	6a3b      	ldr	r3, [r7, #32]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	f003 0301 	and.w	r3, r3, #1
 800da94:	2b00      	cmp	r3, #0
 800da96:	d000      	beq.n	800da9a <process_set_config+0x23a>
 800da98:	be00      	bkpt	0x0000
 800da9a:	2300      	movs	r3, #0
 800da9c:	e00a      	b.n	800dab4 <process_set_config+0x254>
  while( p_desc < desc_end )
 800da9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800daa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daa2:	429a      	cmp	r2, r3
 800daa4:	f4ff af24 	bcc.w	800d8f0 <process_set_config+0x90>
  }

  // invoke callback
  if (tud_mount_cb) tud_mount_cb();
 800daa8:	4b0b      	ldr	r3, [pc, #44]	@ (800dad8 <process_set_config+0x278>)
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d001      	beq.n	800dab2 <process_set_config+0x252>
 800daae:	f3af 8000 	nop.w

  return true;
 800dab2:	2301      	movs	r3, #1
}
 800dab4:	4618      	mov	r0, r3
 800dab6:	3750      	adds	r7, #80	@ 0x50
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}
 800dabc:	080357a4 	.word	0x080357a4
 800dac0:	08013304 	.word	0x08013304
 800dac4:	e000edf0 	.word	0xe000edf0
 800dac8:	20005004 	.word	0x20005004
 800dacc:	0800baa1 	.word	0x0800baa1
 800dad0:	20005017 	.word	0x20005017
 800dad4:	20005034 	.word	0x20005034
 800dad8:	00000000 	.word	0x00000000

0800dadc <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b094      	sub	sp, #80	@ 0x50
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	4603      	mov	r3, r0
 800dae4:	6039      	str	r1, [r7, #0]
 800dae6:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	885b      	ldrh	r3, [r3, #2]
 800daec:	b29b      	uxth	r3, r3
 800daee:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800daf0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800daf2:	0a1b      	lsrs	r3, r3, #8
 800daf4:	b29b      	uxth	r3, r3
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	885b      	ldrh	r3, [r3, #2]
 800db00:	b29b      	uxth	r3, r3
 800db02:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800db04:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800db06:	b2db      	uxtb	r3, r3
 800db08:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type)
 800db0c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800db10:	3b01      	subs	r3, #1
 800db12:	2b0e      	cmp	r3, #14
 800db14:	f200 80c6 	bhi.w	800dca4 <process_get_descriptor+0x1c8>
 800db18:	a201      	add	r2, pc, #4	@ (adr r2, 800db20 <process_get_descriptor+0x44>)
 800db1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db1e:	bf00      	nop
 800db20:	0800db5d 	.word	0x0800db5d
 800db24:	0800dbcd 	.word	0x0800dbcd
 800db28:	0800dc41 	.word	0x0800dc41
 800db2c:	0800dca5 	.word	0x0800dca5
 800db30:	0800dca5 	.word	0x0800dca5
 800db34:	0800dc75 	.word	0x0800dc75
 800db38:	0800dbcd 	.word	0x0800dbcd
 800db3c:	0800dca5 	.word	0x0800dca5
 800db40:	0800dca5 	.word	0x0800dca5
 800db44:	0800dca5 	.word	0x0800dca5
 800db48:	0800dca5 	.word	0x0800dca5
 800db4c:	0800dca5 	.word	0x0800dca5
 800db50:	0800dca5 	.word	0x0800dca5
 800db54:	0800dca5 	.word	0x0800dca5
 800db58:	0800db73 	.word	0x0800db73
  {
    case TUSB_DESC_DEVICE:
    {
      TU_LOG(USBD_DBG, " Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800db5c:	f7f6 fa10 	bl	8003f80 <tud_descriptor_device_cb>
 800db60:	62b8      	str	r0, [r7, #40]	@ 0x28
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else
      {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800db62:	79f8      	ldrb	r0, [r7, #7]
 800db64:	2312      	movs	r3, #18
 800db66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800db68:	6839      	ldr	r1, [r7, #0]
 800db6a:	f000 fdd3 	bl	800e714 <tud_control_xfer>
 800db6e:	4603      	mov	r3, r0
 800db70:	e099      	b.n	800dca6 <process_get_descriptor+0x1ca>
    case TUSB_DESC_BOS:
    {
      TU_LOG(USBD_DBG, " BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      if (!tud_descriptor_bos_cb) return false;
 800db72:	4b4f      	ldr	r3, [pc, #316]	@ (800dcb0 <process_get_descriptor+0x1d4>)
 800db74:	2b00      	cmp	r3, #0
 800db76:	d101      	bne.n	800db7c <process_get_descriptor+0xa0>
 800db78:	2300      	movs	r3, #0
 800db7a:	e094      	b.n	800dca6 <process_get_descriptor+0x1ca>

      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800db7c:	f3af 8000 	nop.w
 800db80:	4603      	mov	r3, r0
 800db82:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_ASSERT(desc_bos);
 800db84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db86:	2b00      	cmp	r3, #0
 800db88:	d110      	bne.n	800dbac <process_get_descriptor+0xd0>
 800db8a:	f240 32ed 	movw	r2, #1005	@ 0x3ed
 800db8e:	4949      	ldr	r1, [pc, #292]	@ (800dcb4 <process_get_descriptor+0x1d8>)
 800db90:	4849      	ldr	r0, [pc, #292]	@ (800dcb8 <process_get_descriptor+0x1dc>)
 800db92:	f003 fabb 	bl	801110c <iprintf>
 800db96:	4b49      	ldr	r3, [pc, #292]	@ (800dcbc <process_get_descriptor+0x1e0>)
 800db98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	f003 0301 	and.w	r3, r3, #1
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d000      	beq.n	800dba8 <process_get_descriptor+0xcc>
 800dba6:	be00      	bkpt	0x0000
 800dba8:	2300      	movs	r3, #0
 800dbaa:	e07c      	b.n	800dca6 <process_get_descriptor+0x1ca>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800dbac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbae:	3302      	adds	r3, #2
 800dbb0:	623b      	str	r3, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }
 800dbb2:	6a3b      	ldr	r3, [r7, #32]
 800dbb4:	881b      	ldrh	r3, [r3, #0]
 800dbb6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800dbba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dbbc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dbc0:	79f8      	ldrb	r0, [r7, #7]
 800dbc2:	6839      	ldr	r1, [r7, #0]
 800dbc4:	f000 fda6 	bl	800e714 <tud_control_xfer>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	e06c      	b.n	800dca6 <process_get_descriptor+0x1ca>
    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG:
    {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION )
 800dbcc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800dbd0:	2b02      	cmp	r3, #2
 800dbd2:	d107      	bne.n	800dbe4 <process_get_descriptor+0x108>
      {
        TU_LOG(USBD_DBG, " Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800dbd4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f7f6 f9db 	bl	8003f94 <tud_descriptor_configuration_cb>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dbe2:	e00b      	b.n	800dbfc <process_get_descriptor+0x120>
      }else
      {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG(USBD_DBG, " Other Speed Configuration\r\n");
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 800dbe4:	4b36      	ldr	r3, [pc, #216]	@ (800dcc0 <process_get_descriptor+0x1e4>)
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d101      	bne.n	800dbee <process_get_descriptor+0x112>
 800dbea:	2300      	movs	r3, #0
 800dbec:	e05b      	b.n	800dca6 <process_get_descriptor+0x1ca>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800dbee:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f3af 8000 	nop.w
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }

      TU_ASSERT(desc_config);
 800dbfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d110      	bne.n	800dc24 <process_get_descriptor+0x148>
 800dc02:	f240 4207 	movw	r2, #1031	@ 0x407
 800dc06:	492b      	ldr	r1, [pc, #172]	@ (800dcb4 <process_get_descriptor+0x1d8>)
 800dc08:	482b      	ldr	r0, [pc, #172]	@ (800dcb8 <process_get_descriptor+0x1dc>)
 800dc0a:	f003 fa7f 	bl	801110c <iprintf>
 800dc0e:	4b2b      	ldr	r3, [pc, #172]	@ (800dcbc <process_get_descriptor+0x1e0>)
 800dc10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dc12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	f003 0301 	and.w	r3, r3, #1
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d000      	beq.n	800dc20 <process_get_descriptor+0x144>
 800dc1e:	be00      	bkpt	0x0000
 800dc20:	2300      	movs	r3, #0
 800dc22:	e040      	b.n	800dca6 <process_get_descriptor+0x1ca>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800dc24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc26:	3302      	adds	r3, #2
 800dc28:	61fb      	str	r3, [r7, #28]
 800dc2a:	69fb      	ldr	r3, [r7, #28]
 800dc2c:	881b      	ldrh	r3, [r3, #0]
 800dc2e:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800dc30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dc32:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800dc34:	79f8      	ldrb	r0, [r7, #7]
 800dc36:	6839      	ldr	r1, [r7, #0]
 800dc38:	f000 fd6c 	bl	800e714 <tud_control_xfer>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	e032      	b.n	800dca6 <process_get_descriptor+0x1ca>
    case TUSB_DESC_STRING:
    {
      TU_LOG(USBD_DBG, " String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	889b      	ldrh	r3, [r3, #4]
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800dc4a:	4611      	mov	r1, r2
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	f7f6 f9af 	bl	8003fb0 <tud_descriptor_string_cb>
 800dc52:	6378      	str	r0, [r7, #52]	@ 0x34
      TU_VERIFY(desc_str);
 800dc54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d101      	bne.n	800dc5e <process_get_descriptor+0x182>
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	e023      	b.n	800dca6 <process_get_descriptor+0x1ca>
 800dc5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc60:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800dc62:	69bb      	ldr	r3, [r7, #24]
 800dc64:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800dc66:	79f8      	ldrb	r0, [r7, #7]
 800dc68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dc6a:	6839      	ldr	r1, [r7, #0]
 800dc6c:	f000 fd52 	bl	800e714 <tud_control_xfer>
 800dc70:	4603      	mov	r3, r0
 800dc72:	e018      	b.n	800dca6 <process_get_descriptor+0x1ca>

    case TUSB_DESC_DEVICE_QUALIFIER:
    {
      TU_LOG(USBD_DBG, " Device Qualifier\r\n");

      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 800dc74:	4b13      	ldr	r3, [pc, #76]	@ (800dcc4 <process_get_descriptor+0x1e8>)
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d101      	bne.n	800dc7e <process_get_descriptor+0x1a2>
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	e013      	b.n	800dca6 <process_get_descriptor+0x1ca>

      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800dc7e:	f3af 8000 	nop.w
 800dc82:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_qualifier);
 800dc84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d101      	bne.n	800dc8e <process_get_descriptor+0x1b2>
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	e00b      	b.n	800dca6 <process_get_descriptor+0x1ca>
 800dc8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc90:	617b      	str	r3, [r7, #20]
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800dc96:	79f8      	ldrb	r0, [r7, #7]
 800dc98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc9a:	6839      	ldr	r1, [r7, #0]
 800dc9c:	f000 fd3a 	bl	800e714 <tud_control_xfer>
 800dca0:	4603      	mov	r3, r0
 800dca2:	e000      	b.n	800dca6 <process_get_descriptor+0x1ca>
    }
    // break; // unreachable

    default: return false;
 800dca4:	2300      	movs	r3, #0
  }
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3750      	adds	r7, #80	@ 0x50
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
 800dcae:	bf00      	nop
 800dcb0:	00000000 	.word	0x00000000
 800dcb4:	080357b8 	.word	0x080357b8
 800dcb8:	08013304 	.word	0x08013304
 800dcbc:	e000edf0 	.word	0xe000edf0
	...

0800dcc8 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const * event, bool in_isr)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b0aa      	sub	sp, #168	@ 0xa8
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
 800dcd0:	460b      	mov	r3, r1
 800dcd2:	70fb      	strb	r3, [r7, #3]
  switch (event->event_id)
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	785b      	ldrb	r3, [r3, #1]
 800dcd8:	3b02      	subs	r3, #2
 800dcda:	2b03      	cmp	r3, #3
 800dcdc:	f200 81b1 	bhi.w	800e042 <dcd_event_handler+0x37a>
 800dce0:	a201      	add	r2, pc, #4	@ (adr r2, 800dce8 <dcd_event_handler+0x20>)
 800dce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dce6:	bf00      	nop
 800dce8:	0800dcf9 	.word	0x0800dcf9
 800dcec:	0800df1b 	.word	0x0800df1b
 800dcf0:	0800ddc3 	.word	0x0800ddc3
 800dcf4:	0800de73 	.word	0x0800de73
  {
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected  = 0;
 800dcf8:	4a8a      	ldr	r2, [pc, #552]	@ (800df24 <dcd_event_handler+0x25c>)
 800dcfa:	7813      	ldrb	r3, [r2, #0]
 800dcfc:	f36f 0300 	bfc	r3, #0, #1
 800dd00:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed  = 0;
 800dd02:	4a88      	ldr	r2, [pc, #544]	@ (800df24 <dcd_event_handler+0x25c>)
 800dd04:	7813      	ldrb	r3, [r2, #0]
 800dd06:	f36f 0341 	bfc	r3, #1, #1
 800dd0a:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num    = 0;
 800dd0c:	4b85      	ldr	r3, [pc, #532]	@ (800df24 <dcd_event_handler+0x25c>)
 800dd0e:	2200      	movs	r2, #0
 800dd10:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended  = 0;
 800dd12:	4a84      	ldr	r2, [pc, #528]	@ (800df24 <dcd_event_handler+0x25c>)
 800dd14:	7813      	ldrb	r3, [r2, #0]
 800dd16:	f36f 0382 	bfc	r3, #2, #1
 800dd1a:	7013      	strb	r3, [r2, #0]
      osal_queue_send(_usbd_q, event, in_isr);
 800dd1c:	4b82      	ldr	r3, [pc, #520]	@ (800df28 <dcd_event_handler+0x260>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dd2a:	78fb      	ldrb	r3, [r7, #3]
 800dd2c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const * data, bool in_isr)
{
  if (!in_isr) {
 800dd30:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800dd34:	f083 0301 	eor.w	r3, r3, #1
 800dd38:	b2db      	uxtb	r3, r3
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d009      	beq.n	800dd52 <dcd_event_handler+0x8a>
 800dd3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dd42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  qhdl->interrupt_set(false);
 800dd46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	4798      	blx	r3
}
 800dd50:	bf00      	nop
    _osal_q_lock(qhdl);
  }

  bool success = tu_fifo_write(&qhdl->ff, data);
 800dd52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dd56:	3304      	adds	r3, #4
 800dd58:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	f7fe ffad 	bl	800ccbc <tu_fifo_write>
 800dd62:	4603      	mov	r3, r0
 800dd64:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

  if (!in_isr) {
 800dd68:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800dd6c:	f083 0301 	eor.w	r3, r3, #1
 800dd70:	b2db      	uxtb	r3, r3
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d009      	beq.n	800dd8a <dcd_event_handler+0xc2>
 800dd76:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dd7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  qhdl->interrupt_set(true);
 800dd7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	2001      	movs	r0, #1
 800dd86:	4798      	blx	r3
}
 800dd88:	bf00      	nop
    _osal_q_unlock(qhdl);
  }

  TU_ASSERT(success);
 800dd8a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dd8e:	f083 0301 	eor.w	r3, r3, #1
 800dd92:	b2db      	uxtb	r3, r3
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d010      	beq.n	800ddba <dcd_event_handler+0xf2>
 800dd98:	22b5      	movs	r2, #181	@ 0xb5
 800dd9a:	4964      	ldr	r1, [pc, #400]	@ (800df2c <dcd_event_handler+0x264>)
 800dd9c:	4864      	ldr	r0, [pc, #400]	@ (800df30 <dcd_event_handler+0x268>)
 800dd9e:	f003 f9b5 	bl	801110c <iprintf>
 800dda2:	4b64      	ldr	r3, [pc, #400]	@ (800df34 <dcd_event_handler+0x26c>)
 800dda4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dda8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	f003 0301 	and.w	r3, r3, #1
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d003      	beq.n	800ddbe <dcd_event_handler+0xf6>
 800ddb6:	be00      	bkpt	0x0000
 800ddb8:	e001      	b.n	800ddbe <dcd_event_handler+0xf6>

  return success;
 800ddba:	bf00      	nop
 800ddbc:	e18b      	b.n	800e0d6 <dcd_event_handler+0x40e>
  TU_ASSERT(success);
 800ddbe:	bf00      	nop
    break;
 800ddc0:	e189      	b.n	800e0d6 <dcd_event_handler+0x40e>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if ( _usbd_dev.connected )
 800ddc2:	4b58      	ldr	r3, [pc, #352]	@ (800df24 <dcd_event_handler+0x25c>)
 800ddc4:	781b      	ldrb	r3, [r3, #0]
 800ddc6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	f000 817d 	beq.w	800e0cc <dcd_event_handler+0x404>
      {
        _usbd_dev.suspended = 1;
 800ddd2:	4a54      	ldr	r2, [pc, #336]	@ (800df24 <dcd_event_handler+0x25c>)
 800ddd4:	7813      	ldrb	r3, [r2, #0]
 800ddd6:	f043 0304 	orr.w	r3, r3, #4
 800ddda:	7013      	strb	r3, [r2, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 800dddc:	4b52      	ldr	r3, [pc, #328]	@ (800df28 <dcd_event_handler+0x260>)
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dde8:	78fb      	ldrb	r3, [r7, #3]
 800ddea:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
  if (!in_isr) {
 800ddee:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800ddf2:	f083 0301 	eor.w	r3, r3, #1
 800ddf6:	b2db      	uxtb	r3, r3
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d007      	beq.n	800de0c <dcd_event_handler+0x144>
 800ddfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de00:	677b      	str	r3, [r7, #116]	@ 0x74
  qhdl->interrupt_set(false);
 800de02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	2000      	movs	r0, #0
 800de08:	4798      	blx	r3
}
 800de0a:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 800de0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de10:	3304      	adds	r3, #4
 800de12:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800de14:	4618      	mov	r0, r3
 800de16:	f7fe ff51 	bl	800ccbc <tu_fifo_write>
 800de1a:	4603      	mov	r3, r0
 800de1c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  if (!in_isr) {
 800de20:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800de24:	f083 0301 	eor.w	r3, r3, #1
 800de28:	b2db      	uxtb	r3, r3
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d007      	beq.n	800de3e <dcd_event_handler+0x176>
 800de2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de32:	66fb      	str	r3, [r7, #108]	@ 0x6c
  qhdl->interrupt_set(true);
 800de34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	2001      	movs	r0, #1
 800de3a:	4798      	blx	r3
}
 800de3c:	bf00      	nop
  TU_ASSERT(success);
 800de3e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800de42:	f083 0301 	eor.w	r3, r3, #1
 800de46:	b2db      	uxtb	r3, r3
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d00e      	beq.n	800de6a <dcd_event_handler+0x1a2>
 800de4c:	22b5      	movs	r2, #181	@ 0xb5
 800de4e:	4937      	ldr	r1, [pc, #220]	@ (800df2c <dcd_event_handler+0x264>)
 800de50:	4837      	ldr	r0, [pc, #220]	@ (800df30 <dcd_event_handler+0x268>)
 800de52:	f003 f95b 	bl	801110c <iprintf>
 800de56:	4b37      	ldr	r3, [pc, #220]	@ (800df34 <dcd_event_handler+0x26c>)
 800de58:	66bb      	str	r3, [r7, #104]	@ 0x68
 800de5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f003 0301 	and.w	r3, r3, #1
 800de62:	2b00      	cmp	r3, #0
 800de64:	d003      	beq.n	800de6e <dcd_event_handler+0x1a6>
 800de66:	be00      	bkpt	0x0000
 800de68:	e001      	b.n	800de6e <dcd_event_handler+0x1a6>
  return success;
 800de6a:	bf00      	nop
 800de6c:	e12e      	b.n	800e0cc <dcd_event_handler+0x404>
  TU_ASSERT(success);
 800de6e:	bf00      	nop
      }
    break;
 800de70:	e12c      	b.n	800e0cc <dcd_event_handler+0x404>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if ( _usbd_dev.connected )
 800de72:	4b2c      	ldr	r3, [pc, #176]	@ (800df24 <dcd_event_handler+0x25c>)
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800de7a:	b2db      	uxtb	r3, r3
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	f000 8127 	beq.w	800e0d0 <dcd_event_handler+0x408>
      {
        _usbd_dev.suspended = 0;
 800de82:	4a28      	ldr	r2, [pc, #160]	@ (800df24 <dcd_event_handler+0x25c>)
 800de84:	7813      	ldrb	r3, [r2, #0]
 800de86:	f36f 0382 	bfc	r3, #2, #1
 800de8a:	7013      	strb	r3, [r2, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 800de8c:	4b26      	ldr	r3, [pc, #152]	@ (800df28 <dcd_event_handler+0x260>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	667b      	str	r3, [r7, #100]	@ 0x64
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	663b      	str	r3, [r7, #96]	@ 0x60
 800de96:	78fb      	ldrb	r3, [r7, #3]
 800de98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (!in_isr) {
 800de9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dea0:	f083 0301 	eor.w	r3, r3, #1
 800dea4:	b2db      	uxtb	r3, r3
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d006      	beq.n	800deb8 <dcd_event_handler+0x1f0>
 800deaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800deac:	65bb      	str	r3, [r7, #88]	@ 0x58
  qhdl->interrupt_set(false);
 800deae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	2000      	movs	r0, #0
 800deb4:	4798      	blx	r3
}
 800deb6:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 800deb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800deba:	3304      	adds	r3, #4
 800debc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800debe:	4618      	mov	r0, r3
 800dec0:	f7fe fefc 	bl	800ccbc <tu_fifo_write>
 800dec4:	4603      	mov	r3, r0
 800dec6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  if (!in_isr) {
 800deca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dece:	f083 0301 	eor.w	r3, r3, #1
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d006      	beq.n	800dee6 <dcd_event_handler+0x21e>
 800ded8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800deda:	653b      	str	r3, [r7, #80]	@ 0x50
  qhdl->interrupt_set(true);
 800dedc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	2001      	movs	r0, #1
 800dee2:	4798      	blx	r3
}
 800dee4:	bf00      	nop
  TU_ASSERT(success);
 800dee6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800deea:	f083 0301 	eor.w	r3, r3, #1
 800deee:	b2db      	uxtb	r3, r3
 800def0:	2b00      	cmp	r3, #0
 800def2:	d00e      	beq.n	800df12 <dcd_event_handler+0x24a>
 800def4:	22b5      	movs	r2, #181	@ 0xb5
 800def6:	490d      	ldr	r1, [pc, #52]	@ (800df2c <dcd_event_handler+0x264>)
 800def8:	480d      	ldr	r0, [pc, #52]	@ (800df30 <dcd_event_handler+0x268>)
 800defa:	f003 f907 	bl	801110c <iprintf>
 800defe:	4b0d      	ldr	r3, [pc, #52]	@ (800df34 <dcd_event_handler+0x26c>)
 800df00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800df02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	f003 0301 	and.w	r3, r3, #1
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d003      	beq.n	800df16 <dcd_event_handler+0x24e>
 800df0e:	be00      	bkpt	0x0000
 800df10:	e001      	b.n	800df16 <dcd_event_handler+0x24e>
  return success;
 800df12:	bf00      	nop
 800df14:	e0dc      	b.n	800e0d0 <dcd_event_handler+0x408>
  TU_ASSERT(success);
 800df16:	bf00      	nop
      }
    break;
 800df18:	e0da      	b.n	800e0d0 <dcd_event_handler+0x408>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800df1a:	2300      	movs	r3, #0
 800df1c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800df20:	e028      	b.n	800df74 <dcd_event_handler+0x2ac>
 800df22:	bf00      	nop
 800df24:	20005004 	.word	0x20005004
 800df28:	200050f8 	.word	0x200050f8
 800df2c:	080357d0 	.word	0x080357d0
 800df30:	08013304 	.word	0x08013304
 800df34:	e000edf0 	.word	0xe000edf0
      {
        usbd_class_driver_t const * driver = get_driver(i);
 800df38:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800df3c:	4618      	mov	r0, r3
 800df3e:	f7fe ff49 	bl	800cdd4 <get_driver>
 800df42:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
        if (driver && driver->sof)
 800df46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d00d      	beq.n	800df6a <dcd_event_handler+0x2a2>
 800df4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df52:	695b      	ldr	r3, [r3, #20]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d008      	beq.n	800df6a <dcd_event_handler+0x2a2>
        {
          driver->sof(event->rhport, event->sof.frame_count);
 800df58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df5c:	695b      	ldr	r3, [r3, #20]
 800df5e:	687a      	ldr	r2, [r7, #4]
 800df60:	7810      	ldrb	r0, [r2, #0]
 800df62:	687a      	ldr	r2, [r7, #4]
 800df64:	6852      	ldr	r2, [r2, #4]
 800df66:	4611      	mov	r1, r2
 800df68:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800df6a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800df6e:	3301      	adds	r3, #1
 800df70:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800df74:	4b5a      	ldr	r3, [pc, #360]	@ (800e0e0 <dcd_event_handler+0x418>)
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	1c5a      	adds	r2, r3, #1
 800df7a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800df7e:	429a      	cmp	r2, r3
 800df80:	dada      	bge.n	800df38 <dcd_event_handler+0x270>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if ( _usbd_dev.suspended )
 800df82:	4b58      	ldr	r3, [pc, #352]	@ (800e0e4 <dcd_event_handler+0x41c>)
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800df8a:	b2db      	uxtb	r3, r3
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	f000 80a1 	beq.w	800e0d4 <dcd_event_handler+0x40c>
      {
        _usbd_dev.suspended = 0;
 800df92:	4a54      	ldr	r2, [pc, #336]	@ (800e0e4 <dcd_event_handler+0x41c>)
 800df94:	7813      	ldrb	r3, [r2, #0]
 800df96:	f36f 0382 	bfc	r3, #2, #1
 800df9a:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 800df9c:	f107 0308 	add.w	r3, r7, #8
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	601a      	str	r2, [r3, #0]
 800dfa4:	605a      	str	r2, [r3, #4]
 800dfa6:	609a      	str	r2, [r3, #8]
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	781b      	ldrb	r3, [r3, #0]
 800dfac:	723b      	strb	r3, [r7, #8]
 800dfae:	2305      	movs	r3, #5
 800dfb0:	727b      	strb	r3, [r7, #9]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 800dfb2:	4b4d      	ldr	r3, [pc, #308]	@ (800e0e8 <dcd_event_handler+0x420>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dfb8:	f107 0308 	add.w	r3, r7, #8
 800dfbc:	647b      	str	r3, [r7, #68]	@ 0x44
 800dfbe:	78fb      	ldrb	r3, [r7, #3]
 800dfc0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  if (!in_isr) {
 800dfc4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800dfc8:	f083 0301 	eor.w	r3, r3, #1
 800dfcc:	b2db      	uxtb	r3, r3
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d006      	beq.n	800dfe0 <dcd_event_handler+0x318>
 800dfd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  qhdl->interrupt_set(false);
 800dfd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	2000      	movs	r0, #0
 800dfdc:	4798      	blx	r3
}
 800dfde:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 800dfe0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfe2:	3304      	adds	r3, #4
 800dfe4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	f7fe fe68 	bl	800ccbc <tu_fifo_write>
 800dfec:	4603      	mov	r3, r0
 800dfee:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (!in_isr) {
 800dff2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800dff6:	f083 0301 	eor.w	r3, r3, #1
 800dffa:	b2db      	uxtb	r3, r3
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d006      	beq.n	800e00e <dcd_event_handler+0x346>
 800e000:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e002:	637b      	str	r3, [r7, #52]	@ 0x34
  qhdl->interrupt_set(true);
 800e004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	2001      	movs	r0, #1
 800e00a:	4798      	blx	r3
}
 800e00c:	bf00      	nop
  TU_ASSERT(success);
 800e00e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e012:	f083 0301 	eor.w	r3, r3, #1
 800e016:	b2db      	uxtb	r3, r3
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d00e      	beq.n	800e03a <dcd_event_handler+0x372>
 800e01c:	22b5      	movs	r2, #181	@ 0xb5
 800e01e:	4933      	ldr	r1, [pc, #204]	@ (800e0ec <dcd_event_handler+0x424>)
 800e020:	4833      	ldr	r0, [pc, #204]	@ (800e0f0 <dcd_event_handler+0x428>)
 800e022:	f003 f873 	bl	801110c <iprintf>
 800e026:	4b33      	ldr	r3, [pc, #204]	@ (800e0f4 <dcd_event_handler+0x42c>)
 800e028:	633b      	str	r3, [r7, #48]	@ 0x30
 800e02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	f003 0301 	and.w	r3, r3, #1
 800e032:	2b00      	cmp	r3, #0
 800e034:	d003      	beq.n	800e03e <dcd_event_handler+0x376>
 800e036:	be00      	bkpt	0x0000
 800e038:	e001      	b.n	800e03e <dcd_event_handler+0x376>
  return success;
 800e03a:	bf00      	nop
 800e03c:	e04a      	b.n	800e0d4 <dcd_event_handler+0x40c>
  TU_ASSERT(success);
 800e03e:	bf00      	nop
      }

      // skip osal queue for SOF in usbd task
    break;
 800e040:	e048      	b.n	800e0d4 <dcd_event_handler+0x40c>

    default:
      osal_queue_send(_usbd_q, event, in_isr);
 800e042:	4b29      	ldr	r3, [pc, #164]	@ (800e0e8 <dcd_event_handler+0x420>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e04c:	78fb      	ldrb	r3, [r7, #3]
 800e04e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800e052:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e056:	f083 0301 	eor.w	r3, r3, #1
 800e05a:	b2db      	uxtb	r3, r3
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d006      	beq.n	800e06e <dcd_event_handler+0x3a6>
 800e060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e062:	623b      	str	r3, [r7, #32]
  qhdl->interrupt_set(false);
 800e064:	6a3b      	ldr	r3, [r7, #32]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	2000      	movs	r0, #0
 800e06a:	4798      	blx	r3
}
 800e06c:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 800e06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e070:	3304      	adds	r3, #4
 800e072:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e074:	4618      	mov	r0, r3
 800e076:	f7fe fe21 	bl	800ccbc <tu_fifo_write>
 800e07a:	4603      	mov	r3, r0
 800e07c:	77fb      	strb	r3, [r7, #31]
  if (!in_isr) {
 800e07e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e082:	f083 0301 	eor.w	r3, r3, #1
 800e086:	b2db      	uxtb	r3, r3
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d006      	beq.n	800e09a <dcd_event_handler+0x3d2>
 800e08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e08e:	61bb      	str	r3, [r7, #24]
  qhdl->interrupt_set(true);
 800e090:	69bb      	ldr	r3, [r7, #24]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	2001      	movs	r0, #1
 800e096:	4798      	blx	r3
}
 800e098:	bf00      	nop
  TU_ASSERT(success);
 800e09a:	7ffb      	ldrb	r3, [r7, #31]
 800e09c:	f083 0301 	eor.w	r3, r3, #1
 800e0a0:	b2db      	uxtb	r3, r3
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d00e      	beq.n	800e0c4 <dcd_event_handler+0x3fc>
 800e0a6:	22b5      	movs	r2, #181	@ 0xb5
 800e0a8:	4910      	ldr	r1, [pc, #64]	@ (800e0ec <dcd_event_handler+0x424>)
 800e0aa:	4811      	ldr	r0, [pc, #68]	@ (800e0f0 <dcd_event_handler+0x428>)
 800e0ac:	f003 f82e 	bl	801110c <iprintf>
 800e0b0:	4b10      	ldr	r3, [pc, #64]	@ (800e0f4 <dcd_event_handler+0x42c>)
 800e0b2:	617b      	str	r3, [r7, #20]
 800e0b4:	697b      	ldr	r3, [r7, #20]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	f003 0301 	and.w	r3, r3, #1
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d003      	beq.n	800e0c8 <dcd_event_handler+0x400>
 800e0c0:	be00      	bkpt	0x0000
 800e0c2:	e001      	b.n	800e0c8 <dcd_event_handler+0x400>
  return success;
 800e0c4:	bf00      	nop
 800e0c6:	e006      	b.n	800e0d6 <dcd_event_handler+0x40e>
  TU_ASSERT(success);
 800e0c8:	bf00      	nop
    break;
 800e0ca:	e004      	b.n	800e0d6 <dcd_event_handler+0x40e>
    break;
 800e0cc:	bf00      	nop
 800e0ce:	e002      	b.n	800e0d6 <dcd_event_handler+0x40e>
    break;
 800e0d0:	bf00      	nop
 800e0d2:	e000      	b.n	800e0d6 <dcd_event_handler+0x40e>
    break;
 800e0d4:	bf00      	nop
  }
}
 800e0d6:	bf00      	nop
 800e0d8:	37a8      	adds	r7, #168	@ 0xa8
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}
 800e0de:	bf00      	nop
 800e0e0:	20005034 	.word	0x20005034
 800e0e4:	20005004 	.word	0x20005004
 800e0e8:	200050f8 	.word	0x200050f8
 800e0ec:	080357d0 	.word	0x080357d0
 800e0f0:	08013304 	.word	0x08013304
 800e0f4:	e000edf0 	.word	0xe000edf0

0800e0f8 <usbd_int_set>:
//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled)
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b082      	sub	sp, #8
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	4603      	mov	r3, r0
 800e100:	71fb      	strb	r3, [r7, #7]
  if (enabled)
 800e102:	79fb      	ldrb	r3, [r7, #7]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d005      	beq.n	800e114 <usbd_int_set+0x1c>
  {
    dcd_int_enable(_usbd_rhport);
 800e108:	4b07      	ldr	r3, [pc, #28]	@ (800e128 <usbd_int_set+0x30>)
 800e10a:	781b      	ldrb	r3, [r3, #0]
 800e10c:	4618      	mov	r0, r3
 800e10e:	f001 f8d9 	bl	800f2c4 <dcd_int_enable>
  }else
  {
    dcd_int_disable(_usbd_rhport);
  }
}
 800e112:	e004      	b.n	800e11e <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800e114:	4b04      	ldr	r3, [pc, #16]	@ (800e128 <usbd_int_set+0x30>)
 800e116:	781b      	ldrb	r3, [r3, #0]
 800e118:	4618      	mov	r0, r3
 800e11a:	f001 f8eb 	bl	800f2f4 <dcd_int_disable>
}
 800e11e:	bf00      	nop
 800e120:	3708      	adds	r7, #8
 800e122:	46bd      	mov	sp, r7
 800e124:	bd80      	pop	{r7, pc}
 800e126:	bf00      	nop
 800e128:	200001b1 	.word	0x200001b1

0800e12c <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b08a      	sub	sp, #40	@ 0x28
 800e130:	af00      	add	r7, sp, #0
 800e132:	6039      	str	r1, [r7, #0]
 800e134:	4611      	mov	r1, r2
 800e136:	461a      	mov	r2, r3
 800e138:	4603      	mov	r3, r0
 800e13a:	71fb      	strb	r3, [r7, #7]
 800e13c:	460b      	mov	r3, r1
 800e13e:	71bb      	strb	r3, [r7, #6]
 800e140:	4613      	mov	r3, r2
 800e142:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800e144:	2300      	movs	r3, #0
 800e146:	627b      	str	r3, [r7, #36]	@ 0x24
 800e148:	e059      	b.n	800e1fe <usbd_open_edpt_pair+0xd2>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800e14e:	6a3b      	ldr	r3, [r7, #32]
 800e150:	785b      	ldrb	r3, [r3, #1]
 800e152:	2b05      	cmp	r3, #5
 800e154:	d108      	bne.n	800e168 <usbd_open_edpt_pair+0x3c>
 800e156:	6a3b      	ldr	r3, [r7, #32]
 800e158:	78db      	ldrb	r3, [r3, #3]
 800e15a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800e15e:	b2db      	uxtb	r3, r3
 800e160:	461a      	mov	r2, r3
 800e162:	797b      	ldrb	r3, [r7, #5]
 800e164:	4293      	cmp	r3, r2
 800e166:	d010      	beq.n	800e18a <usbd_open_edpt_pair+0x5e>
 800e168:	f240 4287 	movw	r2, #1159	@ 0x487
 800e16c:	4928      	ldr	r1, [pc, #160]	@ (800e210 <usbd_open_edpt_pair+0xe4>)
 800e16e:	4829      	ldr	r0, [pc, #164]	@ (800e214 <usbd_open_edpt_pair+0xe8>)
 800e170:	f002 ffcc 	bl	801110c <iprintf>
 800e174:	4b28      	ldr	r3, [pc, #160]	@ (800e218 <usbd_open_edpt_pair+0xec>)
 800e176:	61bb      	str	r3, [r7, #24]
 800e178:	69bb      	ldr	r3, [r7, #24]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	f003 0301 	and.w	r3, r3, #1
 800e180:	2b00      	cmp	r3, #0
 800e182:	d000      	beq.n	800e186 <usbd_open_edpt_pair+0x5a>
 800e184:	be00      	bkpt	0x0000
 800e186:	2300      	movs	r3, #0
 800e188:	e03e      	b.n	800e208 <usbd_open_edpt_pair+0xdc>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800e18a:	79fb      	ldrb	r3, [r7, #7]
 800e18c:	6a39      	ldr	r1, [r7, #32]
 800e18e:	4618      	mov	r0, r3
 800e190:	f000 f844 	bl	800e21c <usbd_edpt_open>
 800e194:	4603      	mov	r3, r0
 800e196:	f083 0301 	eor.w	r3, r3, #1
 800e19a:	b2db      	uxtb	r3, r3
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d010      	beq.n	800e1c2 <usbd_open_edpt_pair+0x96>
 800e1a0:	f44f 6291 	mov.w	r2, #1160	@ 0x488
 800e1a4:	491a      	ldr	r1, [pc, #104]	@ (800e210 <usbd_open_edpt_pair+0xe4>)
 800e1a6:	481b      	ldr	r0, [pc, #108]	@ (800e214 <usbd_open_edpt_pair+0xe8>)
 800e1a8:	f002 ffb0 	bl	801110c <iprintf>
 800e1ac:	4b1a      	ldr	r3, [pc, #104]	@ (800e218 <usbd_open_edpt_pair+0xec>)
 800e1ae:	61fb      	str	r3, [r7, #28]
 800e1b0:	69fb      	ldr	r3, [r7, #28]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	f003 0301 	and.w	r3, r3, #1
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d000      	beq.n	800e1be <usbd_open_edpt_pair+0x92>
 800e1bc:	be00      	bkpt	0x0000
 800e1be:	2300      	movs	r3, #0
 800e1c0:	e022      	b.n	800e208 <usbd_open_edpt_pair+0xdc>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800e1c2:	6a3b      	ldr	r3, [r7, #32]
 800e1c4:	789b      	ldrb	r3, [r3, #2]
 800e1c6:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e1c8:	7dfb      	ldrb	r3, [r7, #23]
 800e1ca:	09db      	lsrs	r3, r3, #7
 800e1cc:	b2db      	uxtb	r3, r3
 800e1ce:	2b01      	cmp	r3, #1
 800e1d0:	d104      	bne.n	800e1dc <usbd_open_edpt_pair+0xb0>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800e1d2:	6a3b      	ldr	r3, [r7, #32]
 800e1d4:	789a      	ldrb	r2, [r3, #2]
 800e1d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1d8:	701a      	strb	r2, [r3, #0]
 800e1da:	e003      	b.n	800e1e4 <usbd_open_edpt_pair+0xb8>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800e1dc:	6a3b      	ldr	r3, [r7, #32]
 800e1de:	789a      	ldrb	r2, [r3, #2]
 800e1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e2:	701a      	strb	r2, [r3, #0]
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	781b      	ldrb	r3, [r3, #0]
 800e1f0:	461a      	mov	r2, r3
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800e1f6:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800e1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1fa:	3301      	adds	r3, #1
 800e1fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800e1fe:	79bb      	ldrb	r3, [r7, #6]
 800e200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e202:	429a      	cmp	r2, r3
 800e204:	dba1      	blt.n	800e14a <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800e206:	2301      	movs	r3, #1
}
 800e208:	4618      	mov	r0, r3
 800e20a:	3728      	adds	r7, #40	@ 0x28
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	080357e0 	.word	0x080357e0
 800e214:	08013304 	.word	0x08013304
 800e218:	e000edf0 	.word	0xe000edf0

0800e21c <usbd_edpt_open>:
//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const * desc_ep)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b086      	sub	sp, #24
 800e220:	af00      	add	r7, sp, #0
 800e222:	4603      	mov	r3, r0
 800e224:	6039      	str	r1, [r7, #0]
 800e226:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800e228:	4b21      	ldr	r3, [pc, #132]	@ (800e2b0 <usbd_edpt_open+0x94>)
 800e22a:	781b      	ldrb	r3, [r3, #0]
 800e22c:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	789b      	ldrb	r3, [r3, #2]
 800e232:	73fb      	strb	r3, [r7, #15]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800e234:	7bfb      	ldrb	r3, [r7, #15]
 800e236:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e23a:	b2db      	uxtb	r3, r3
 800e23c:	2b05      	cmp	r3, #5
 800e23e:	d910      	bls.n	800e262 <usbd_edpt_open+0x46>
 800e240:	f240 42af 	movw	r2, #1199	@ 0x4af
 800e244:	491b      	ldr	r1, [pc, #108]	@ (800e2b4 <usbd_edpt_open+0x98>)
 800e246:	481c      	ldr	r0, [pc, #112]	@ (800e2b8 <usbd_edpt_open+0x9c>)
 800e248:	f002 ff60 	bl	801110c <iprintf>
 800e24c:	4b1b      	ldr	r3, [pc, #108]	@ (800e2bc <usbd_edpt_open+0xa0>)
 800e24e:	613b      	str	r3, [r7, #16]
 800e250:	693b      	ldr	r3, [r7, #16]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	f003 0301 	and.w	r3, r3, #1
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d000      	beq.n	800e25e <usbd_edpt_open+0x42>
 800e25c:	be00      	bkpt	0x0000
 800e25e:	2300      	movs	r3, #0
 800e260:	e022      	b.n	800e2a8 <usbd_edpt_open+0x8c>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 800e262:	4b17      	ldr	r3, [pc, #92]	@ (800e2c0 <usbd_edpt_open+0xa4>)
 800e264:	789b      	ldrb	r3, [r3, #2]
 800e266:	4619      	mov	r1, r3
 800e268:	6838      	ldr	r0, [r7, #0]
 800e26a:	f002 f95f 	bl	801052c <tu_edpt_validate>
 800e26e:	4603      	mov	r3, r0
 800e270:	f083 0301 	eor.w	r3, r3, #1
 800e274:	b2db      	uxtb	r3, r3
 800e276:	2b00      	cmp	r3, #0
 800e278:	d010      	beq.n	800e29c <usbd_edpt_open+0x80>
 800e27a:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 800e27e:	490d      	ldr	r1, [pc, #52]	@ (800e2b4 <usbd_edpt_open+0x98>)
 800e280:	480d      	ldr	r0, [pc, #52]	@ (800e2b8 <usbd_edpt_open+0x9c>)
 800e282:	f002 ff43 	bl	801110c <iprintf>
 800e286:	4b0d      	ldr	r3, [pc, #52]	@ (800e2bc <usbd_edpt_open+0xa0>)
 800e288:	617b      	str	r3, [r7, #20]
 800e28a:	697b      	ldr	r3, [r7, #20]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f003 0301 	and.w	r3, r3, #1
 800e292:	2b00      	cmp	r3, #0
 800e294:	d000      	beq.n	800e298 <usbd_edpt_open+0x7c>
 800e296:	be00      	bkpt	0x0000
 800e298:	2300      	movs	r3, #0
 800e29a:	e005      	b.n	800e2a8 <usbd_edpt_open+0x8c>

  return dcd_edpt_open(rhport, desc_ep);
 800e29c:	79fb      	ldrb	r3, [r7, #7]
 800e29e:	6839      	ldr	r1, [r7, #0]
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f001 f8ab 	bl	800f3fc <dcd_edpt_open>
 800e2a6:	4603      	mov	r3, r0
}
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	3718      	adds	r7, #24
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	bd80      	pop	{r7, pc}
 800e2b0:	200001b1 	.word	0x200001b1
 800e2b4:	080357f4 	.word	0x080357f4
 800e2b8:	08013304 	.word	0x08013304
 800e2bc:	e000edf0 	.word	0xe000edf0
 800e2c0:	20005004 	.word	0x20005004

0800e2c4 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b086      	sub	sp, #24
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	460a      	mov	r2, r1
 800e2ce:	71fb      	strb	r3, [r7, #7]
 800e2d0:	4613      	mov	r3, r2
 800e2d2:	71bb      	strb	r3, [r7, #6]
 800e2d4:	79bb      	ldrb	r3, [r7, #6]
 800e2d6:	73bb      	strb	r3, [r7, #14]
 800e2d8:	7bbb      	ldrb	r3, [r7, #14]
 800e2da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e2de:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum       = tu_edpt_number(ep_addr);
 800e2e0:	75fb      	strb	r3, [r7, #23]
 800e2e2:	79bb      	ldrb	r3, [r7, #6]
 800e2e4:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e2e6:	7bfb      	ldrb	r3, [r7, #15]
 800e2e8:	09db      	lsrs	r3, r3, #7
 800e2ea:	b2db      	uxtb	r3, r3
  uint8_t const dir         = tu_edpt_dir(ep_addr);
 800e2ec:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800e2ee:	7dfa      	ldrb	r2, [r7, #23]
 800e2f0:	7dbb      	ldrb	r3, [r7, #22]
 800e2f2:	0052      	lsls	r2, r2, #1
 800e2f4:	4413      	add	r3, r2
 800e2f6:	3318      	adds	r3, #24
 800e2f8:	4a06      	ldr	r2, [pc, #24]	@ (800e314 <usbd_edpt_claim+0x50>)
 800e2fa:	4413      	add	r3, r2
 800e2fc:	3307      	adds	r3, #7
 800e2fe:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800e300:	2100      	movs	r1, #0
 800e302:	6938      	ldr	r0, [r7, #16]
 800e304:	f002 f8ae 	bl	8010464 <tu_edpt_claim>
 800e308:	4603      	mov	r3, r0
}
 800e30a:	4618      	mov	r0, r3
 800e30c:	3718      	adds	r7, #24
 800e30e:	46bd      	mov	sp, r7
 800e310:	bd80      	pop	{r7, pc}
 800e312:	bf00      	nop
 800e314:	20005004 	.word	0x20005004

0800e318 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b086      	sub	sp, #24
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	4603      	mov	r3, r0
 800e320:	460a      	mov	r2, r1
 800e322:	71fb      	strb	r3, [r7, #7]
 800e324:	4613      	mov	r3, r2
 800e326:	71bb      	strb	r3, [r7, #6]
 800e328:	79bb      	ldrb	r3, [r7, #6]
 800e32a:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800e32c:	7bbb      	ldrb	r3, [r7, #14]
 800e32e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e332:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum       = tu_edpt_number(ep_addr);
 800e334:	75fb      	strb	r3, [r7, #23]
 800e336:	79bb      	ldrb	r3, [r7, #6]
 800e338:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e33a:	7bfb      	ldrb	r3, [r7, #15]
 800e33c:	09db      	lsrs	r3, r3, #7
 800e33e:	b2db      	uxtb	r3, r3
  uint8_t const dir         = tu_edpt_dir(ep_addr);
 800e340:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800e342:	7dfa      	ldrb	r2, [r7, #23]
 800e344:	7dbb      	ldrb	r3, [r7, #22]
 800e346:	0052      	lsls	r2, r2, #1
 800e348:	4413      	add	r3, r2
 800e34a:	3318      	adds	r3, #24
 800e34c:	4a06      	ldr	r2, [pc, #24]	@ (800e368 <usbd_edpt_release+0x50>)
 800e34e:	4413      	add	r3, r2
 800e350:	3307      	adds	r3, #7
 800e352:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800e354:	2100      	movs	r1, #0
 800e356:	6938      	ldr	r0, [r7, #16]
 800e358:	f002 f8be 	bl	80104d8 <tu_edpt_release>
 800e35c:	4603      	mov	r3, r0
}
 800e35e:	4618      	mov	r0, r3
 800e360:	3718      	adds	r7, #24
 800e362:	46bd      	mov	sp, r7
 800e364:	bd80      	pop	{r7, pc}
 800e366:	bf00      	nop
 800e368:	20005004 	.word	0x20005004

0800e36c <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b086      	sub	sp, #24
 800e370:	af00      	add	r7, sp, #0
 800e372:	603a      	str	r2, [r7, #0]
 800e374:	461a      	mov	r2, r3
 800e376:	4603      	mov	r3, r0
 800e378:	71fb      	strb	r3, [r7, #7]
 800e37a:	460b      	mov	r3, r1
 800e37c:	71bb      	strb	r3, [r7, #6]
 800e37e:	4613      	mov	r3, r2
 800e380:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800e382:	4b35      	ldr	r3, [pc, #212]	@ (800e458 <usbd_edpt_xfer+0xec>)
 800e384:	781b      	ldrb	r3, [r3, #0]
 800e386:	71fb      	strb	r3, [r7, #7]
 800e388:	79bb      	ldrb	r3, [r7, #6]
 800e38a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800e38c:	7abb      	ldrb	r3, [r7, #10]
 800e38e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e392:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e394:	75fb      	strb	r3, [r7, #23]
 800e396:	79bb      	ldrb	r3, [r7, #6]
 800e398:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e39a:	7afb      	ldrb	r3, [r7, #11]
 800e39c:	09db      	lsrs	r3, r3, #7
 800e39e:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800e3a0:	75bb      	strb	r3, [r7, #22]
  // TU_VERIFY(tud_ready());

  TU_LOG(USBD_DBG, "  Queue EP %02X with %u bytes ...\r\n", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800e3a2:	7dfa      	ldrb	r2, [r7, #23]
 800e3a4:	7dbb      	ldrb	r3, [r7, #22]
 800e3a6:	492d      	ldr	r1, [pc, #180]	@ (800e45c <usbd_edpt_xfer+0xf0>)
 800e3a8:	0052      	lsls	r2, r2, #1
 800e3aa:	440a      	add	r2, r1
 800e3ac:	4413      	add	r3, r2
 800e3ae:	3318      	adds	r3, #24
 800e3b0:	79db      	ldrb	r3, [r3, #7]
 800e3b2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e3b6:	b2db      	uxtb	r3, r3
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d010      	beq.n	800e3de <usbd_edpt_xfer+0x72>
 800e3bc:	f240 42db 	movw	r2, #1243	@ 0x4db
 800e3c0:	4927      	ldr	r1, [pc, #156]	@ (800e460 <usbd_edpt_xfer+0xf4>)
 800e3c2:	4828      	ldr	r0, [pc, #160]	@ (800e464 <usbd_edpt_xfer+0xf8>)
 800e3c4:	f002 fea2 	bl	801110c <iprintf>
 800e3c8:	4b27      	ldr	r3, [pc, #156]	@ (800e468 <usbd_edpt_xfer+0xfc>)
 800e3ca:	60fb      	str	r3, [r7, #12]
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	f003 0301 	and.w	r3, r3, #1
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d000      	beq.n	800e3da <usbd_edpt_xfer+0x6e>
 800e3d8:	be00      	bkpt	0x0000
 800e3da:	2300      	movs	r3, #0
 800e3dc:	e038      	b.n	800e450 <usbd_edpt_xfer+0xe4>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = true;
 800e3de:	7dfa      	ldrb	r2, [r7, #23]
 800e3e0:	7dbb      	ldrb	r3, [r7, #22]
 800e3e2:	491e      	ldr	r1, [pc, #120]	@ (800e45c <usbd_edpt_xfer+0xf0>)
 800e3e4:	0052      	lsls	r2, r2, #1
 800e3e6:	440a      	add	r2, r1
 800e3e8:	4413      	add	r3, r2
 800e3ea:	f103 0218 	add.w	r2, r3, #24
 800e3ee:	79d3      	ldrb	r3, [r2, #7]
 800e3f0:	f043 0301 	orr.w	r3, r3, #1
 800e3f4:	71d3      	strb	r3, [r2, #7]

  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 800e3f6:	88bb      	ldrh	r3, [r7, #4]
 800e3f8:	79b9      	ldrb	r1, [r7, #6]
 800e3fa:	79f8      	ldrb	r0, [r7, #7]
 800e3fc:	683a      	ldr	r2, [r7, #0]
 800e3fe:	f001 f99b 	bl	800f738 <dcd_edpt_xfer>
 800e402:	4603      	mov	r3, r0
 800e404:	2b00      	cmp	r3, #0
 800e406:	d001      	beq.n	800e40c <usbd_edpt_xfer+0xa0>
  {
    return true;
 800e408:	2301      	movs	r3, #1
 800e40a:	e021      	b.n	800e450 <usbd_edpt_xfer+0xe4>
  }else
  {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = false;
 800e40c:	7dfa      	ldrb	r2, [r7, #23]
 800e40e:	7dbb      	ldrb	r3, [r7, #22]
 800e410:	4912      	ldr	r1, [pc, #72]	@ (800e45c <usbd_edpt_xfer+0xf0>)
 800e412:	0052      	lsls	r2, r2, #1
 800e414:	440a      	add	r2, r1
 800e416:	4413      	add	r3, r2
 800e418:	f103 0218 	add.w	r2, r3, #24
 800e41c:	79d3      	ldrb	r3, [r2, #7]
 800e41e:	f36f 0300 	bfc	r3, #0, #1
 800e422:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800e424:	7dfa      	ldrb	r2, [r7, #23]
 800e426:	7dbb      	ldrb	r3, [r7, #22]
 800e428:	490c      	ldr	r1, [pc, #48]	@ (800e45c <usbd_edpt_xfer+0xf0>)
 800e42a:	0052      	lsls	r2, r2, #1
 800e42c:	440a      	add	r2, r1
 800e42e:	4413      	add	r3, r2
 800e430:	f103 0218 	add.w	r2, r3, #24
 800e434:	79d3      	ldrb	r3, [r2, #7]
 800e436:	f36f 0382 	bfc	r3, #2, #1
 800e43a:	71d3      	strb	r3, [r2, #7]
    TU_LOG(USBD_DBG, "FAILED\r\n");
    TU_BREAKPOINT();
 800e43c:	4b0a      	ldr	r3, [pc, #40]	@ (800e468 <usbd_edpt_xfer+0xfc>)
 800e43e:	613b      	str	r3, [r7, #16]
 800e440:	693b      	ldr	r3, [r7, #16]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	f003 0301 	and.w	r3, r3, #1
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d000      	beq.n	800e44e <usbd_edpt_xfer+0xe2>
 800e44c:	be00      	bkpt	0x0000
    return false;
 800e44e:	2300      	movs	r3, #0
  }
}
 800e450:	4618      	mov	r0, r3
 800e452:	3718      	adds	r7, #24
 800e454:	46bd      	mov	sp, r7
 800e456:	bd80      	pop	{r7, pc}
 800e458:	200001b1 	.word	0x200001b1
 800e45c:	20005004 	.word	0x20005004
 800e460:	08035804 	.word	0x08035804
 800e464:	08013304 	.word	0x08013304
 800e468:	e000edf0 	.word	0xe000edf0

0800e46c <usbd_edpt_stall>:

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr)
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b084      	sub	sp, #16
 800e470:	af00      	add	r7, sp, #0
 800e472:	4603      	mov	r3, r0
 800e474:	460a      	mov	r2, r1
 800e476:	71fb      	strb	r3, [r7, #7]
 800e478:	4613      	mov	r3, r2
 800e47a:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800e47c:	4b1f      	ldr	r3, [pc, #124]	@ (800e4fc <usbd_edpt_stall+0x90>)
 800e47e:	781b      	ldrb	r3, [r3, #0]
 800e480:	71fb      	strb	r3, [r7, #7]
 800e482:	79bb      	ldrb	r3, [r7, #6]
 800e484:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800e486:	7b3b      	ldrb	r3, [r7, #12]
 800e488:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e48c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e48e:	73fb      	strb	r3, [r7, #15]
 800e490:	79bb      	ldrb	r3, [r7, #6]
 800e492:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e494:	7b7b      	ldrb	r3, [r7, #13]
 800e496:	09db      	lsrs	r3, r3, #7
 800e498:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800e49a:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 800e49c:	7bfa      	ldrb	r2, [r7, #15]
 800e49e:	7bbb      	ldrb	r3, [r7, #14]
 800e4a0:	4917      	ldr	r1, [pc, #92]	@ (800e500 <usbd_edpt_stall+0x94>)
 800e4a2:	0052      	lsls	r2, r2, #1
 800e4a4:	440a      	add	r2, r1
 800e4a6:	4413      	add	r3, r2
 800e4a8:	3318      	adds	r3, #24
 800e4aa:	79db      	ldrb	r3, [r3, #7]
 800e4ac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800e4b0:	b2db      	uxtb	r3, r3
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d11d      	bne.n	800e4f2 <usbd_edpt_stall+0x86>
  {
    TU_LOG(USBD_DBG, "    Stall EP %02X\r\n", ep_addr);
    dcd_edpt_stall(rhport, ep_addr);
 800e4b6:	79ba      	ldrb	r2, [r7, #6]
 800e4b8:	79fb      	ldrb	r3, [r7, #7]
 800e4ba:	4611      	mov	r1, r2
 800e4bc:	4618      	mov	r0, r3
 800e4be:	f001 fa8f 	bl	800f9e0 <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = true;
 800e4c2:	7bfa      	ldrb	r2, [r7, #15]
 800e4c4:	7bbb      	ldrb	r3, [r7, #14]
 800e4c6:	490e      	ldr	r1, [pc, #56]	@ (800e500 <usbd_edpt_stall+0x94>)
 800e4c8:	0052      	lsls	r2, r2, #1
 800e4ca:	440a      	add	r2, r1
 800e4cc:	4413      	add	r3, r2
 800e4ce:	f103 0218 	add.w	r2, r3, #24
 800e4d2:	79d3      	ldrb	r3, [r2, #7]
 800e4d4:	f043 0302 	orr.w	r3, r3, #2
 800e4d8:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = true;
 800e4da:	7bfa      	ldrb	r2, [r7, #15]
 800e4dc:	7bbb      	ldrb	r3, [r7, #14]
 800e4de:	4908      	ldr	r1, [pc, #32]	@ (800e500 <usbd_edpt_stall+0x94>)
 800e4e0:	0052      	lsls	r2, r2, #1
 800e4e2:	440a      	add	r2, r1
 800e4e4:	4413      	add	r3, r2
 800e4e6:	f103 0218 	add.w	r2, r3, #24
 800e4ea:	79d3      	ldrb	r3, [r2, #7]
 800e4ec:	f043 0301 	orr.w	r3, r3, #1
 800e4f0:	71d3      	strb	r3, [r2, #7]
  }
}
 800e4f2:	bf00      	nop
 800e4f4:	3710      	adds	r7, #16
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
 800e4fa:	bf00      	nop
 800e4fc:	200001b1 	.word	0x200001b1
 800e500:	20005004 	.word	0x20005004

0800e504 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b084      	sub	sp, #16
 800e508:	af00      	add	r7, sp, #0
 800e50a:	4603      	mov	r3, r0
 800e50c:	460a      	mov	r2, r1
 800e50e:	71fb      	strb	r3, [r7, #7]
 800e510:	4613      	mov	r3, r2
 800e512:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800e514:	4b1f      	ldr	r3, [pc, #124]	@ (800e594 <usbd_edpt_clear_stall+0x90>)
 800e516:	781b      	ldrb	r3, [r3, #0]
 800e518:	71fb      	strb	r3, [r7, #7]
 800e51a:	79bb      	ldrb	r3, [r7, #6]
 800e51c:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800e51e:	7b3b      	ldrb	r3, [r7, #12]
 800e520:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e524:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e526:	73fb      	strb	r3, [r7, #15]
 800e528:	79bb      	ldrb	r3, [r7, #6]
 800e52a:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e52c:	7b7b      	ldrb	r3, [r7, #13]
 800e52e:	09db      	lsrs	r3, r3, #7
 800e530:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800e532:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 800e534:	7bfa      	ldrb	r2, [r7, #15]
 800e536:	7bbb      	ldrb	r3, [r7, #14]
 800e538:	4917      	ldr	r1, [pc, #92]	@ (800e598 <usbd_edpt_clear_stall+0x94>)
 800e53a:	0052      	lsls	r2, r2, #1
 800e53c:	440a      	add	r2, r1
 800e53e:	4413      	add	r3, r2
 800e540:	3318      	adds	r3, #24
 800e542:	79db      	ldrb	r3, [r3, #7]
 800e544:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800e548:	b2db      	uxtb	r3, r3
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d01d      	beq.n	800e58a <usbd_edpt_clear_stall+0x86>
  {
    TU_LOG(USBD_DBG, "    Clear Stall EP %02X\r\n", ep_addr);
    dcd_edpt_clear_stall(rhport, ep_addr);
 800e54e:	79ba      	ldrb	r2, [r7, #6]
 800e550:	79fb      	ldrb	r3, [r7, #7]
 800e552:	4611      	mov	r1, r2
 800e554:	4618      	mov	r0, r3
 800e556:	f001 fa55 	bl	800fa04 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = false;
 800e55a:	7bfa      	ldrb	r2, [r7, #15]
 800e55c:	7bbb      	ldrb	r3, [r7, #14]
 800e55e:	490e      	ldr	r1, [pc, #56]	@ (800e598 <usbd_edpt_clear_stall+0x94>)
 800e560:	0052      	lsls	r2, r2, #1
 800e562:	440a      	add	r2, r1
 800e564:	4413      	add	r3, r2
 800e566:	f103 0218 	add.w	r2, r3, #24
 800e56a:	79d3      	ldrb	r3, [r2, #7]
 800e56c:	f36f 0341 	bfc	r3, #1, #1
 800e570:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = false;
 800e572:	7bfa      	ldrb	r2, [r7, #15]
 800e574:	7bbb      	ldrb	r3, [r7, #14]
 800e576:	4908      	ldr	r1, [pc, #32]	@ (800e598 <usbd_edpt_clear_stall+0x94>)
 800e578:	0052      	lsls	r2, r2, #1
 800e57a:	440a      	add	r2, r1
 800e57c:	4413      	add	r3, r2
 800e57e:	f103 0218 	add.w	r2, r3, #24
 800e582:	79d3      	ldrb	r3, [r2, #7]
 800e584:	f36f 0300 	bfc	r3, #0, #1
 800e588:	71d3      	strb	r3, [r2, #7]
  }
}
 800e58a:	bf00      	nop
 800e58c:	3710      	adds	r7, #16
 800e58e:	46bd      	mov	sp, r7
 800e590:	bd80      	pop	{r7, pc}
 800e592:	bf00      	nop
 800e594:	200001b1 	.word	0x200001b1
 800e598:	20005004 	.word	0x20005004

0800e59c <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr)
{
 800e59c:	b480      	push	{r7}
 800e59e:	b085      	sub	sp, #20
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	460a      	mov	r2, r1
 800e5a6:	71fb      	strb	r3, [r7, #7]
 800e5a8:	4613      	mov	r3, r2
 800e5aa:	71bb      	strb	r3, [r7, #6]
 800e5ac:	79bb      	ldrb	r3, [r7, #6]
 800e5ae:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800e5b0:	7b3b      	ldrb	r3, [r7, #12]
 800e5b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e5b6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e5b8:	73fb      	strb	r3, [r7, #15]
 800e5ba:	79bb      	ldrb	r3, [r7, #6]
 800e5bc:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e5be:	7b7b      	ldrb	r3, [r7, #13]
 800e5c0:	09db      	lsrs	r3, r3, #7
 800e5c2:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800e5c4:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800e5c6:	7bfa      	ldrb	r2, [r7, #15]
 800e5c8:	7bbb      	ldrb	r3, [r7, #14]
 800e5ca:	490a      	ldr	r1, [pc, #40]	@ (800e5f4 <usbd_edpt_stalled+0x58>)
 800e5cc:	0052      	lsls	r2, r2, #1
 800e5ce:	440a      	add	r2, r1
 800e5d0:	4413      	add	r3, r2
 800e5d2:	3318      	adds	r3, #24
 800e5d4:	79db      	ldrb	r3, [r3, #7]
 800e5d6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800e5da:	b2db      	uxtb	r3, r3
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	bf14      	ite	ne
 800e5e0:	2301      	movne	r3, #1
 800e5e2:	2300      	moveq	r3, #0
 800e5e4:	b2db      	uxtb	r3, r3
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3714      	adds	r7, #20
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f0:	4770      	bx	lr
 800e5f2:	bf00      	nop
 800e5f4:	20005004 	.word	0x20005004

0800e5f8 <_status_stage_xact>:
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool _status_stage_xact(uint8_t rhport, tusb_control_request_t const * request)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b084      	sub	sp, #16
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	4603      	mov	r3, r0
 800e600:	6039      	str	r1, [r7, #0]
 800e602:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	781b      	ldrb	r3, [r3, #0]
 800e608:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e60c:	b2db      	uxtb	r3, r3
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d001      	beq.n	800e616 <_status_stage_xact+0x1e>
 800e612:	2300      	movs	r3, #0
 800e614:	e000      	b.n	800e618 <_status_stage_xact+0x20>
 800e616:	2380      	movs	r3, #128	@ 0x80
 800e618:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 800e61a:	7bf9      	ldrb	r1, [r7, #15]
 800e61c:	79f8      	ldrb	r0, [r7, #7]
 800e61e:	2300      	movs	r3, #0
 800e620:	2200      	movs	r2, #0
 800e622:	f7ff fea3 	bl	800e36c <usbd_edpt_xfer>
 800e626:	4603      	mov	r3, r0
}
 800e628:	4618      	mov	r0, r3
 800e62a:	3710      	adds	r7, #16
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}

0800e630 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, tusb_control_request_t const * request)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b082      	sub	sp, #8
 800e634:	af00      	add	r7, sp, #0
 800e636:	4603      	mov	r3, r0
 800e638:	6039      	str	r1, [r7, #0]
 800e63a:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request       = (*request);
 800e63c:	4b0b      	ldr	r3, [pc, #44]	@ (800e66c <tud_control_status+0x3c>)
 800e63e:	683a      	ldr	r2, [r7, #0]
 800e640:	6810      	ldr	r0, [r2, #0]
 800e642:	6851      	ldr	r1, [r2, #4]
 800e644:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 800e646:	4b09      	ldr	r3, [pc, #36]	@ (800e66c <tud_control_status+0x3c>)
 800e648:	2200      	movs	r2, #0
 800e64a:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800e64c:	4b07      	ldr	r3, [pc, #28]	@ (800e66c <tud_control_status+0x3c>)
 800e64e:	2200      	movs	r2, #0
 800e650:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 800e652:	4b06      	ldr	r3, [pc, #24]	@ (800e66c <tud_control_status+0x3c>)
 800e654:	2200      	movs	r2, #0
 800e656:	819a      	strh	r2, [r3, #12]

  return _status_stage_xact(rhport, request);
 800e658:	79fb      	ldrb	r3, [r7, #7]
 800e65a:	6839      	ldr	r1, [r7, #0]
 800e65c:	4618      	mov	r0, r3
 800e65e:	f7ff ffcb 	bl	800e5f8 <_status_stage_xact>
 800e662:	4603      	mov	r3, r0
}
 800e664:	4618      	mov	r0, r3
 800e666:	3708      	adds	r7, #8
 800e668:	46bd      	mov	sp, r7
 800e66a:	bd80      	pop	{r7, pc}
 800e66c:	200050fc 	.word	0x200050fc

0800e670 <_data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool _data_stage_xact(uint8_t rhport)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b088      	sub	sp, #32
 800e674:	af00      	add	r7, sp, #0
 800e676:	4603      	mov	r3, r0
 800e678:	71fb      	strb	r3, [r7, #7]
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 800e67a:	4b24      	ldr	r3, [pc, #144]	@ (800e70c <_data_stage_xact+0x9c>)
 800e67c:	899a      	ldrh	r2, [r3, #12]
 800e67e:	4b23      	ldr	r3, [pc, #140]	@ (800e70c <_data_stage_xact+0x9c>)
 800e680:	89db      	ldrh	r3, [r3, #14]
 800e682:	1ad3      	subs	r3, r2, r3
 800e684:	b29b      	uxth	r3, r3
 800e686:	837b      	strh	r3, [r7, #26]
 800e688:	2340      	movs	r3, #64	@ 0x40
 800e68a:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e68c:	8b7a      	ldrh	r2, [r7, #26]
 800e68e:	8b3b      	ldrh	r3, [r7, #24]
 800e690:	4293      	cmp	r3, r2
 800e692:	bf28      	it	cs
 800e694:	4613      	movcs	r3, r2
 800e696:	b29b      	uxth	r3, r3
 800e698:	83bb      	strh	r3, [r7, #28]

  uint8_t ep_addr = EDPT_CTRL_OUT;
 800e69a:	2300      	movs	r3, #0
 800e69c:	77fb      	strb	r3, [r7, #31]

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 800e69e:	4b1b      	ldr	r3, [pc, #108]	@ (800e70c <_data_stage_xact+0x9c>)
 800e6a0:	781b      	ldrb	r3, [r3, #0]
 800e6a2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e6a6:	b2db      	uxtb	r3, r3
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d01e      	beq.n	800e6ea <_data_stage_xact+0x7a>
  {
    ep_addr = EDPT_CTRL_IN;
 800e6ac:	2380      	movs	r3, #128	@ 0x80
 800e6ae:	77fb      	strb	r3, [r7, #31]
    if ( xact_len ) {
 800e6b0:	8bbb      	ldrh	r3, [r7, #28]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d019      	beq.n	800e6ea <_data_stage_xact+0x7a>
      TU_VERIFY(0 == tu_memcpy_s(_usbd_ctrl_buf, CFG_TUD_ENDPOINT0_SIZE, _ctrl_xfer.buffer, xact_len));
 800e6b6:	4b15      	ldr	r3, [pc, #84]	@ (800e70c <_data_stage_xact+0x9c>)
 800e6b8:	689a      	ldr	r2, [r3, #8]
 800e6ba:	8bbb      	ldrh	r3, [r7, #28]
 800e6bc:	4914      	ldr	r1, [pc, #80]	@ (800e710 <_data_stage_xact+0xa0>)
 800e6be:	6179      	str	r1, [r7, #20]
 800e6c0:	2140      	movs	r1, #64	@ 0x40
 800e6c2:	6139      	str	r1, [r7, #16]
 800e6c4:	60fa      	str	r2, [r7, #12]
 800e6c6:	60bb      	str	r3, [r7, #8]
  if (count > destsz) {
 800e6c8:	693a      	ldr	r2, [r7, #16]
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	429a      	cmp	r2, r3
 800e6ce:	d202      	bcs.n	800e6d6 <_data_stage_xact+0x66>
    return -1;
 800e6d0:	f04f 33ff 	mov.w	r3, #4294967295
 800e6d4:	e005      	b.n	800e6e2 <_data_stage_xact+0x72>
  memcpy(dest, src, count);
 800e6d6:	68ba      	ldr	r2, [r7, #8]
 800e6d8:	68f9      	ldr	r1, [r7, #12]
 800e6da:	6978      	ldr	r0, [r7, #20]
 800e6dc:	f002 fe7f 	bl	80113de <memcpy>
  return 0;
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d001      	beq.n	800e6ea <_data_stage_xact+0x7a>
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	e00b      	b.n	800e702 <_data_stage_xact+0x92>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 800e6ea:	8bbb      	ldrh	r3, [r7, #28]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d001      	beq.n	800e6f4 <_data_stage_xact+0x84>
 800e6f0:	4a07      	ldr	r2, [pc, #28]	@ (800e710 <_data_stage_xact+0xa0>)
 800e6f2:	e000      	b.n	800e6f6 <_data_stage_xact+0x86>
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	8bbb      	ldrh	r3, [r7, #28]
 800e6f8:	7ff9      	ldrb	r1, [r7, #31]
 800e6fa:	79f8      	ldrb	r0, [r7, #7]
 800e6fc:	f7ff fe36 	bl	800e36c <usbd_edpt_xfer>
 800e700:	4603      	mov	r3, r0
}
 800e702:	4618      	mov	r0, r3
 800e704:	3720      	adds	r7, #32
 800e706:	46bd      	mov	sp, r7
 800e708:	bd80      	pop	{r7, pc}
 800e70a:	bf00      	nop
 800e70c:	200050fc 	.word	0x200050fc
 800e710:	20005110 	.word	0x20005110

0800e714 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b088      	sub	sp, #32
 800e718:	af00      	add	r7, sp, #0
 800e71a:	60b9      	str	r1, [r7, #8]
 800e71c:	607a      	str	r2, [r7, #4]
 800e71e:	461a      	mov	r2, r3
 800e720:	4603      	mov	r3, r0
 800e722:	73fb      	strb	r3, [r7, #15]
 800e724:	4613      	mov	r3, r2
 800e726:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request       = (*request);
 800e728:	4b37      	ldr	r3, [pc, #220]	@ (800e808 <tud_control_xfer+0xf4>)
 800e72a:	68ba      	ldr	r2, [r7, #8]
 800e72c:	6810      	ldr	r0, [r2, #0]
 800e72e:	6851      	ldr	r1, [r2, #4]
 800e730:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 800e732:	4a35      	ldr	r2, [pc, #212]	@ (800e808 <tud_control_xfer+0xf4>)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800e738:	4b33      	ldr	r3, [pc, #204]	@ (800e808 <tud_control_xfer+0xf4>)
 800e73a:	2200      	movs	r2, #0
 800e73c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	88db      	ldrh	r3, [r3, #6]
 800e742:	b29a      	uxth	r2, r3
 800e744:	89bb      	ldrh	r3, [r7, #12]
 800e746:	827b      	strh	r3, [r7, #18]
 800e748:	4613      	mov	r3, r2
 800e74a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e74c:	8a7a      	ldrh	r2, [r7, #18]
 800e74e:	8a3b      	ldrh	r3, [r7, #16]
 800e750:	4293      	cmp	r3, r2
 800e752:	bf28      	it	cs
 800e754:	4613      	movcs	r3, r2
 800e756:	b29a      	uxth	r2, r3
 800e758:	4b2b      	ldr	r3, [pc, #172]	@ (800e808 <tud_control_xfer+0xf4>)
 800e75a:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U)
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	88db      	ldrh	r3, [r3, #6]
 800e760:	b29b      	uxth	r3, r3
 800e762:	2b00      	cmp	r3, #0
 800e764:	d030      	beq.n	800e7c8 <tud_control_xfer+0xb4>
  {
    if(_ctrl_xfer.data_len > 0U)
 800e766:	4b28      	ldr	r3, [pc, #160]	@ (800e808 <tud_control_xfer+0xf4>)
 800e768:	899b      	ldrh	r3, [r3, #12]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d012      	beq.n	800e794 <tud_control_xfer+0x80>
    {
      TU_ASSERT(buffer);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d10f      	bne.n	800e794 <tud_control_xfer+0x80>
 800e774:	2275      	movs	r2, #117	@ 0x75
 800e776:	4925      	ldr	r1, [pc, #148]	@ (800e80c <tud_control_xfer+0xf8>)
 800e778:	4825      	ldr	r0, [pc, #148]	@ (800e810 <tud_control_xfer+0xfc>)
 800e77a:	f002 fcc7 	bl	801110c <iprintf>
 800e77e:	4b25      	ldr	r3, [pc, #148]	@ (800e814 <tud_control_xfer+0x100>)
 800e780:	61bb      	str	r3, [r7, #24]
 800e782:	69bb      	ldr	r3, [r7, #24]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	f003 0301 	and.w	r3, r3, #1
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d000      	beq.n	800e790 <tud_control_xfer+0x7c>
 800e78e:	be00      	bkpt	0x0000
 800e790:	2300      	movs	r3, #0
 800e792:	e035      	b.n	800e800 <tud_control_xfer+0xec>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 800e794:	7bfb      	ldrb	r3, [r7, #15]
 800e796:	4618      	mov	r0, r3
 800e798:	f7ff ff6a 	bl	800e670 <_data_stage_xact>
 800e79c:	4603      	mov	r3, r0
 800e79e:	f083 0301 	eor.w	r3, r3, #1
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d02a      	beq.n	800e7fe <tud_control_xfer+0xea>
 800e7a8:	227b      	movs	r2, #123	@ 0x7b
 800e7aa:	4918      	ldr	r1, [pc, #96]	@ (800e80c <tud_control_xfer+0xf8>)
 800e7ac:	4818      	ldr	r0, [pc, #96]	@ (800e810 <tud_control_xfer+0xfc>)
 800e7ae:	f002 fcad 	bl	801110c <iprintf>
 800e7b2:	4b18      	ldr	r3, [pc, #96]	@ (800e814 <tud_control_xfer+0x100>)
 800e7b4:	617b      	str	r3, [r7, #20]
 800e7b6:	697b      	ldr	r3, [r7, #20]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	f003 0301 	and.w	r3, r3, #1
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d000      	beq.n	800e7c4 <tud_control_xfer+0xb0>
 800e7c2:	be00      	bkpt	0x0000
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	e01b      	b.n	800e800 <tud_control_xfer+0xec>
  }
  else
  {
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
 800e7c8:	7bfb      	ldrb	r3, [r7, #15]
 800e7ca:	68b9      	ldr	r1, [r7, #8]
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	f7ff ff13 	bl	800e5f8 <_status_stage_xact>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	f083 0301 	eor.w	r3, r3, #1
 800e7d8:	b2db      	uxtb	r3, r3
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d00f      	beq.n	800e7fe <tud_control_xfer+0xea>
 800e7de:	2280      	movs	r2, #128	@ 0x80
 800e7e0:	490a      	ldr	r1, [pc, #40]	@ (800e80c <tud_control_xfer+0xf8>)
 800e7e2:	480b      	ldr	r0, [pc, #44]	@ (800e810 <tud_control_xfer+0xfc>)
 800e7e4:	f002 fc92 	bl	801110c <iprintf>
 800e7e8:	4b0a      	ldr	r3, [pc, #40]	@ (800e814 <tud_control_xfer+0x100>)
 800e7ea:	61fb      	str	r3, [r7, #28]
 800e7ec:	69fb      	ldr	r3, [r7, #28]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	f003 0301 	and.w	r3, r3, #1
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d000      	beq.n	800e7fa <tud_control_xfer+0xe6>
 800e7f8:	be00      	bkpt	0x0000
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	e000      	b.n	800e800 <tud_control_xfer+0xec>
  }

  return true;
 800e7fe:	2301      	movs	r3, #1
}
 800e800:	4618      	mov	r0, r3
 800e802:	3720      	adds	r7, #32
 800e804:	46bd      	mov	sp, r7
 800e806:	bd80      	pop	{r7, pc}
 800e808:	200050fc 	.word	0x200050fc
 800e80c:	08035814 	.word	0x08035814
 800e810:	0801331c 	.word	0x0801331c
 800e814:	e000edf0 	.word	0xe000edf0

0800e818 <usbd_control_reset>:
void usbd_control_set_request(tusb_control_request_t const *request);
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800e81c:	2214      	movs	r2, #20
 800e81e:	2100      	movs	r1, #0
 800e820:	4802      	ldr	r0, [pc, #8]	@ (800e82c <usbd_control_reset+0x14>)
 800e822:	f002 fd5d 	bl	80112e0 <memset>
}
 800e826:	bf00      	nop
 800e828:	bd80      	pop	{r7, pc}
 800e82a:	bf00      	nop
 800e82c:	200050fc 	.word	0x200050fc

0800e830 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
 800e830:	b480      	push	{r7}
 800e832:	b083      	sub	sp, #12
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800e838:	4a04      	ldr	r2, [pc, #16]	@ (800e84c <usbd_control_set_complete_callback+0x1c>)
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6113      	str	r3, [r2, #16]
}
 800e83e:	bf00      	nop
 800e840:	370c      	adds	r7, #12
 800e842:	46bd      	mov	sp, r7
 800e844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e848:	4770      	bx	lr
 800e84a:	bf00      	nop
 800e84c:	200050fc 	.word	0x200050fc

0800e850 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 800e850:	b480      	push	{r7}
 800e852:	b083      	sub	sp, #12
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request       = (*request);
 800e858:	4b09      	ldr	r3, [pc, #36]	@ (800e880 <usbd_control_set_request+0x30>)
 800e85a:	687a      	ldr	r2, [r7, #4]
 800e85c:	6810      	ldr	r0, [r2, #0]
 800e85e:	6851      	ldr	r1, [r2, #4]
 800e860:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 800e862:	4b07      	ldr	r3, [pc, #28]	@ (800e880 <usbd_control_set_request+0x30>)
 800e864:	2200      	movs	r2, #0
 800e866:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800e868:	4b05      	ldr	r3, [pc, #20]	@ (800e880 <usbd_control_set_request+0x30>)
 800e86a:	2200      	movs	r2, #0
 800e86c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 800e86e:	4b04      	ldr	r3, [pc, #16]	@ (800e880 <usbd_control_set_request+0x30>)
 800e870:	2200      	movs	r2, #0
 800e872:	819a      	strh	r2, [r3, #12]
}
 800e874:	bf00      	nop
 800e876:	370c      	adds	r7, #12
 800e878:	46bd      	mov	sp, r7
 800e87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87e:	4770      	bx	lr
 800e880:	200050fc 	.word	0x200050fc

0800e884 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 800e884:	b580      	push	{r7, lr}
 800e886:	b088      	sub	sp, #32
 800e888:	af00      	add	r7, sp, #0
 800e88a:	603b      	str	r3, [r7, #0]
 800e88c:	4603      	mov	r3, r0
 800e88e:	71fb      	strb	r3, [r7, #7]
 800e890:	460b      	mov	r3, r1
 800e892:	71bb      	strb	r3, [r7, #6]
 800e894:	4613      	mov	r3, r2
 800e896:	717b      	strb	r3, [r7, #5]
 800e898:	79bb      	ldrb	r3, [r7, #6]
 800e89a:	73fb      	strb	r3, [r7, #15]
 800e89c:	7bfb      	ldrb	r3, [r7, #15]
 800e89e:	09db      	lsrs	r3, r3, #7
 800e8a0:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 800e8a2:	4a58      	ldr	r2, [pc, #352]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e8a4:	7812      	ldrb	r2, [r2, #0]
 800e8a6:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800e8aa:	b2d2      	uxtb	r2, r2
 800e8ac:	4293      	cmp	r3, r2
 800e8ae:	d026      	beq.n	800e8fe <usbd_control_xfer_cb+0x7a>
  {
    TU_ASSERT(0 == xferred_bytes);
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d00f      	beq.n	800e8d6 <usbd_control_xfer_cb+0x52>
 800e8b6:	22ad      	movs	r2, #173	@ 0xad
 800e8b8:	4953      	ldr	r1, [pc, #332]	@ (800ea08 <usbd_control_xfer_cb+0x184>)
 800e8ba:	4854      	ldr	r0, [pc, #336]	@ (800ea0c <usbd_control_xfer_cb+0x188>)
 800e8bc:	f002 fc26 	bl	801110c <iprintf>
 800e8c0:	4b53      	ldr	r3, [pc, #332]	@ (800ea10 <usbd_control_xfer_cb+0x18c>)
 800e8c2:	613b      	str	r3, [r7, #16]
 800e8c4:	693b      	ldr	r3, [r7, #16]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	f003 0301 	and.w	r3, r3, #1
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d000      	beq.n	800e8d2 <usbd_control_xfer_cb+0x4e>
 800e8d0:	be00      	bkpt	0x0000
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	e091      	b.n	800e9fa <usbd_control_xfer_cb+0x176>

    // invoke optional dcd hook if available
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800e8d6:	4b4f      	ldr	r3, [pc, #316]	@ (800ea14 <usbd_control_xfer_cb+0x190>)
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d004      	beq.n	800e8e6 <usbd_control_xfer_cb+0x62>
 800e8dc:	79fb      	ldrb	r3, [r7, #7]
 800e8de:	4949      	ldr	r1, [pc, #292]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	f3af 8000 	nop.w

    if (_ctrl_xfer.complete_cb)
 800e8e6:	4b47      	ldr	r3, [pc, #284]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e8e8:	691b      	ldr	r3, [r3, #16]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d005      	beq.n	800e8fa <usbd_control_xfer_cb+0x76>
    {
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800e8ee:	4b45      	ldr	r3, [pc, #276]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e8f0:	691b      	ldr	r3, [r3, #16]
 800e8f2:	79f8      	ldrb	r0, [r7, #7]
 800e8f4:	4a43      	ldr	r2, [pc, #268]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e8f6:	2103      	movs	r1, #3
 800e8f8:	4798      	blx	r3
    }

    return true;
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	e07d      	b.n	800e9fa <usbd_control_xfer_cb+0x176>
  }

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 800e8fe:	4b41      	ldr	r3, [pc, #260]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e900:	781b      	ldrb	r3, [r3, #0]
 800e902:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e906:	b2db      	uxtb	r3, r3
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d10c      	bne.n	800e926 <usbd_control_xfer_cb+0xa2>
  {
    TU_VERIFY(_ctrl_xfer.buffer);
 800e90c:	4b3d      	ldr	r3, [pc, #244]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e90e:	689b      	ldr	r3, [r3, #8]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d101      	bne.n	800e918 <usbd_control_xfer_cb+0x94>
 800e914:	2300      	movs	r3, #0
 800e916:	e070      	b.n	800e9fa <usbd_control_xfer_cb+0x176>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 800e918:	4b3a      	ldr	r3, [pc, #232]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e91a:	689b      	ldr	r3, [r3, #8]
 800e91c:	683a      	ldr	r2, [r7, #0]
 800e91e:	493e      	ldr	r1, [pc, #248]	@ (800ea18 <usbd_control_xfer_cb+0x194>)
 800e920:	4618      	mov	r0, r3
 800e922:	f002 fd5c 	bl	80113de <memcpy>
    TU_LOG_MEM(2, _usbd_ctrl_buf, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800e926:	4b37      	ldr	r3, [pc, #220]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e928:	89da      	ldrh	r2, [r3, #14]
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	b29b      	uxth	r3, r3
 800e92e:	4413      	add	r3, r2
 800e930:	b29a      	uxth	r2, r3
 800e932:	4b34      	ldr	r3, [pc, #208]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e934:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800e936:	4b33      	ldr	r3, [pc, #204]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e938:	689a      	ldr	r2, [r3, #8]
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	4413      	add	r3, r2
 800e93e:	4a31      	ldr	r2, [pc, #196]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e940:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 800e942:	4b30      	ldr	r3, [pc, #192]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e944:	88da      	ldrh	r2, [r3, #6]
 800e946:	4b2f      	ldr	r3, [pc, #188]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e948:	89db      	ldrh	r3, [r3, #14]
 800e94a:	429a      	cmp	r2, r3
 800e94c:	d002      	beq.n	800e954 <usbd_control_xfer_cb+0xd0>
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	2b3f      	cmp	r3, #63	@ 0x3f
 800e952:	d836      	bhi.n	800e9c2 <usbd_control_xfer_cb+0x13e>
  {
    // DATA stage is complete
    bool is_ok = true;
 800e954:	2301      	movs	r3, #1
 800e956:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if ( _ctrl_xfer.complete_cb )
 800e958:	4b2a      	ldr	r3, [pc, #168]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e95a:	691b      	ldr	r3, [r3, #16]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d007      	beq.n	800e970 <usbd_control_xfer_cb+0xec>
    {
      #if CFG_TUSB_DEBUG >= 2
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800e960:	4b28      	ldr	r3, [pc, #160]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e962:	691b      	ldr	r3, [r3, #16]
 800e964:	79f8      	ldrb	r0, [r7, #7]
 800e966:	4a27      	ldr	r2, [pc, #156]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e968:	2102      	movs	r1, #2
 800e96a:	4798      	blx	r3
 800e96c:	4603      	mov	r3, r0
 800e96e:	77fb      	strb	r3, [r7, #31]
    }

    if ( is_ok )
 800e970:	7ffb      	ldrb	r3, [r7, #31]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d01a      	beq.n	800e9ac <usbd_control_xfer_cb+0x128>
    {
      // Send status
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 800e976:	79fb      	ldrb	r3, [r7, #7]
 800e978:	4922      	ldr	r1, [pc, #136]	@ (800ea04 <usbd_control_xfer_cb+0x180>)
 800e97a:	4618      	mov	r0, r3
 800e97c:	f7ff fe3c 	bl	800e5f8 <_status_stage_xact>
 800e980:	4603      	mov	r3, r0
 800e982:	f083 0301 	eor.w	r3, r3, #1
 800e986:	b2db      	uxtb	r3, r3
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d034      	beq.n	800e9f6 <usbd_control_xfer_cb+0x172>
 800e98c:	22da      	movs	r2, #218	@ 0xda
 800e98e:	491e      	ldr	r1, [pc, #120]	@ (800ea08 <usbd_control_xfer_cb+0x184>)
 800e990:	481e      	ldr	r0, [pc, #120]	@ (800ea0c <usbd_control_xfer_cb+0x188>)
 800e992:	f002 fbbb 	bl	801110c <iprintf>
 800e996:	4b1e      	ldr	r3, [pc, #120]	@ (800ea10 <usbd_control_xfer_cb+0x18c>)
 800e998:	617b      	str	r3, [r7, #20]
 800e99a:	697b      	ldr	r3, [r7, #20]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	f003 0301 	and.w	r3, r3, #1
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d000      	beq.n	800e9a8 <usbd_control_xfer_cb+0x124>
 800e9a6:	be00      	bkpt	0x0000
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	e026      	b.n	800e9fa <usbd_control_xfer_cb+0x176>
    }else
    {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800e9ac:	79fb      	ldrb	r3, [r7, #7]
 800e9ae:	2100      	movs	r1, #0
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	f001 f815 	bl	800f9e0 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800e9b6:	79fb      	ldrb	r3, [r7, #7]
 800e9b8:	2180      	movs	r1, #128	@ 0x80
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	f001 f810 	bl	800f9e0 <dcd_edpt_stall>
  {
 800e9c0:	e019      	b.n	800e9f6 <usbd_control_xfer_cb+0x172>
    }
  }
  else
  {
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
 800e9c2:	79fb      	ldrb	r3, [r7, #7]
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f7ff fe53 	bl	800e670 <_data_stage_xact>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	f083 0301 	eor.w	r3, r3, #1
 800e9d0:	b2db      	uxtb	r3, r3
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d010      	beq.n	800e9f8 <usbd_control_xfer_cb+0x174>
 800e9d6:	22e5      	movs	r2, #229	@ 0xe5
 800e9d8:	490b      	ldr	r1, [pc, #44]	@ (800ea08 <usbd_control_xfer_cb+0x184>)
 800e9da:	480c      	ldr	r0, [pc, #48]	@ (800ea0c <usbd_control_xfer_cb+0x188>)
 800e9dc:	f002 fb96 	bl	801110c <iprintf>
 800e9e0:	4b0b      	ldr	r3, [pc, #44]	@ (800ea10 <usbd_control_xfer_cb+0x18c>)
 800e9e2:	61bb      	str	r3, [r7, #24]
 800e9e4:	69bb      	ldr	r3, [r7, #24]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	f003 0301 	and.w	r3, r3, #1
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d000      	beq.n	800e9f2 <usbd_control_xfer_cb+0x16e>
 800e9f0:	be00      	bkpt	0x0000
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	e001      	b.n	800e9fa <usbd_control_xfer_cb+0x176>
  {
 800e9f6:	bf00      	nop
  }

  return true;
 800e9f8:	2301      	movs	r3, #1
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	3720      	adds	r7, #32
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	200050fc 	.word	0x200050fc
 800ea08:	08035828 	.word	0x08035828
 800ea0c:	0801331c 	.word	0x0801331c
 800ea10:	e000edf0 	.word	0xe000edf0
 800ea14:	00000000 	.word	0x00000000
 800ea18:	20005110 	.word	0x20005110

0800ea1c <dcd_event_sof>:

  dcd_event_handler(&event, in_isr);
}

static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b086      	sub	sp, #24
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	4603      	mov	r3, r0
 800ea24:	6039      	str	r1, [r7, #0]
 800ea26:	71fb      	strb	r3, [r7, #7]
 800ea28:	4613      	mov	r3, r2
 800ea2a:	71bb      	strb	r3, [r7, #6]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SOF };
 800ea2c:	f107 030c 	add.w	r3, r7, #12
 800ea30:	2200      	movs	r2, #0
 800ea32:	601a      	str	r2, [r3, #0]
 800ea34:	605a      	str	r2, [r3, #4]
 800ea36:	609a      	str	r2, [r3, #8]
 800ea38:	79fb      	ldrb	r3, [r7, #7]
 800ea3a:	733b      	strb	r3, [r7, #12]
 800ea3c:	2303      	movs	r3, #3
 800ea3e:	737b      	strb	r3, [r7, #13]
  event.sof.frame_count = frame_count;
 800ea40:	683b      	ldr	r3, [r7, #0]
 800ea42:	613b      	str	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800ea44:	79ba      	ldrb	r2, [r7, #6]
 800ea46:	f107 030c 	add.w	r3, r7, #12
 800ea4a:	4611      	mov	r1, r2
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f7ff f93b 	bl	800dcc8 <dcd_event_handler>
}
 800ea52:	bf00      	nop
 800ea54:	3718      	adds	r7, #24
 800ea56:	46bd      	mov	sp, r7
 800ea58:	bd80      	pop	{r7, pc}
	...

0800ea5c <__NVIC_EnableIRQ>:
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b083      	sub	sp, #12
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	4603      	mov	r3, r0
 800ea64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ea66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	db0b      	blt.n	800ea86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ea6e:	79fb      	ldrb	r3, [r7, #7]
 800ea70:	f003 021f 	and.w	r2, r3, #31
 800ea74:	4907      	ldr	r1, [pc, #28]	@ (800ea94 <__NVIC_EnableIRQ+0x38>)
 800ea76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ea7a:	095b      	lsrs	r3, r3, #5
 800ea7c:	2001      	movs	r0, #1
 800ea7e:	fa00 f202 	lsl.w	r2, r0, r2
 800ea82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800ea86:	bf00      	nop
 800ea88:	370c      	adds	r7, #12
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea90:	4770      	bx	lr
 800ea92:	bf00      	nop
 800ea94:	e000e100 	.word	0xe000e100

0800ea98 <__NVIC_DisableIRQ>:
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b083      	sub	sp, #12
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800eaa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	db12      	blt.n	800ead0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800eaaa:	79fb      	ldrb	r3, [r7, #7]
 800eaac:	f003 021f 	and.w	r2, r3, #31
 800eab0:	490a      	ldr	r1, [pc, #40]	@ (800eadc <__NVIC_DisableIRQ+0x44>)
 800eab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eab6:	095b      	lsrs	r3, r3, #5
 800eab8:	2001      	movs	r0, #1
 800eaba:	fa00 f202 	lsl.w	r2, r0, r2
 800eabe:	3320      	adds	r3, #32
 800eac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800eac4:	f3bf 8f4f 	dsb	sy
}
 800eac8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800eaca:	f3bf 8f6f 	isb	sy
}
 800eace:	bf00      	nop
}
 800ead0:	bf00      	nop
 800ead2:	370c      	adds	r7, #12
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr
 800eadc:	e000e100 	.word	0xe000e100

0800eae0 <dwc2_phy_init>:
  while ( count-- ) __NOP();
}

// MCU specific PHY init, called BEFORE core reset
static inline void dwc2_phy_init(dwc2_regs_t * dwc2, uint8_t hs_phy_type)
{
 800eae0:	b480      	push	{r7}
 800eae2:	b083      	sub	sp, #12
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
 800eae8:	460b      	mov	r3, r1
 800eaea:	70fb      	strb	r3, [r7, #3]
  if ( hs_phy_type == HS_PHY_TYPE_NONE )
 800eaec:	78fb      	ldrb	r3, [r7, #3]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d106      	bne.n	800eb00 <dwc2_phy_init+0x20>
  {
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eaf6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	639a      	str	r2, [r3, #56]	@ 0x38
      // Enable PLL internal PHY
      USB_HS_PHYC->USB_HS_PHYC_PLL |= USB_HS_PHYC_PLL_PLLEN;
#endif
    }
  }
}
 800eafe:	e005      	b.n	800eb0c <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800eb0c:	bf00      	nop
 800eb0e:	370c      	adds	r7, #12
 800eb10:	46bd      	mov	sp, r7
 800eb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb16:	4770      	bx	lr

0800eb18 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t * dwc2, uint8_t hs_phy_type)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b085      	sub	sp, #20
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
 800eb20:	460b      	mov	r3, r1
 800eb22:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if ( hs_phy_type == HS_PHY_TYPE_NONE )
 800eb24:	78fb      	ldrb	r3, [r7, #3]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d152      	bne.n	800ebd0 <dwc2_phy_update+0xb8>
  {
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if ( SystemCoreClock >= 32000000u )
 800eb2a:	4b2c      	ldr	r3, [pc, #176]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	4a2c      	ldr	r2, [pc, #176]	@ (800ebe0 <dwc2_phy_update+0xc8>)
 800eb30:	4293      	cmp	r3, r2
 800eb32:	d302      	bcc.n	800eb3a <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800eb34:	2306      	movs	r3, #6
 800eb36:	60fb      	str	r3, [r7, #12]
 800eb38:	e041      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 27500000u )
 800eb3a:	4b28      	ldr	r3, [pc, #160]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	4a29      	ldr	r2, [pc, #164]	@ (800ebe4 <dwc2_phy_update+0xcc>)
 800eb40:	4293      	cmp	r3, r2
 800eb42:	d902      	bls.n	800eb4a <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800eb44:	2307      	movs	r3, #7
 800eb46:	60fb      	str	r3, [r7, #12]
 800eb48:	e039      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 24000000u )
 800eb4a:	4b24      	ldr	r3, [pc, #144]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	4a26      	ldr	r2, [pc, #152]	@ (800ebe8 <dwc2_phy_update+0xd0>)
 800eb50:	4293      	cmp	r3, r2
 800eb52:	d302      	bcc.n	800eb5a <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800eb54:	2308      	movs	r3, #8
 800eb56:	60fb      	str	r3, [r7, #12]
 800eb58:	e031      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 21800000u )
 800eb5a:	4b20      	ldr	r3, [pc, #128]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	4a23      	ldr	r2, [pc, #140]	@ (800ebec <dwc2_phy_update+0xd4>)
 800eb60:	4293      	cmp	r3, r2
 800eb62:	d902      	bls.n	800eb6a <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800eb64:	2309      	movs	r3, #9
 800eb66:	60fb      	str	r3, [r7, #12]
 800eb68:	e029      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 20000000u )
 800eb6a:	4b1c      	ldr	r3, [pc, #112]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	4a20      	ldr	r2, [pc, #128]	@ (800ebf0 <dwc2_phy_update+0xd8>)
 800eb70:	4293      	cmp	r3, r2
 800eb72:	d902      	bls.n	800eb7a <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800eb74:	230a      	movs	r3, #10
 800eb76:	60fb      	str	r3, [r7, #12]
 800eb78:	e021      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 18500000u )
 800eb7a:	4b18      	ldr	r3, [pc, #96]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	4a1d      	ldr	r2, [pc, #116]	@ (800ebf4 <dwc2_phy_update+0xdc>)
 800eb80:	4293      	cmp	r3, r2
 800eb82:	d902      	bls.n	800eb8a <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800eb84:	230b      	movs	r3, #11
 800eb86:	60fb      	str	r3, [r7, #12]
 800eb88:	e019      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 17200000u )
 800eb8a:	4b14      	ldr	r3, [pc, #80]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	4a1a      	ldr	r2, [pc, #104]	@ (800ebf8 <dwc2_phy_update+0xe0>)
 800eb90:	4293      	cmp	r3, r2
 800eb92:	d302      	bcc.n	800eb9a <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800eb94:	230c      	movs	r3, #12
 800eb96:	60fb      	str	r3, [r7, #12]
 800eb98:	e011      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 16000000u )
 800eb9a:	4b10      	ldr	r3, [pc, #64]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	4a17      	ldr	r2, [pc, #92]	@ (800ebfc <dwc2_phy_update+0xe4>)
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d302      	bcc.n	800ebaa <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800eba4:	230d      	movs	r3, #13
 800eba6:	60fb      	str	r3, [r7, #12]
 800eba8:	e009      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 15000000u )
 800ebaa:	4b0c      	ldr	r3, [pc, #48]	@ (800ebdc <dwc2_phy_update+0xc4>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	4a14      	ldr	r2, [pc, #80]	@ (800ec00 <dwc2_phy_update+0xe8>)
 800ebb0:	4293      	cmp	r3, r2
 800ebb2:	d302      	bcc.n	800ebba <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800ebb4:	230e      	movs	r3, #14
 800ebb6:	60fb      	str	r3, [r7, #12]
 800ebb8:	e001      	b.n	800ebbe <dwc2_phy_update+0xa6>
    else
      turnaround = 0xFu;
 800ebba:	230f      	movs	r3, #15
 800ebbc:	60fb      	str	r3, [r7, #12]

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	68db      	ldr	r3, [r3, #12]
 800ebc2:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	029b      	lsls	r3, r3, #10
 800ebca:	431a      	orrs	r2, r3
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	60da      	str	r2, [r3, #12]
  }
}
 800ebd0:	bf00      	nop
 800ebd2:	3714      	adds	r7, #20
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr
 800ebdc:	20000190 	.word	0x20000190
 800ebe0:	01e84800 	.word	0x01e84800
 800ebe4:	01a39ddf 	.word	0x01a39ddf
 800ebe8:	016e3600 	.word	0x016e3600
 800ebec:	014ca43f 	.word	0x014ca43f
 800ebf0:	01312cff 	.word	0x01312cff
 800ebf4:	011a499f 	.word	0x011a499f
 800ebf8:	01067380 	.word	0x01067380
 800ebfc:	00f42400 	.word	0x00f42400
 800ec00:	00e4e1c0 	.word	0x00e4e1c0

0800ec04 <calc_grxfsiz>:
// SOF enabling flag - required for SOF to not get disabled in ISR when SOF was enabled by
static bool _sof_en;

// Calculate the RX FIFO size according to recommendations from reference manual
static inline uint16_t calc_grxfsiz(uint16_t max_ep_size, uint8_t ep_count)
{
 800ec04:	b480      	push	{r7}
 800ec06:	b083      	sub	sp, #12
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	4603      	mov	r3, r0
 800ec0c:	460a      	mov	r2, r1
 800ec0e:	80fb      	strh	r3, [r7, #6]
 800ec10:	4613      	mov	r3, r2
 800ec12:	717b      	strb	r3, [r7, #5]
  return 15 + 2*(max_ep_size/4) + 2*ep_count;
 800ec14:	88fb      	ldrh	r3, [r7, #6]
 800ec16:	089b      	lsrs	r3, r3, #2
 800ec18:	b29a      	uxth	r2, r3
 800ec1a:	797b      	ldrb	r3, [r7, #5]
 800ec1c:	b29b      	uxth	r3, r3
 800ec1e:	4413      	add	r3, r2
 800ec20:	b29b      	uxth	r3, r3
 800ec22:	005b      	lsls	r3, r3, #1
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	330f      	adds	r3, #15
 800ec28:	b29b      	uxth	r3, r3
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	370c      	adds	r7, #12
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec34:	4770      	bx	lr
	...

0800ec38 <update_grxfsiz>:

static void update_grxfsiz(uint8_t rhport)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b086      	sub	sp, #24
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	4603      	mov	r3, r0
 800ec40:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 800ec42:	79fb      	ldrb	r3, [r7, #7]
 800ec44:	4a1b      	ldr	r2, [pc, #108]	@ (800ecb4 <update_grxfsiz+0x7c>)
 800ec46:	011b      	lsls	r3, r3, #4
 800ec48:	4413      	add	r3, r2
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800ec4e:	79fb      	ldrb	r3, [r7, #7]
 800ec50:	4a18      	ldr	r2, [pc, #96]	@ (800ecb4 <update_grxfsiz+0x7c>)
 800ec52:	011b      	lsls	r3, r3, #4
 800ec54:	4413      	add	r3, r2
 800ec56:	3308      	adds	r3, #8
 800ec58:	781b      	ldrb	r3, [r3, #0]
 800ec5a:	73fb      	strb	r3, [r7, #15]

  // Determine largest EP size for RX FIFO
  uint16_t max_epsize = 0;
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < ep_count; epnum++)
 800ec60:	2300      	movs	r3, #0
 800ec62:	757b      	strb	r3, [r7, #21]
 800ec64:	e013      	b.n	800ec8e <update_grxfsiz+0x56>
  {
    max_epsize = tu_max16(max_epsize, xfer_status[epnum][TUSB_DIR_OUT].max_size);
 800ec66:	7d7b      	ldrb	r3, [r7, #21]
 800ec68:	4a13      	ldr	r2, [pc, #76]	@ (800ecb8 <update_grxfsiz+0x80>)
 800ec6a:	015b      	lsls	r3, r3, #5
 800ec6c:	4413      	add	r3, r2
 800ec6e:	330a      	adds	r3, #10
 800ec70:	881a      	ldrh	r2, [r3, #0]
 800ec72:	8afb      	ldrh	r3, [r7, #22]
 800ec74:	81bb      	strh	r3, [r7, #12]
 800ec76:	4613      	mov	r3, r2
 800ec78:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_max16 (uint16_t x, uint16_t y) { return (x > y) ? x : y; }
 800ec7a:	89ba      	ldrh	r2, [r7, #12]
 800ec7c:	897b      	ldrh	r3, [r7, #10]
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	bf38      	it	cc
 800ec82:	4613      	movcc	r3, r2
 800ec84:	b29b      	uxth	r3, r3
 800ec86:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < ep_count; epnum++)
 800ec88:	7d7b      	ldrb	r3, [r7, #21]
 800ec8a:	3301      	adds	r3, #1
 800ec8c:	757b      	strb	r3, [r7, #21]
 800ec8e:	7d7a      	ldrb	r2, [r7, #21]
 800ec90:	7bfb      	ldrb	r3, [r7, #15]
 800ec92:	429a      	cmp	r2, r3
 800ec94:	d3e7      	bcc.n	800ec66 <update_grxfsiz+0x2e>
  }

  // Update size of RX FIFO
  dwc2->grxfsiz = calc_grxfsiz(max_epsize, ep_count);
 800ec96:	7bfa      	ldrb	r2, [r7, #15]
 800ec98:	8afb      	ldrh	r3, [r7, #22]
 800ec9a:	4611      	mov	r1, r2
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7ff ffb1 	bl	800ec04 <calc_grxfsiz>
 800eca2:	4603      	mov	r3, r0
 800eca4:	461a      	mov	r2, r3
 800eca6:	693b      	ldr	r3, [r7, #16]
 800eca8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800ecaa:	bf00      	nop
 800ecac:	3718      	adds	r7, #24
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	bd80      	pop	{r7, pc}
 800ecb2:	bf00      	nop
 800ecb4:	08035840 	.word	0x08035840
 800ecb8:	20005158 	.word	0x20005158

0800ecbc <bus_reset>:

// Start of Bus Reset
static void bus_reset(uint8_t rhport)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b086      	sub	sp, #24
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 800ecc6:	79fb      	ldrb	r3, [r7, #7]
 800ecc8:	4a3f      	ldr	r2, [pc, #252]	@ (800edc8 <bus_reset+0x10c>)
 800ecca:	011b      	lsls	r3, r3, #4
 800eccc:	4413      	add	r3, r2
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800ecd2:	79fb      	ldrb	r3, [r7, #7]
 800ecd4:	4a3c      	ldr	r2, [pc, #240]	@ (800edc8 <bus_reset+0x10c>)
 800ecd6:	011b      	lsls	r3, r3, #4
 800ecd8:	4413      	add	r3, r2
 800ecda:	3308      	adds	r3, #8
 800ecdc:	781b      	ldrb	r3, [r3, #0]
 800ecde:	73fb      	strb	r3, [r7, #15]

  tu_memclr(xfer_status, sizeof(xfer_status));
 800ece0:	f44f 7290 	mov.w	r2, #288	@ 0x120
 800ece4:	2100      	movs	r1, #0
 800ece6:	4839      	ldr	r0, [pc, #228]	@ (800edcc <bus_reset+0x110>)
 800ece8:	f002 fafa 	bl	80112e0 <memset>
  _out_ep_closed = false;
 800ecec:	4b38      	ldr	r3, [pc, #224]	@ (800edd0 <bus_reset+0x114>)
 800ecee:	2200      	movs	r2, #0
 800ecf0:	701a      	strb	r2, [r3, #0]

  _sof_en = false;
 800ecf2:	4b38      	ldr	r3, [pc, #224]	@ (800edd4 <bus_reset+0x118>)
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	701a      	strb	r2, [r3, #0]

  // clear device address
  dwc2->dcfg &= ~DCFG_DAD_Msk;
 800ecf8:	693b      	ldr	r3, [r7, #16]
 800ecfa:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800ecfe:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800ed02:	693b      	ldr	r3, [r7, #16]
 800ed04:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 1. NAK for all OUT endpoints
  for ( uint8_t n = 0; n < ep_count; n++ )
 800ed08:	2300      	movs	r3, #0
 800ed0a:	75fb      	strb	r3, [r7, #23]
 800ed0c:	e010      	b.n	800ed30 <bus_reset+0x74>
  {
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800ed0e:	7dfb      	ldrb	r3, [r7, #23]
 800ed10:	693a      	ldr	r2, [r7, #16]
 800ed12:	3358      	adds	r3, #88	@ 0x58
 800ed14:	015b      	lsls	r3, r3, #5
 800ed16:	4413      	add	r3, r2
 800ed18:	681a      	ldr	r2, [r3, #0]
 800ed1a:	7dfb      	ldrb	r3, [r7, #23]
 800ed1c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800ed20:	6939      	ldr	r1, [r7, #16]
 800ed22:	3358      	adds	r3, #88	@ 0x58
 800ed24:	015b      	lsls	r3, r3, #5
 800ed26:	440b      	add	r3, r1
 800ed28:	601a      	str	r2, [r3, #0]
  for ( uint8_t n = 0; n < ep_count; n++ )
 800ed2a:	7dfb      	ldrb	r3, [r7, #23]
 800ed2c:	3301      	adds	r3, #1
 800ed2e:	75fb      	strb	r3, [r7, #23]
 800ed30:	7dfa      	ldrb	r2, [r7, #23]
 800ed32:	7bfb      	ldrb	r3, [r7, #15]
 800ed34:	429a      	cmp	r2, r3
 800ed36:	d3ea      	bcc.n	800ed0e <bus_reset+0x52>
  }

  // 2. Set up interrupt mask
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800ed38:	693b      	ldr	r3, [r7, #16]
 800ed3a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800ed3e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk  = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	2209      	movs	r2, #9
 800ed46:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk  = DIEPMSK_TOM   | DIEPMSK_XFRCM;
 800ed4a:	693b      	ldr	r3, [r7, #16]
 800ed4c:	2209      	movs	r2, #9
 800ed4e:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
  //   For Isochronous, largest EP size can be 1023/1024 for FS/HS respectively. In addition if multiple ISO
  //   are enabled at least "2 x (Largest-EPsize/4) + 1" are recommended.  Maybe provide a macro for application to
  //   overwrite this.

  // EP0 out max is 64
  dwc2->grxfsiz = calc_grxfsiz(64, ep_count);
 800ed52:	7bfb      	ldrb	r3, [r7, #15]
 800ed54:	4619      	mov	r1, r3
 800ed56:	2040      	movs	r0, #64	@ 0x40
 800ed58:	f7ff ff54 	bl	800ec04 <calc_grxfsiz>
 800ed5c:	4603      	mov	r3, r0
 800ed5e:	461a      	mov	r2, r3
 800ed60:	693b      	ldr	r3, [r7, #16]
 800ed62:	625a      	str	r2, [r3, #36]	@ 0x24

  // Setup the control endpoint 0
  _allocated_fifo_words_tx = 16;
 800ed64:	4b1c      	ldr	r3, [pc, #112]	@ (800edd8 <bus_reset+0x11c>)
 800ed66:	2210      	movs	r2, #16
 800ed68:	801a      	strh	r2, [r3, #0]

  // Control IN uses FIFO 0 with 64 bytes ( 16 32-bit word )
  dwc2->dieptxf0 = (16 << DIEPTXF0_TX0FD_Pos) | (_dwc2_controller[rhport].ep_fifo_size/4 - _allocated_fifo_words_tx);
 800ed6a:	79fb      	ldrb	r3, [r7, #7]
 800ed6c:	4a16      	ldr	r2, [pc, #88]	@ (800edc8 <bus_reset+0x10c>)
 800ed6e:	011b      	lsls	r3, r3, #4
 800ed70:	4413      	add	r3, r2
 800ed72:	330c      	adds	r3, #12
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	089b      	lsrs	r3, r3, #2
 800ed78:	4a17      	ldr	r2, [pc, #92]	@ (800edd8 <bus_reset+0x11c>)
 800ed7a:	8812      	ldrh	r2, [r2, #0]
 800ed7c:	1a9b      	subs	r3, r3, r2
 800ed7e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800ed82:	693b      	ldr	r3, [r7, #16]
 800ed84:	629a      	str	r2, [r3, #40]	@ 0x28

  // Fixed control EP0 size to 64 bytes
  dwc2->epin[0].diepctl &= ~(0x03 << DIEPCTL_MPSIZ_Pos);
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800ed8c:	f023 0203 	bic.w	r2, r3, #3
 800ed90:	693b      	ldr	r3, [r7, #16]
 800ed92:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  xfer_status[0][TUSB_DIR_OUT].max_size = 64;
 800ed96:	4b0d      	ldr	r3, [pc, #52]	@ (800edcc <bus_reset+0x110>)
 800ed98:	2240      	movs	r2, #64	@ 0x40
 800ed9a:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN ].max_size = 64;
 800ed9c:	4b0b      	ldr	r3, [pc, #44]	@ (800edcc <bus_reset+0x110>)
 800ed9e:	2240      	movs	r2, #64	@ 0x40
 800eda0:	835a      	strh	r2, [r3, #26]

  dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800eda2:	693b      	ldr	r3, [r7, #16]
 800eda4:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800eda8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800edac:	693b      	ldr	r3, [r7, #16]
 800edae:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT;
 800edb2:	693b      	ldr	r3, [r7, #16]
 800edb4:	699b      	ldr	r3, [r3, #24]
 800edb6:	f443 2240 	orr.w	r2, r3, #786432	@ 0xc0000
 800edba:	693b      	ldr	r3, [r7, #16]
 800edbc:	619a      	str	r2, [r3, #24]
}
 800edbe:	bf00      	nop
 800edc0:	3718      	adds	r7, #24
 800edc2:	46bd      	mov	sp, r7
 800edc4:	bd80      	pop	{r7, pc}
 800edc6:	bf00      	nop
 800edc8:	08035840 	.word	0x08035840
 800edcc:	20005158 	.word	0x20005158
 800edd0:	2000527e 	.word	0x2000527e
 800edd4:	2000527f 	.word	0x2000527f
 800edd8:	2000527c 	.word	0x2000527c

0800eddc <edpt_schedule_packets>:

static void edpt_schedule_packets(uint8_t rhport, uint8_t const epnum, uint8_t const dir, uint16_t const num_packets, uint16_t total_bytes)
{
 800eddc:	b490      	push	{r4, r7}
 800edde:	b08a      	sub	sp, #40	@ 0x28
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	4604      	mov	r4, r0
 800ede4:	4608      	mov	r0, r1
 800ede6:	4611      	mov	r1, r2
 800ede8:	461a      	mov	r2, r3
 800edea:	4623      	mov	r3, r4
 800edec:	71fb      	strb	r3, [r7, #7]
 800edee:	4603      	mov	r3, r0
 800edf0:	71bb      	strb	r3, [r7, #6]
 800edf2:	460b      	mov	r3, r1
 800edf4:	717b      	strb	r3, [r7, #5]
 800edf6:	4613      	mov	r3, r2
 800edf8:	807b      	strh	r3, [r7, #2]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800edfa:	79fb      	ldrb	r3, [r7, #7]
 800edfc:	4a70      	ldr	r2, [pc, #448]	@ (800efc0 <edpt_schedule_packets+0x1e4>)
 800edfe:	011b      	lsls	r3, r3, #4
 800ee00:	4413      	add	r3, r2
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	627b      	str	r3, [r7, #36]	@ 0x24

  // EP0 is limited to one packet each xfer
  // We use multiple transaction of xfer->max_size length to get a whole transfer done
  if ( epnum == 0 )
 800ee06:	79bb      	ldrb	r3, [r7, #6]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d121      	bne.n	800ee50 <edpt_schedule_packets+0x74>
  {
    xfer_ctl_t *const xfer = XFER_CTL_BASE(epnum, dir);
 800ee0c:	79ba      	ldrb	r2, [r7, #6]
 800ee0e:	797b      	ldrb	r3, [r7, #5]
 800ee10:	0052      	lsls	r2, r2, #1
 800ee12:	4413      	add	r3, r2
 800ee14:	011b      	lsls	r3, r3, #4
 800ee16:	4a6b      	ldr	r2, [pc, #428]	@ (800efc4 <edpt_schedule_packets+0x1e8>)
 800ee18:	4413      	add	r3, r2
 800ee1a:	623b      	str	r3, [r7, #32]
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 800ee1c:	797b      	ldrb	r3, [r7, #5]
 800ee1e:	4a6a      	ldr	r2, [pc, #424]	@ (800efc8 <edpt_schedule_packets+0x1ec>)
 800ee20:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ee24:	6a3b      	ldr	r3, [r7, #32]
 800ee26:	895b      	ldrh	r3, [r3, #10]
 800ee28:	81fa      	strh	r2, [r7, #14]
 800ee2a:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800ee2c:	89fa      	ldrh	r2, [r7, #14]
 800ee2e:	89bb      	ldrh	r3, [r7, #12]
 800ee30:	4293      	cmp	r3, r2
 800ee32:	bf28      	it	cs
 800ee34:	4613      	movcs	r3, r2
 800ee36:	b29b      	uxth	r3, r3
 800ee38:	863b      	strh	r3, [r7, #48]	@ 0x30
    ep0_pending[dir] -= total_bytes;
 800ee3a:	797b      	ldrb	r3, [r7, #5]
 800ee3c:	4a62      	ldr	r2, [pc, #392]	@ (800efc8 <edpt_schedule_packets+0x1ec>)
 800ee3e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800ee42:	797b      	ldrb	r3, [r7, #5]
 800ee44:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800ee46:	1a8a      	subs	r2, r1, r2
 800ee48:	b291      	uxth	r1, r2
 800ee4a:	4a5f      	ldr	r2, [pc, #380]	@ (800efc8 <edpt_schedule_packets+0x1ec>)
 800ee4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  }

  // IN and OUT endpoint xfers are interrupt-driven, we just schedule them here.
  if ( dir == TUSB_DIR_IN )
 800ee50:	797b      	ldrb	r3, [r7, #5]
 800ee52:	2b01      	cmp	r3, #1
 800ee54:	d155      	bne.n	800ef02 <edpt_schedule_packets+0x126>
  {
    dwc2_epin_t* epin = dwc2->epin;
 800ee56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee5c:	617b      	str	r3, [r7, #20]

    // A full IN transfer (multiple packets, possibly) triggers XFRC.
    epin[epnum].dieptsiz = (num_packets << DIEPTSIZ_PKTCNT_Pos) |
 800ee5e:	887b      	ldrh	r3, [r7, #2]
 800ee60:	04d9      	lsls	r1, r3, #19
                           ((total_bytes << DIEPTSIZ_XFRSIZ_Pos) & DIEPTSIZ_XFRSIZ_Msk);
 800ee62:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
    epin[epnum].dieptsiz = (num_packets << DIEPTSIZ_PKTCNT_Pos) |
 800ee64:	79bb      	ldrb	r3, [r7, #6]
 800ee66:	015b      	lsls	r3, r3, #5
 800ee68:	6978      	ldr	r0, [r7, #20]
 800ee6a:	4403      	add	r3, r0
 800ee6c:	430a      	orrs	r2, r1
 800ee6e:	611a      	str	r2, [r3, #16]

    epin[epnum].diepctl |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800ee70:	79bb      	ldrb	r3, [r7, #6]
 800ee72:	015b      	lsls	r3, r3, #5
 800ee74:	697a      	ldr	r2, [r7, #20]
 800ee76:	4413      	add	r3, r2
 800ee78:	681a      	ldr	r2, [r3, #0]
 800ee7a:	79bb      	ldrb	r3, [r7, #6]
 800ee7c:	015b      	lsls	r3, r3, #5
 800ee7e:	6979      	ldr	r1, [r7, #20]
 800ee80:	440b      	add	r3, r1
 800ee82:	f042 4204 	orr.w	r2, r2, #2214592512	@ 0x84000000
 800ee86:	601a      	str	r2, [r3, #0]

    // For ISO endpoint set correct odd/even bit for next frame.
    if ( (epin[epnum].diepctl & DIEPCTL_EPTYP) == DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1 )
 800ee88:	79bb      	ldrb	r3, [r7, #6]
 800ee8a:	015b      	lsls	r3, r3, #5
 800ee8c:	697a      	ldr	r2, [r7, #20]
 800ee8e:	4413      	add	r3, r2
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800ee96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ee9a:	d123      	bne.n	800eee4 <edpt_schedule_packets+0x108>
 800ee9c:	79ba      	ldrb	r2, [r7, #6]
 800ee9e:	797b      	ldrb	r3, [r7, #5]
 800eea0:	4948      	ldr	r1, [pc, #288]	@ (800efc4 <edpt_schedule_packets+0x1e8>)
 800eea2:	0052      	lsls	r2, r2, #1
 800eea4:	4413      	add	r3, r2
 800eea6:	011b      	lsls	r3, r3, #4
 800eea8:	440b      	add	r3, r1
 800eeaa:	330c      	adds	r3, #12
 800eeac:	781b      	ldrb	r3, [r3, #0]
 800eeae:	2b01      	cmp	r3, #1
 800eeb0:	d118      	bne.n	800eee4 <edpt_schedule_packets+0x108>
    {
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
 800eeb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800eeb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eebc:	613b      	str	r3, [r7, #16]
      epin[epnum].diepctl |= (odd_frame_now ? DIEPCTL_SD0PID_SEVNFRM_Msk : DIEPCTL_SODDFRM_Msk);
 800eebe:	79bb      	ldrb	r3, [r7, #6]
 800eec0:	015b      	lsls	r3, r3, #5
 800eec2:	697a      	ldr	r2, [r7, #20]
 800eec4:	4413      	add	r3, r2
 800eec6:	681a      	ldr	r2, [r3, #0]
 800eec8:	693b      	ldr	r3, [r7, #16]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d002      	beq.n	800eed4 <edpt_schedule_packets+0xf8>
 800eece:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800eed2:	e001      	b.n	800eed8 <edpt_schedule_packets+0xfc>
 800eed4:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 800eed8:	79bb      	ldrb	r3, [r7, #6]
 800eeda:	015b      	lsls	r3, r3, #5
 800eedc:	6978      	ldr	r0, [r7, #20]
 800eede:	4403      	add	r3, r0
 800eee0:	430a      	orrs	r2, r1
 800eee2:	601a      	str	r2, [r3, #0]
    }
    // Enable fifo empty interrupt only if there are something to put in the fifo.
    if ( total_bytes != 0 )
 800eee4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d064      	beq.n	800efb4 <edpt_schedule_packets+0x1d8>
    {
      dwc2->diepempmsk |= (1 << epnum);
 800eeea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeec:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800eef0:	79ba      	ldrb	r2, [r7, #6]
 800eef2:	2101      	movs	r1, #1
 800eef4:	fa01 f202 	lsl.w	r2, r1, r2
 800eef8:	431a      	orrs	r2, r3
 800eefa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefc:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
      epout[epnum].doepctl |= (odd_frame_now ? DOEPCTL_SD0PID_SEVNFRM_Msk : DOEPCTL_SODDFRM_Msk);
    }
  }
}
 800ef00:	e058      	b.n	800efb4 <edpt_schedule_packets+0x1d8>
    dwc2_epout_t* epout = dwc2->epout;
 800ef02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef08:	61fb      	str	r3, [r7, #28]
    epout[epnum].doeptsiz &= ~(DOEPTSIZ_PKTCNT_Msk | DOEPTSIZ_XFRSIZ);
 800ef0a:	79bb      	ldrb	r3, [r7, #6]
 800ef0c:	015b      	lsls	r3, r3, #5
 800ef0e:	69fa      	ldr	r2, [r7, #28]
 800ef10:	4413      	add	r3, r2
 800ef12:	691a      	ldr	r2, [r3, #16]
 800ef14:	79bb      	ldrb	r3, [r7, #6]
 800ef16:	015b      	lsls	r3, r3, #5
 800ef18:	69f9      	ldr	r1, [r7, #28]
 800ef1a:	440b      	add	r3, r1
 800ef1c:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 800ef20:	611a      	str	r2, [r3, #16]
    epout[epnum].doeptsiz |= (num_packets << DOEPTSIZ_PKTCNT_Pos) |
 800ef22:	79bb      	ldrb	r3, [r7, #6]
 800ef24:	015b      	lsls	r3, r3, #5
 800ef26:	69fa      	ldr	r2, [r7, #28]
 800ef28:	4413      	add	r3, r2
 800ef2a:	6919      	ldr	r1, [r3, #16]
 800ef2c:	887b      	ldrh	r3, [r7, #2]
 800ef2e:	04da      	lsls	r2, r3, #19
                             ((total_bytes << DOEPTSIZ_XFRSIZ_Pos) & DOEPTSIZ_XFRSIZ_Msk);
 800ef30:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
    epout[epnum].doeptsiz |= (num_packets << DOEPTSIZ_PKTCNT_Pos) |
 800ef32:	431a      	orrs	r2, r3
 800ef34:	79bb      	ldrb	r3, [r7, #6]
 800ef36:	015b      	lsls	r3, r3, #5
 800ef38:	69f8      	ldr	r0, [r7, #28]
 800ef3a:	4403      	add	r3, r0
 800ef3c:	430a      	orrs	r2, r1
 800ef3e:	611a      	str	r2, [r3, #16]
    epout[epnum].doepctl |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 800ef40:	79bb      	ldrb	r3, [r7, #6]
 800ef42:	015b      	lsls	r3, r3, #5
 800ef44:	69fa      	ldr	r2, [r7, #28]
 800ef46:	4413      	add	r3, r2
 800ef48:	681a      	ldr	r2, [r3, #0]
 800ef4a:	79bb      	ldrb	r3, [r7, #6]
 800ef4c:	015b      	lsls	r3, r3, #5
 800ef4e:	69f9      	ldr	r1, [r7, #28]
 800ef50:	440b      	add	r3, r1
 800ef52:	f042 4204 	orr.w	r2, r2, #2214592512	@ 0x84000000
 800ef56:	601a      	str	r2, [r3, #0]
    if ( (epout[epnum].doepctl & DOEPCTL_EPTYP) == DOEPCTL_EPTYP_0 &&
 800ef58:	79bb      	ldrb	r3, [r7, #6]
 800ef5a:	015b      	lsls	r3, r3, #5
 800ef5c:	69fa      	ldr	r2, [r7, #28]
 800ef5e:	4413      	add	r3, r2
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800ef66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ef6a:	d123      	bne.n	800efb4 <edpt_schedule_packets+0x1d8>
         XFER_CTL_BASE(epnum, dir)->interval == 1 )
 800ef6c:	79ba      	ldrb	r2, [r7, #6]
 800ef6e:	797b      	ldrb	r3, [r7, #5]
 800ef70:	4914      	ldr	r1, [pc, #80]	@ (800efc4 <edpt_schedule_packets+0x1e8>)
 800ef72:	0052      	lsls	r2, r2, #1
 800ef74:	4413      	add	r3, r2
 800ef76:	011b      	lsls	r3, r3, #4
 800ef78:	440b      	add	r3, r1
 800ef7a:	330c      	adds	r3, #12
 800ef7c:	781b      	ldrb	r3, [r3, #0]
    if ( (epout[epnum].doepctl & DOEPCTL_EPTYP) == DOEPCTL_EPTYP_0 &&
 800ef7e:	2b01      	cmp	r3, #1
 800ef80:	d118      	bne.n	800efb4 <edpt_schedule_packets+0x1d8>
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
 800ef82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef84:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ef88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef8c:	61bb      	str	r3, [r7, #24]
      epout[epnum].doepctl |= (odd_frame_now ? DOEPCTL_SD0PID_SEVNFRM_Msk : DOEPCTL_SODDFRM_Msk);
 800ef8e:	79bb      	ldrb	r3, [r7, #6]
 800ef90:	015b      	lsls	r3, r3, #5
 800ef92:	69fa      	ldr	r2, [r7, #28]
 800ef94:	4413      	add	r3, r2
 800ef96:	681a      	ldr	r2, [r3, #0]
 800ef98:	69bb      	ldr	r3, [r7, #24]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d002      	beq.n	800efa4 <edpt_schedule_packets+0x1c8>
 800ef9e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800efa2:	e001      	b.n	800efa8 <edpt_schedule_packets+0x1cc>
 800efa4:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 800efa8:	79bb      	ldrb	r3, [r7, #6]
 800efaa:	015b      	lsls	r3, r3, #5
 800efac:	69f8      	ldr	r0, [r7, #28]
 800efae:	4403      	add	r3, r0
 800efb0:	430a      	orrs	r2, r1
 800efb2:	601a      	str	r2, [r3, #0]
}
 800efb4:	bf00      	nop
 800efb6:	3728      	adds	r7, #40	@ 0x28
 800efb8:	46bd      	mov	sp, r7
 800efba:	bc90      	pop	{r4, r7}
 800efbc:	4770      	bx	lr
 800efbe:	bf00      	nop
 800efc0:	08035840 	.word	0x08035840
 800efc4:	20005158 	.word	0x20005158
 800efc8:	20005278 	.word	0x20005278

0800efcc <reset_core>:
  TU_LOG_INT(DWC2_DEBUG, hw_cfg4->dma_dynamic               );
}
#endif

static void reset_core(dwc2_regs_t * dwc2)
{
 800efcc:	b480      	push	{r7}
 800efce:	b083      	sub	sp, #12
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	691b      	ldr	r3, [r3, #16]
 800efd8:	f043 0201 	orr.w	r2, r3, #1
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	611a      	str	r2, [r3, #16]

  // wait for reset bit is cleared
  // TODO version 4.20a should wait for RESET DONE mask
  while (dwc2->grstctl & GRSTCTL_CSRST) { }
 800efe0:	bf00      	nop
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	691b      	ldr	r3, [r3, #16]
 800efe6:	f003 0301 	and.w	r3, r3, #1
 800efea:	2b00      	cmp	r3, #0
 800efec:	d1f9      	bne.n	800efe2 <reset_core+0x16>

  // wait for AHB master IDLE
  while ( !(dwc2->grstctl & GRSTCTL_AHBIDL) ) { }
 800efee:	bf00      	nop
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	691b      	ldr	r3, [r3, #16]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	dafb      	bge.n	800eff0 <reset_core+0x24>

  // wait for device mode ?
}
 800eff8:	bf00      	nop
 800effa:	bf00      	nop
 800effc:	370c      	adds	r7, #12
 800effe:	46bd      	mov	sp, r7
 800f000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f004:	4770      	bx	lr

0800f006 <phy_hs_supported>:

static bool phy_hs_supported(dwc2_regs_t * dwc2)
{
 800f006:	b480      	push	{r7}
 800f008:	b083      	sub	sp, #12
 800f00a:	af00      	add	r7, sp, #0
 800f00c:	6078      	str	r0, [r7, #4]
  // note: esp32 incorrect report its hs_phy_type as utmi
#if TU_CHECK_MCU(OPT_MCU_ESP32S2, OPT_MCU_ESP32S3)
  return false;
#else
  return TUD_OPT_HIGH_SPEED && dwc2->ghwcfg2_bm.hs_phy_type != HS_PHY_TYPE_NONE;
 800f00e:	2300      	movs	r3, #0
#endif
}
 800f010:	4618      	mov	r0, r3
 800f012:	370c      	adds	r7, #12
 800f014:	46bd      	mov	sp, r7
 800f016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01a:	4770      	bx	lr

0800f01c <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t * dwc2)
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b082      	sub	sp, #8
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_DEBUG, "Fullspeed PHY init\r\n");

  // Select FS PHY
  dwc2->gusbcfg |= GUSBCFG_PHYSEL;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	68db      	ldr	r3, [r3, #12]
 800f028:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, HS_PHY_TYPE_NONE);
 800f030:	2100      	movs	r1, #0
 800f032:	6878      	ldr	r0, [r7, #4]
 800f034:	f7ff fd54 	bl	800eae0 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800f038:	6878      	ldr	r0, [r7, #4]
 800f03a:	f7ff ffc7 	bl	800efcc <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (5u << GUSBCFG_TRDT_Pos);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	68db      	ldr	r3, [r3, #12]
 800f042:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800f046:	f443 52a0 	orr.w	r2, r3, #5120	@ 0x1400
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, HS_PHY_TYPE_NONE);
 800f04e:	2100      	movs	r1, #0
 800f050:	6878      	ldr	r0, [r7, #4]
 800f052:	f7ff fd61 	bl	800eb18 <dwc2_phy_update>

  // set max speed
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DSPD_Msk) | (DCFG_DSPD_FS << DCFG_DSPD_Pos);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800f05c:	f043 0203 	orr.w	r2, r3, #3
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
 800f066:	bf00      	nop
 800f068:	3708      	adds	r7, #8
 800f06a:	46bd      	mov	sp, r7
 800f06c:	bd80      	pop	{r7, pc}

0800f06e <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t * dwc2)
{
 800f06e:	b580      	push	{r7, lr}
 800f070:	b084      	sub	sp, #16
 800f072:	af00      	add	r7, sp, #0
 800f074:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	68db      	ldr	r3, [r3, #12]
 800f07a:	60fb      	str	r3, [r7, #12]

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f082:	60fb      	str	r3, [r7, #12]

  if (dwc2->ghwcfg2_bm.hs_phy_type == HS_PHY_TYPE_ULPI)
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f08a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f08e:	b2db      	uxtb	r3, r3
 800f090:	2b80      	cmp	r3, #128	@ 0x80
 800f092:	d110      	bne.n	800f0b6 <phy_hs_init+0x48>
  {
    TU_LOG(DWC2_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	f043 0310 	orr.w	r3, r3, #16
 800f09a:	60fb      	str	r3, [r7, #12]

    // ULPI 8-bit interface, single data rate
    gusbcfg &= ~(GUSBCFG_PHYIF16 | GUSBCFG_DDRSEL);
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800f0a2:	60fb      	str	r3, [r7, #12]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f0aa:	60fb      	str	r3, [r7, #12]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800f0b2:	60fb      	str	r3, [r7, #12]
 800f0b4:	e00f      	b.n	800f0d6 <phy_hs_init+0x68>
  }else
  {
    TU_LOG(DWC2_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ with 8-bit interface
    gusbcfg &= ~(GUSBCFG_ULPI_UTMI_SEL | GUSBCFG_PHYIF16);
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	f023 0318 	bic.w	r3, r3, #24
 800f0bc:	60fb      	str	r3, [r7, #12]

    // Set 16-bit interface if supported
    if (dwc2->ghwcfg4_bm.utmi_phy_data_width) gusbcfg |= GUSBCFG_PHYIF16;
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f0c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f0c8:	b2db      	uxtb	r3, r3
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d003      	beq.n	800f0d6 <phy_hs_init+0x68>
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	f043 0308 	orr.w	r3, r3, #8
 800f0d4:	60fb      	str	r3, [r7, #12]
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	68fa      	ldr	r2, [r7, #12]
 800f0da:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, dwc2->ghwcfg2_bm.hs_phy_type);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f0e2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800f0e6:	b2db      	uxtb	r3, r3
 800f0e8:	4619      	mov	r1, r3
 800f0ea:	6878      	ldr	r0, [r7, #4]
 800f0ec:	f7ff fcf8 	bl	800eae0 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	f7ff ff6b 	bl	800efcc <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800f0fc:	60fb      	str	r3, [r7, #12]
  gusbcfg |= (dwc2->ghwcfg4_bm.utmi_phy_data_width ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f104:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f108:	b2db      	uxtb	r3, r3
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d002      	beq.n	800f114 <phy_hs_init+0xa6>
 800f10e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800f112:	e001      	b.n	800f118 <phy_hs_init+0xaa>
 800f114:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800f118:	68fa      	ldr	r2, [r7, #12]
 800f11a:	4313      	orrs	r3, r2
 800f11c:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	68fa      	ldr	r2, [r7, #12]
 800f122:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, dwc2->ghwcfg2_bm.hs_phy_type);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f12a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800f12e:	b2db      	uxtb	r3, r3
 800f130:	4619      	mov	r1, r3
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f7ff fcf0 	bl	800eb18 <dwc2_phy_update>

  // Set max speed
  uint32_t dcfg = dwc2->dcfg;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800f13e:	60bb      	str	r3, [r7, #8]
  dcfg &= ~DCFG_DSPD_Msk;
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	f023 0303 	bic.w	r3, r3, #3
 800f146:	60bb      	str	r3, [r7, #8]
  dcfg |= DCFG_DSPD_HS << DCFG_DSPD_Pos;

  // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
  // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
  if (dwc2->ghwcfg2_bm.hs_phy_type == HS_PHY_TYPE_ULPI) dcfg |= DCFG_XCVRDLY;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f14e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f152:	b2db      	uxtb	r3, r3
 800f154:	2b80      	cmp	r3, #128	@ 0x80
 800f156:	d103      	bne.n	800f160 <phy_hs_init+0xf2>
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f15e:	60bb      	str	r3, [r7, #8]

  dwc2->dcfg = dcfg;
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	68ba      	ldr	r2, [r7, #8]
 800f164:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
 800f168:	bf00      	nop
 800f16a:	3710      	adds	r7, #16
 800f16c:	46bd      	mov	sp, r7
 800f16e:	bd80      	pop	{r7, pc}

0800f170 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t * dwc2)
{
 800f170:	b580      	push	{r7, lr}
 800f172:	b084      	sub	sp, #16
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
#endif

  // For some reasons: GD32VF103 snpsid and all hwcfg register are always zero (skip it)
  (void) dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  uint32_t const gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f17c:	0c1b      	lsrs	r3, r3, #16
 800f17e:	041b      	lsls	r3, r3, #16
 800f180:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	4a10      	ldr	r2, [pc, #64]	@ (800f1c8 <check_dwc2+0x58>)
 800f186:	4293      	cmp	r3, r2
 800f188:	d018      	beq.n	800f1bc <check_dwc2+0x4c>
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	4a0f      	ldr	r2, [pc, #60]	@ (800f1cc <check_dwc2+0x5c>)
 800f18e:	4293      	cmp	r3, r2
 800f190:	d014      	beq.n	800f1bc <check_dwc2+0x4c>
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	4a0e      	ldr	r2, [pc, #56]	@ (800f1d0 <check_dwc2+0x60>)
 800f196:	4293      	cmp	r3, r2
 800f198:	d010      	beq.n	800f1bc <check_dwc2+0x4c>
 800f19a:	f44f 72ef 	mov.w	r2, #478	@ 0x1de
 800f19e:	490d      	ldr	r1, [pc, #52]	@ (800f1d4 <check_dwc2+0x64>)
 800f1a0:	480d      	ldr	r0, [pc, #52]	@ (800f1d8 <check_dwc2+0x68>)
 800f1a2:	f001 ffb3 	bl	801110c <iprintf>
 800f1a6:	4b0d      	ldr	r3, [pc, #52]	@ (800f1dc <check_dwc2+0x6c>)
 800f1a8:	60bb      	str	r3, [r7, #8]
 800f1aa:	68bb      	ldr	r3, [r7, #8]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	f003 0301 	and.w	r3, r3, #1
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d000      	beq.n	800f1b8 <check_dwc2+0x48>
 800f1b6:	be00      	bkpt	0x0000
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	e000      	b.n	800f1be <check_dwc2+0x4e>
#endif

  return true;
 800f1bc:	2301      	movs	r3, #1
}
 800f1be:	4618      	mov	r0, r3
 800f1c0:	3710      	adds	r7, #16
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	bd80      	pop	{r7, pc}
 800f1c6:	bf00      	nop
 800f1c8:	4f540000 	.word	0x4f540000
 800f1cc:	55310000 	.word	0x55310000
 800f1d0:	55320000 	.word	0x55320000
 800f1d4:	08035860 	.word	0x08035860
 800f1d8:	08013334 	.word	0x08013334
 800f1dc:	e000edf0 	.word	0xe000edf0

0800f1e0 <dcd_init>:

void dcd_init (uint8_t rhport)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	b084      	sub	sp, #16
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	71fb      	strb	r3, [r7, #7]
  // Programming model begins in the last section of the chapter on the USB
  // peripheral in each Reference Manual.
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800f1ea:	79fb      	ldrb	r3, [r7, #7]
 800f1ec:	4a33      	ldr	r2, [pc, #204]	@ (800f2bc <dcd_init+0xdc>)
 800f1ee:	011b      	lsls	r3, r3, #4
 800f1f0:	4413      	add	r3, r2
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	60fb      	str	r3, [r7, #12]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_VERIFY(check_dwc2(dwc2), );
 800f1f6:	68f8      	ldr	r0, [r7, #12]
 800f1f8:	f7ff ffba 	bl	800f170 <check_dwc2>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	f083 0301 	eor.w	r3, r3, #1
 800f202:	b2db      	uxtb	r3, r3
 800f204:	2b00      	cmp	r3, #0
 800f206:	d155      	bne.n	800f2b4 <dcd_init+0xd4>

  dcd_disconnect(rhport);
 800f208:	79fb      	ldrb	r3, [r7, #7]
 800f20a:	4618      	mov	r0, r3
 800f20c:	f000 f8da 	bl	800f3c4 <dcd_disconnect>

  // max number of endpoints & total_fifo_size are:
  // hw_cfg2->num_dev_ep, hw_cfg2->total_fifo_size

  if( phy_hs_supported(dwc2) )
 800f210:	68f8      	ldr	r0, [r7, #12]
 800f212:	f7ff fef8 	bl	800f006 <phy_hs_supported>
 800f216:	4603      	mov	r3, r0
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d003      	beq.n	800f224 <dcd_init+0x44>
  {
    // Highspeed
    phy_hs_init(dwc2);
 800f21c:	68f8      	ldr	r0, [r7, #12]
 800f21e:	f7ff ff26 	bl	800f06e <phy_hs_init>
 800f222:	e002      	b.n	800f22a <dcd_init+0x4a>
  }else
  {
    // core does not support highspeed or hs-phy is not present
    phy_fs_init(dwc2);
 800f224:	68f8      	ldr	r0, [r7, #12]
 800f226:	f7ff fef9 	bl	800f01c <phy_fs_init>
  }

  // Restart PHY clock
  dwc2->pcgctl &= ~(PCGCTL_STOPPCLK | PCGCTL_GATEHCLK | PCGCTL_PWRCLMP | PCGCTL_RSTPDWNMODULE);
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800f230:	f023 020f 	bic.w	r2, r3, #15
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
	 * duration in the core to account for any additional delays
	 * introduced by the PHY. This can be required, because the delay
	 * introduced by the PHY in generating the linestate condition
	 * can vary from one PHY to another.
	 */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	68db      	ldr	r3, [r3, #12]
 800f23e:	f043 0207 	orr.w	r2, r3, #7
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	60da      	str	r2, [r3, #12]

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	68db      	ldr	r3, [r3, #12]
 800f24a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800f24e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800f25e:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	601a      	str	r2, [r3, #0]

  // If USB host misbehaves during status portion of control xfer
  // (non zero-length packet), send STALL back and discard.
  dwc2->dcfg |= DCFG_NZLSOHSK;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800f26c:	f043 0204 	orr.w	r2, r3, #4
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // Clear all interrupts
  uint32_t int_mask = dwc2->gintsts;
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	695b      	ldr	r3, [r3, #20]
 800f27a:	60bb      	str	r3, [r7, #8]
  dwc2->gintsts |= int_mask;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	695a      	ldr	r2, [r3, #20]
 800f280:	68bb      	ldr	r3, [r7, #8]
 800f282:	431a      	orrs	r2, r3
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	615a      	str	r2, [r3, #20]
  int_mask = dwc2->gotgint;
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	685b      	ldr	r3, [r3, #4]
 800f28c:	60bb      	str	r3, [r7, #8]
  dwc2->gotgint |= int_mask;
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	685a      	ldr	r2, [r3, #4]
 800f292:	68bb      	ldr	r3, [r7, #8]
 800f294:	431a      	orrs	r2, r3
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	605a      	str	r2, [r3, #4]

  // Required as part of core initialization.
  // TODO: How should mode mismatch be handled? It will cause
  // the core to stop working/require reset.
  dwc2->gintmsk = GINTMSK_OTGINT   | GINTMSK_MMISM  | GINTMSK_RXFLVLM  |
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	4a08      	ldr	r2, [pc, #32]	@ (800f2c0 <dcd_init+0xe0>)
 800f29e:	619a      	str	r2, [r3, #24]
                  GINTMSK_USBSUSPM | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;

  // Enable global interrupt
  dwc2->gahbcfg |= GAHBCFG_GINT;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	689b      	ldr	r3, [r3, #8]
 800f2a4:	f043 0201 	orr.w	r2, r3, #1
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	609a      	str	r2, [r3, #8]
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gotgctl);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gusbcfg);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->dcfg);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gahbcfg);

  dcd_connect(rhport);
 800f2ac:	79fb      	ldrb	r3, [r7, #7]
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	f000 f86c 	bl	800f38c <dcd_connect>
}
 800f2b4:	3710      	adds	r7, #16
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	08035840 	.word	0x08035840
 800f2c0:	80003816 	.word	0x80003816

0800f2c4 <dcd_int_enable>:

void dcd_int_enable (uint8_t rhport)
{
 800f2c4:	b580      	push	{r7, lr}
 800f2c6:	b084      	sub	sp, #16
 800f2c8:	af00      	add	r7, sp, #0
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	71fb      	strb	r3, [r7, #7]
 800f2ce:	79fb      	ldrb	r3, [r7, #7]
 800f2d0:	73fb      	strb	r3, [r7, #15]
  NVIC_EnableIRQ((IRQn_Type)_dwc2_controller[rhport].irqnum);
 800f2d2:	7bfb      	ldrb	r3, [r7, #15]
 800f2d4:	4a06      	ldr	r2, [pc, #24]	@ (800f2f0 <dcd_int_enable+0x2c>)
 800f2d6:	011b      	lsls	r3, r3, #4
 800f2d8:	4413      	add	r3, r2
 800f2da:	3304      	adds	r3, #4
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	b25b      	sxtb	r3, r3
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	f7ff fbbb 	bl	800ea5c <__NVIC_EnableIRQ>
}
 800f2e6:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800f2e8:	bf00      	nop
 800f2ea:	3710      	adds	r7, #16
 800f2ec:	46bd      	mov	sp, r7
 800f2ee:	bd80      	pop	{r7, pc}
 800f2f0:	08035840 	.word	0x08035840

0800f2f4 <dcd_int_disable>:

void dcd_int_disable (uint8_t rhport)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b084      	sub	sp, #16
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	71fb      	strb	r3, [r7, #7]
 800f2fe:	79fb      	ldrb	r3, [r7, #7]
 800f300:	73fb      	strb	r3, [r7, #15]
  NVIC_DisableIRQ((IRQn_Type)_dwc2_controller[rhport].irqnum);
 800f302:	7bfb      	ldrb	r3, [r7, #15]
 800f304:	4a06      	ldr	r2, [pc, #24]	@ (800f320 <dcd_int_disable+0x2c>)
 800f306:	011b      	lsls	r3, r3, #4
 800f308:	4413      	add	r3, r2
 800f30a:	3304      	adds	r3, #4
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	b25b      	sxtb	r3, r3
 800f310:	4618      	mov	r0, r3
 800f312:	f7ff fbc1 	bl	800ea98 <__NVIC_DisableIRQ>
}
 800f316:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800f318:	bf00      	nop
 800f31a:	3710      	adds	r7, #16
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}
 800f320:	08035840 	.word	0x08035840

0800f324 <dcd_set_address>:

void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b084      	sub	sp, #16
 800f328:	af00      	add	r7, sp, #0
 800f32a:	4603      	mov	r3, r0
 800f32c:	460a      	mov	r2, r1
 800f32e:	71fb      	strb	r3, [r7, #7]
 800f330:	4613      	mov	r3, r2
 800f332:	71bb      	strb	r3, [r7, #6]
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800f334:	79fb      	ldrb	r3, [r7, #7]
 800f336:	4a14      	ldr	r2, [pc, #80]	@ (800f388 <dcd_set_address+0x64>)
 800f338:	011b      	lsls	r3, r3, #4
 800f33a:	4413      	add	r3, r2
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800f346:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800f34a:	79bb      	ldrb	r3, [r7, #6]
 800f34c:	011b      	lsls	r3, r3, #4
 800f34e:	431a      	orrs	r2, r3
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800f356:	2300      	movs	r3, #0
 800f358:	72fb      	strb	r3, [r7, #11]
 800f35a:	2301      	movs	r3, #1
 800f35c:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
 800f35e:	7abb      	ldrb	r3, [r7, #10]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d002      	beq.n	800f36a <dcd_set_address+0x46>
 800f364:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 800f368:	e000      	b.n	800f36c <dcd_set_address+0x48>
 800f36a:	2300      	movs	r3, #0
 800f36c:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800f370:	4313      	orrs	r3, r2
 800f372:	b25b      	sxtb	r3, r3
 800f374:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0);
 800f376:	79f8      	ldrb	r0, [r7, #7]
 800f378:	2300      	movs	r3, #0
 800f37a:	2200      	movs	r2, #0
 800f37c:	f000 f9dc 	bl	800f738 <dcd_edpt_xfer>
}
 800f380:	bf00      	nop
 800f382:	3710      	adds	r7, #16
 800f384:	46bd      	mov	sp, r7
 800f386:	bd80      	pop	{r7, pc}
 800f388:	08035840 	.word	0x08035840

0800f38c <dcd_connect>:

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport)
{
 800f38c:	b480      	push	{r7}
 800f38e:	b085      	sub	sp, #20
 800f390:	af00      	add	r7, sp, #0
 800f392:	4603      	mov	r3, r0
 800f394:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800f396:	79fb      	ldrb	r3, [r7, #7]
 800f398:	4a09      	ldr	r2, [pc, #36]	@ (800f3c0 <dcd_connect+0x34>)
 800f39a:	011b      	lsls	r3, r3, #4
 800f39c:	4413      	add	r3, r2
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	60fb      	str	r3, [r7, #12]
  dwc2->dctl &= ~DCTL_SDIS;
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800f3a8:	f023 0202 	bic.w	r2, r3, #2
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800f3b2:	bf00      	nop
 800f3b4:	3714      	adds	r7, #20
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3bc:	4770      	bx	lr
 800f3be:	bf00      	nop
 800f3c0:	08035840 	.word	0x08035840

0800f3c4 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport)
{
 800f3c4:	b480      	push	{r7}
 800f3c6:	b085      	sub	sp, #20
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800f3ce:	79fb      	ldrb	r3, [r7, #7]
 800f3d0:	4a09      	ldr	r2, [pc, #36]	@ (800f3f8 <dcd_disconnect+0x34>)
 800f3d2:	011b      	lsls	r3, r3, #4
 800f3d4:	4413      	add	r3, r2
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	60fb      	str	r3, [r7, #12]
  dwc2->dctl |= DCTL_SDIS;
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800f3e0:	f043 0202 	orr.w	r2, r3, #2
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800f3ea:	bf00      	nop
 800f3ec:	3714      	adds	r7, #20
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f4:	4770      	bx	lr
 800f3f6:	bf00      	nop
 800f3f8:	08035840 	.word	0x08035840

0800f3fc <dcd_edpt_open>:
/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open (uint8_t rhport, tusb_desc_endpoint_t const * desc_edpt)
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b08e      	sub	sp, #56	@ 0x38
 800f400:	af00      	add	r7, sp, #0
 800f402:	4603      	mov	r3, r0
 800f404:	6039      	str	r1, [r7, #0]
 800f406:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 800f408:	79fb      	ldrb	r3, [r7, #7]
 800f40a:	4a9f      	ldr	r2, [pc, #636]	@ (800f688 <dcd_edpt_open+0x28c>)
 800f40c:	011b      	lsls	r3, r3, #4
 800f40e:	4413      	add	r3, r2
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	637b      	str	r3, [r7, #52]	@ 0x34
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800f414:	79fb      	ldrb	r3, [r7, #7]
 800f416:	4a9c      	ldr	r2, [pc, #624]	@ (800f688 <dcd_edpt_open+0x28c>)
 800f418:	011b      	lsls	r3, r3, #4
 800f41a:	4413      	add	r3, r2
 800f41c:	3308      	adds	r3, #8
 800f41e:	781b      	ldrb	r3, [r3, #0]
 800f420:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  uint8_t const epnum = tu_edpt_number(desc_edpt->bEndpointAddress);
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	789b      	ldrb	r3, [r3, #2]
 800f428:	75bb      	strb	r3, [r7, #22]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800f42a:	7dbb      	ldrb	r3, [r7, #22]
 800f42c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f430:	b2db      	uxtb	r3, r3
 800f432:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  uint8_t const dir   = tu_edpt_dir(desc_edpt->bEndpointAddress);
 800f436:	683b      	ldr	r3, [r7, #0]
 800f438:	789b      	ldrb	r3, [r3, #2]
 800f43a:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f43c:	7dfb      	ldrb	r3, [r7, #23]
 800f43e:	09db      	lsrs	r3, r3, #7
 800f440:	b2db      	uxtb	r3, r3
 800f442:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800f446:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800f44a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f44e:	429a      	cmp	r2, r3
 800f450:	d310      	bcc.n	800f474 <dcd_edpt_open+0x78>
 800f452:	f240 2282 	movw	r2, #642	@ 0x282
 800f456:	498d      	ldr	r1, [pc, #564]	@ (800f68c <dcd_edpt_open+0x290>)
 800f458:	488d      	ldr	r0, [pc, #564]	@ (800f690 <dcd_edpt_open+0x294>)
 800f45a:	f001 fe57 	bl	801110c <iprintf>
 800f45e:	4b8d      	ldr	r3, [pc, #564]	@ (800f694 <dcd_edpt_open+0x298>)
 800f460:	61bb      	str	r3, [r7, #24]
 800f462:	69bb      	ldr	r3, [r7, #24]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	f003 0301 	and.w	r3, r3, #1
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d000      	beq.n	800f470 <dcd_edpt_open+0x74>
 800f46e:	be00      	bkpt	0x0000
 800f470:	2300      	movs	r3, #0
 800f472:	e105      	b.n	800f680 <dcd_edpt_open+0x284>

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
 800f474:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800f478:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800f47c:	0052      	lsls	r2, r2, #1
 800f47e:	4413      	add	r3, r2
 800f480:	011b      	lsls	r3, r3, #4
 800f482:	4a85      	ldr	r2, [pc, #532]	@ (800f698 <dcd_edpt_open+0x29c>)
 800f484:	4413      	add	r3, r2
 800f486:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f488:	683b      	ldr	r3, [r7, #0]
 800f48a:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	889b      	ldrh	r3, [r3, #4]
 800f490:	b29b      	uxth	r3, r3
 800f492:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f496:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 800f498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f49a:	815a      	strh	r2, [r3, #10]
  xfer->interval = desc_edpt->bInterval;
 800f49c:	683b      	ldr	r3, [r7, #0]
 800f49e:	799a      	ldrb	r2, [r3, #6]
 800f4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4a2:	731a      	strb	r2, [r3, #12]

  uint16_t const fifo_size = tu_div_ceil(xfer->max_size, 4);
 800f4a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4a6:	895b      	ldrh	r3, [r3, #10]
 800f4a8:	613b      	str	r3, [r7, #16]
 800f4aa:	2304      	movs	r3, #4
 800f4ac:	60fb      	str	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return (v + d -1)/d; }
 800f4ae:	693a      	ldr	r2, [r7, #16]
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	4413      	add	r3, r2
 800f4b4:	1e5a      	subs	r2, r3, #1
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4bc:	857b      	strh	r3, [r7, #42]	@ 0x2a

  if(dir == TUSB_DIR_OUT)
 800f4be:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d165      	bne.n	800f592 <dcd_edpt_open+0x196>
  {
    // Calculate required size of RX FIFO
    uint16_t const sz = calc_grxfsiz(4*fifo_size, ep_count);
 800f4c6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f4c8:	009b      	lsls	r3, r3, #2
 800f4ca:	b29b      	uxth	r3, r3
 800f4cc:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800f4d0:	4611      	mov	r1, r2
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	f7ff fb96 	bl	800ec04 <calc_grxfsiz>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	847b      	strh	r3, [r7, #34]	@ 0x22

    // If size_rx needs to be extended check if possible and if so enlarge it
    if (dwc2->grxfsiz < sz)
 800f4dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f4e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	d221      	bcs.n	800f52a <dcd_edpt_open+0x12e>
    {
      TU_ASSERT(sz + _allocated_fifo_words_tx <= _dwc2_controller[rhport].ep_fifo_size/4);
 800f4e6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f4e8:	4a6c      	ldr	r2, [pc, #432]	@ (800f69c <dcd_edpt_open+0x2a0>)
 800f4ea:	8812      	ldrh	r2, [r2, #0]
 800f4ec:	4413      	add	r3, r2
 800f4ee:	4619      	mov	r1, r3
 800f4f0:	79fb      	ldrb	r3, [r7, #7]
 800f4f2:	4a65      	ldr	r2, [pc, #404]	@ (800f688 <dcd_edpt_open+0x28c>)
 800f4f4:	011b      	lsls	r3, r3, #4
 800f4f6:	4413      	add	r3, r2
 800f4f8:	330c      	adds	r3, #12
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	089b      	lsrs	r3, r3, #2
 800f4fe:	4299      	cmp	r1, r3
 800f500:	d910      	bls.n	800f524 <dcd_edpt_open+0x128>
 800f502:	f240 2292 	movw	r2, #658	@ 0x292
 800f506:	4961      	ldr	r1, [pc, #388]	@ (800f68c <dcd_edpt_open+0x290>)
 800f508:	4861      	ldr	r0, [pc, #388]	@ (800f690 <dcd_edpt_open+0x294>)
 800f50a:	f001 fdff 	bl	801110c <iprintf>
 800f50e:	4b61      	ldr	r3, [pc, #388]	@ (800f694 <dcd_edpt_open+0x298>)
 800f510:	61fb      	str	r3, [r7, #28]
 800f512:	69fb      	ldr	r3, [r7, #28]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	f003 0301 	and.w	r3, r3, #1
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d000      	beq.n	800f520 <dcd_edpt_open+0x124>
 800f51e:	be00      	bkpt	0x0000
 800f520:	2300      	movs	r3, #0
 800f522:	e0ad      	b.n	800f680 <dcd_edpt_open+0x284>

      // Enlarge RX FIFO
      dwc2->grxfsiz = sz;
 800f524:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f528:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    dwc2->epout[epnum].doepctl |= (1 << DOEPCTL_USBAEP_Pos) |
 800f52a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f52e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f530:	3358      	adds	r3, #88	@ 0x58
 800f532:	015b      	lsls	r3, r3, #5
 800f534:	4413      	add	r3, r2
 800f536:	681a      	ldr	r2, [r3, #0]
                                  (desc_edpt->bmAttributes.xfer << DOEPCTL_EPTYP_Pos) |
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	78db      	ldrb	r3, [r3, #3]
 800f53c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f540:	b2db      	uxtb	r3, r3
 800f542:	049b      	lsls	r3, r3, #18
                                  (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DOEPCTL_SD0PID_SEVNFRM : 0) |
 800f544:	6839      	ldr	r1, [r7, #0]
 800f546:	78c9      	ldrb	r1, [r1, #3]
 800f548:	f001 0103 	and.w	r1, r1, #3
 800f54c:	b2c9      	uxtb	r1, r1
 800f54e:	2901      	cmp	r1, #1
 800f550:	d002      	beq.n	800f558 <dcd_edpt_open+0x15c>
 800f552:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800f556:	e000      	b.n	800f55a <dcd_edpt_open+0x15e>
 800f558:	2100      	movs	r1, #0
                                  (desc_edpt->bmAttributes.xfer << DOEPCTL_EPTYP_Pos) |
 800f55a:	430b      	orrs	r3, r1
                                  (xfer->max_size << DOEPCTL_MPSIZ_Pos);
 800f55c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f55e:	8949      	ldrh	r1, [r1, #10]
                                  (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DOEPCTL_SD0PID_SEVNFRM : 0) |
 800f560:	430b      	orrs	r3, r1
    dwc2->epout[epnum].doepctl |= (1 << DOEPCTL_USBAEP_Pos) |
 800f562:	431a      	orrs	r2, r3
 800f564:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f568:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f56c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f56e:	3358      	adds	r3, #88	@ 0x58
 800f570:	015b      	lsls	r3, r3, #5
 800f572:	440b      	add	r3, r1
 800f574:	601a      	str	r2, [r3, #0]

    dwc2->daintmsk |= TU_BIT(DAINTMSK_OEPM_Pos + epnum);
 800f576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f578:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800f57c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f580:	3310      	adds	r3, #16
 800f582:	2101      	movs	r1, #1
 800f584:	fa01 f303 	lsl.w	r3, r1, r3
 800f588:	431a      	orrs	r2, r3
 800f58a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f58c:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
 800f590:	e075      	b.n	800f67e <dcd_edpt_open+0x282>
    //
    // In FIFO is allocated by following rules:
    // - IN EP 1 gets FIFO 1, IN EP "n" gets FIFO "n".

    // Check if free space is available
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + dwc2->grxfsiz <= _dwc2_controller[rhport].ep_fifo_size/4);
 800f592:	4b42      	ldr	r3, [pc, #264]	@ (800f69c <dcd_edpt_open+0x2a0>)
 800f594:	881b      	ldrh	r3, [r3, #0]
 800f596:	461a      	mov	r2, r3
 800f598:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f59a:	4413      	add	r3, r2
 800f59c:	461a      	mov	r2, r3
 800f59e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5a2:	441a      	add	r2, r3
 800f5a4:	79fb      	ldrb	r3, [r7, #7]
 800f5a6:	4938      	ldr	r1, [pc, #224]	@ (800f688 <dcd_edpt_open+0x28c>)
 800f5a8:	011b      	lsls	r3, r3, #4
 800f5aa:	440b      	add	r3, r1
 800f5ac:	330c      	adds	r3, #12
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	089b      	lsrs	r3, r3, #2
 800f5b2:	429a      	cmp	r2, r3
 800f5b4:	d910      	bls.n	800f5d8 <dcd_edpt_open+0x1dc>
 800f5b6:	f240 22b7 	movw	r2, #695	@ 0x2b7
 800f5ba:	4934      	ldr	r1, [pc, #208]	@ (800f68c <dcd_edpt_open+0x290>)
 800f5bc:	4834      	ldr	r0, [pc, #208]	@ (800f690 <dcd_edpt_open+0x294>)
 800f5be:	f001 fda5 	bl	801110c <iprintf>
 800f5c2:	4b34      	ldr	r3, [pc, #208]	@ (800f694 <dcd_edpt_open+0x298>)
 800f5c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	f003 0301 	and.w	r3, r3, #1
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d000      	beq.n	800f5d4 <dcd_edpt_open+0x1d8>
 800f5d2:	be00      	bkpt	0x0000
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	e053      	b.n	800f680 <dcd_edpt_open+0x284>

    _allocated_fifo_words_tx += fifo_size;
 800f5d8:	4b30      	ldr	r3, [pc, #192]	@ (800f69c <dcd_edpt_open+0x2a0>)
 800f5da:	881a      	ldrh	r2, [r3, #0]
 800f5dc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f5de:	4413      	add	r3, r2
 800f5e0:	b29a      	uxth	r2, r3
 800f5e2:	4b2e      	ldr	r3, [pc, #184]	@ (800f69c <dcd_edpt_open+0x2a0>)
 800f5e4:	801a      	strh	r2, [r3, #0]

    TU_LOG(DWC2_DEBUG, "    Allocated %u bytes at offset %lu", fifo_size*4, _dwc2_controller[rhport].ep_fifo_size-_allocated_fifo_words_tx*4);

    // DIEPTXF starts at FIFO #1.
    // Both TXFD and TXSA are in unit of 32-bit words.
    dwc2->dieptxf[epnum - 1] = (fifo_size << DIEPTXF_INEPTXFD_Pos) | (_dwc2_controller[rhport].ep_fifo_size/4 - _allocated_fifo_words_tx);
 800f5e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f5e8:	0419      	lsls	r1, r3, #16
 800f5ea:	79fb      	ldrb	r3, [r7, #7]
 800f5ec:	4a26      	ldr	r2, [pc, #152]	@ (800f688 <dcd_edpt_open+0x28c>)
 800f5ee:	011b      	lsls	r3, r3, #4
 800f5f0:	4413      	add	r3, r2
 800f5f2:	330c      	adds	r3, #12
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	089b      	lsrs	r3, r3, #2
 800f5f8:	4a28      	ldr	r2, [pc, #160]	@ (800f69c <dcd_edpt_open+0x2a0>)
 800f5fa:	8812      	ldrh	r2, [r2, #0]
 800f5fc:	1a9a      	subs	r2, r3, r2
 800f5fe:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f602:	3b01      	subs	r3, #1
 800f604:	430a      	orrs	r2, r1
 800f606:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f608:	3340      	adds	r3, #64	@ 0x40
 800f60a:	009b      	lsls	r3, r3, #2
 800f60c:	440b      	add	r3, r1
 800f60e:	605a      	str	r2, [r3, #4]

    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 800f610:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f614:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f616:	3348      	adds	r3, #72	@ 0x48
 800f618:	015b      	lsls	r3, r3, #5
 800f61a:	4413      	add	r3, r2
 800f61c:	6819      	ldr	r1, [r3, #0]
                                 (epnum << DIEPCTL_TXFNUM_Pos) |
 800f61e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f622:	059b      	lsls	r3, r3, #22
    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 800f624:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
                                 (desc_edpt->bmAttributes.xfer << DIEPCTL_EPTYP_Pos) |
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	78db      	ldrb	r3, [r3, #3]
 800f62c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f630:	b2db      	uxtb	r3, r3
 800f632:	049b      	lsls	r3, r3, #18
                                 (epnum << DIEPCTL_TXFNUM_Pos) |
 800f634:	4313      	orrs	r3, r2
 800f636:	461a      	mov	r2, r3
                                 (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DIEPCTL_SD0PID_SEVNFRM : 0) |
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	78db      	ldrb	r3, [r3, #3]
 800f63c:	f003 0303 	and.w	r3, r3, #3
 800f640:	b2db      	uxtb	r3, r3
 800f642:	2b01      	cmp	r3, #1
 800f644:	d002      	beq.n	800f64c <dcd_edpt_open+0x250>
 800f646:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800f64a:	e000      	b.n	800f64e <dcd_edpt_open+0x252>
 800f64c:	2300      	movs	r3, #0
                                 (desc_edpt->bmAttributes.xfer << DIEPCTL_EPTYP_Pos) |
 800f64e:	4313      	orrs	r3, r2
                                 (xfer->max_size << DIEPCTL_MPSIZ_Pos);
 800f650:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f652:	8952      	ldrh	r2, [r2, #10]
                                 (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DIEPCTL_SD0PID_SEVNFRM : 0) |
 800f654:	431a      	orrs	r2, r3
    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 800f656:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f65a:	430a      	orrs	r2, r1
 800f65c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f65e:	3348      	adds	r3, #72	@ 0x48
 800f660:	015b      	lsls	r3, r3, #5
 800f662:	440b      	add	r3, r1
 800f664:	601a      	str	r2, [r3, #0]

    dwc2->daintmsk |= (1 << (DAINTMSK_IEPM_Pos + epnum));
 800f666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f668:	f8d3 381c 	ldr.w	r3, [r3, #2076]	@ 0x81c
 800f66c:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800f670:	2101      	movs	r1, #1
 800f672:	fa01 f202 	lsl.w	r2, r1, r2
 800f676:	431a      	orrs	r2, r3
 800f678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f67a:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  }

  return true;
 800f67e:	2301      	movs	r3, #1
}
 800f680:	4618      	mov	r0, r3
 800f682:	3738      	adds	r7, #56	@ 0x38
 800f684:	46bd      	mov	sp, r7
 800f686:	bd80      	pop	{r7, pc}
 800f688:	08035840 	.word	0x08035840
 800f68c:	0803586c 	.word	0x0803586c
 800f690:	08013334 	.word	0x08013334
 800f694:	e000edf0 	.word	0xe000edf0
 800f698:	20005158 	.word	0x20005158
 800f69c:	2000527c 	.word	0x2000527c

0800f6a0 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all (uint8_t rhport)
{
 800f6a0:	b480      	push	{r7}
 800f6a2:	b087      	sub	sp, #28
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 800f6aa:	79fb      	ldrb	r3, [r7, #7]
 800f6ac:	4a1f      	ldr	r2, [pc, #124]	@ (800f72c <dcd_edpt_close_all+0x8c>)
 800f6ae:	011b      	lsls	r3, r3, #4
 800f6b0:	4413      	add	r3, r2
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800f6b6:	79fb      	ldrb	r3, [r7, #7]
 800f6b8:	4a1c      	ldr	r2, [pc, #112]	@ (800f72c <dcd_edpt_close_all+0x8c>)
 800f6ba:	011b      	lsls	r3, r3, #4
 800f6bc:	4413      	add	r3, r2
 800f6be:	3308      	adds	r3, #8
 800f6c0:	781b      	ldrb	r3, [r3, #0]
 800f6c2:	73fb      	strb	r3, [r7, #15]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800f6c4:	693b      	ldr	r3, [r7, #16]
 800f6c6:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800f6ca:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for(uint8_t n = 1; n < ep_count; n++)
 800f6ce:	2301      	movs	r3, #1
 800f6d0:	75fb      	strb	r3, [r7, #23]
 800f6d2:	e01e      	b.n	800f712 <dcd_edpt_close_all+0x72>
  {
    // disable OUT endpoint
    dwc2->epout[n].doepctl = 0;
 800f6d4:	7dfb      	ldrb	r3, [r7, #23]
 800f6d6:	693a      	ldr	r2, [r7, #16]
 800f6d8:	3358      	adds	r3, #88	@ 0x58
 800f6da:	015b      	lsls	r3, r3, #5
 800f6dc:	4413      	add	r3, r2
 800f6de:	2200      	movs	r2, #0
 800f6e0:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 800f6e2:	7dfb      	ldrb	r3, [r7, #23]
 800f6e4:	4a12      	ldr	r2, [pc, #72]	@ (800f730 <dcd_edpt_close_all+0x90>)
 800f6e6:	015b      	lsls	r3, r3, #5
 800f6e8:	4413      	add	r3, r2
 800f6ea:	330a      	adds	r3, #10
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	801a      	strh	r2, [r3, #0]

    // disable IN endpoint
    dwc2->epin[n].diepctl = 0;
 800f6f0:	7dfb      	ldrb	r3, [r7, #23]
 800f6f2:	693a      	ldr	r2, [r7, #16]
 800f6f4:	3348      	adds	r3, #72	@ 0x48
 800f6f6:	015b      	lsls	r3, r3, #5
 800f6f8:	4413      	add	r3, r2
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 800f6fe:	7dfb      	ldrb	r3, [r7, #23]
 800f700:	4a0b      	ldr	r2, [pc, #44]	@ (800f730 <dcd_edpt_close_all+0x90>)
 800f702:	015b      	lsls	r3, r3, #5
 800f704:	4413      	add	r3, r2
 800f706:	331a      	adds	r3, #26
 800f708:	2200      	movs	r2, #0
 800f70a:	801a      	strh	r2, [r3, #0]
  for(uint8_t n = 1; n < ep_count; n++)
 800f70c:	7dfb      	ldrb	r3, [r7, #23]
 800f70e:	3301      	adds	r3, #1
 800f710:	75fb      	strb	r3, [r7, #23]
 800f712:	7dfa      	ldrb	r2, [r7, #23]
 800f714:	7bfb      	ldrb	r3, [r7, #15]
 800f716:	429a      	cmp	r2, r3
 800f718:	d3dc      	bcc.n	800f6d4 <dcd_edpt_close_all+0x34>
  }

  // reset allocated fifo IN
  _allocated_fifo_words_tx = 16;
 800f71a:	4b06      	ldr	r3, [pc, #24]	@ (800f734 <dcd_edpt_close_all+0x94>)
 800f71c:	2210      	movs	r2, #16
 800f71e:	801a      	strh	r2, [r3, #0]
}
 800f720:	bf00      	nop
 800f722:	371c      	adds	r7, #28
 800f724:	46bd      	mov	sp, r7
 800f726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f72a:	4770      	bx	lr
 800f72c:	08035840 	.word	0x08035840
 800f730:	20005158 	.word	0x20005158
 800f734:	2000527c 	.word	0x2000527c

0800f738 <dcd_edpt_xfer>:

bool dcd_edpt_xfer (uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 800f738:	b590      	push	{r4, r7, lr}
 800f73a:	b089      	sub	sp, #36	@ 0x24
 800f73c:	af02      	add	r7, sp, #8
 800f73e:	603a      	str	r2, [r7, #0]
 800f740:	461a      	mov	r2, r3
 800f742:	4603      	mov	r3, r0
 800f744:	71fb      	strb	r3, [r7, #7]
 800f746:	460b      	mov	r3, r1
 800f748:	71bb      	strb	r3, [r7, #6]
 800f74a:	4613      	mov	r3, r2
 800f74c:	80bb      	strh	r3, [r7, #4]
 800f74e:	79bb      	ldrb	r3, [r7, #6]
 800f750:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800f752:	7b3b      	ldrb	r3, [r7, #12]
 800f754:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f758:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f75a:	757b      	strb	r3, [r7, #21]
 800f75c:	79bb      	ldrb	r3, [r7, #6]
 800f75e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f760:	7b7b      	ldrb	r3, [r7, #13]
 800f762:	09db      	lsrs	r3, r3, #7
 800f764:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800f766:	753b      	strb	r3, [r7, #20]

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
 800f768:	7d7a      	ldrb	r2, [r7, #21]
 800f76a:	7d3b      	ldrb	r3, [r7, #20]
 800f76c:	0052      	lsls	r2, r2, #1
 800f76e:	4413      	add	r3, r2
 800f770:	011b      	lsls	r3, r3, #4
 800f772:	4a23      	ldr	r2, [pc, #140]	@ (800f800 <dcd_edpt_xfer+0xc8>)
 800f774:	4413      	add	r3, r2
 800f776:	613b      	str	r3, [r7, #16]
  xfer->buffer      = buffer;
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	683a      	ldr	r2, [r7, #0]
 800f77c:	601a      	str	r2, [r3, #0]
  xfer->ff          = NULL;
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	2200      	movs	r2, #0
 800f782:	605a      	str	r2, [r3, #4]
  xfer->total_len   = total_bytes;
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	88ba      	ldrh	r2, [r7, #4]
 800f788:	811a      	strh	r2, [r3, #8]

  // EP0 can only handle one packet
  if(epnum == 0)
 800f78a:	7d7b      	ldrb	r3, [r7, #21]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d110      	bne.n	800f7b2 <dcd_edpt_xfer+0x7a>
  {
    ep0_pending[dir] = total_bytes;
 800f790:	7d3b      	ldrb	r3, [r7, #20]
 800f792:	491c      	ldr	r1, [pc, #112]	@ (800f804 <dcd_edpt_xfer+0xcc>)
 800f794:	88ba      	ldrh	r2, [r7, #4]
 800f796:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Schedule the first transaction for EP0 transfer
    edpt_schedule_packets(rhport, epnum, dir, 1, ep0_pending[dir]);
 800f79a:	7d3b      	ldrb	r3, [r7, #20]
 800f79c:	4a19      	ldr	r2, [pc, #100]	@ (800f804 <dcd_edpt_xfer+0xcc>)
 800f79e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f7a2:	7d3a      	ldrb	r2, [r7, #20]
 800f7a4:	7d79      	ldrb	r1, [r7, #21]
 800f7a6:	79f8      	ldrb	r0, [r7, #7]
 800f7a8:	9300      	str	r3, [sp, #0]
 800f7aa:	2301      	movs	r3, #1
 800f7ac:	f7ff fb16 	bl	800eddc <edpt_schedule_packets>
 800f7b0:	e020      	b.n	800f7f4 <dcd_edpt_xfer+0xbc>
  }
  else
  {
    uint16_t num_packets = (total_bytes / xfer->max_size);
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	895b      	ldrh	r3, [r3, #10]
 800f7b6:	88ba      	ldrh	r2, [r7, #4]
 800f7b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f7bc:	82fb      	strh	r3, [r7, #22]
    uint16_t const short_packet_size = total_bytes % xfer->max_size;
 800f7be:	693b      	ldr	r3, [r7, #16]
 800f7c0:	895a      	ldrh	r2, [r3, #10]
 800f7c2:	88bb      	ldrh	r3, [r7, #4]
 800f7c4:	fbb3 f1f2 	udiv	r1, r3, r2
 800f7c8:	fb01 f202 	mul.w	r2, r1, r2
 800f7cc:	1a9b      	subs	r3, r3, r2
 800f7ce:	81fb      	strh	r3, [r7, #14]

    // Zero-size packet is special case.
    if ( (short_packet_size > 0) || (total_bytes == 0) ) num_packets++;
 800f7d0:	89fb      	ldrh	r3, [r7, #14]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d102      	bne.n	800f7dc <dcd_edpt_xfer+0xa4>
 800f7d6:	88bb      	ldrh	r3, [r7, #4]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d102      	bne.n	800f7e2 <dcd_edpt_xfer+0xaa>
 800f7dc:	8afb      	ldrh	r3, [r7, #22]
 800f7de:	3301      	adds	r3, #1
 800f7e0:	82fb      	strh	r3, [r7, #22]

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);
 800f7e2:	8afc      	ldrh	r4, [r7, #22]
 800f7e4:	7d3a      	ldrb	r2, [r7, #20]
 800f7e6:	7d79      	ldrb	r1, [r7, #21]
 800f7e8:	79f8      	ldrb	r0, [r7, #7]
 800f7ea:	88bb      	ldrh	r3, [r7, #4]
 800f7ec:	9300      	str	r3, [sp, #0]
 800f7ee:	4623      	mov	r3, r4
 800f7f0:	f7ff faf4 	bl	800eddc <edpt_schedule_packets>
  }

  return true;
 800f7f4:	2301      	movs	r3, #1
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	371c      	adds	r7, #28
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	bd90      	pop	{r4, r7, pc}
 800f7fe:	bf00      	nop
 800f800:	20005158 	.word	0x20005158
 800f804:	20005278 	.word	0x20005278

0800f808 <dcd_edpt_disable>:

  return true;
}

static void dcd_edpt_disable (uint8_t rhport, uint8_t ep_addr, bool stall)
{
 800f808:	b480      	push	{r7}
 800f80a:	b089      	sub	sp, #36	@ 0x24
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	4603      	mov	r3, r0
 800f810:	71fb      	strb	r3, [r7, #7]
 800f812:	460b      	mov	r3, r1
 800f814:	71bb      	strb	r3, [r7, #6]
 800f816:	4613      	mov	r3, r2
 800f818:	717b      	strb	r3, [r7, #5]
  (void) rhport;

  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800f81a:	79fb      	ldrb	r3, [r7, #7]
 800f81c:	4a6e      	ldr	r2, [pc, #440]	@ (800f9d8 <dcd_edpt_disable+0x1d0>)
 800f81e:	011b      	lsls	r3, r3, #4
 800f820:	4413      	add	r3, r2
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	61fb      	str	r3, [r7, #28]
 800f826:	79bb      	ldrb	r3, [r7, #6]
 800f828:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800f82a:	7bbb      	ldrb	r3, [r7, #14]
 800f82c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f830:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f832:	76fb      	strb	r3, [r7, #27]
 800f834:	79bb      	ldrb	r3, [r7, #6]
 800f836:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f838:	7bfb      	ldrb	r3, [r7, #15]
 800f83a:	09db      	lsrs	r3, r3, #7
 800f83c:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800f83e:	76bb      	strb	r3, [r7, #26]

  if ( dir == TUSB_DIR_IN )
 800f840:	7ebb      	ldrb	r3, [r7, #26]
 800f842:	2b01      	cmp	r3, #1
 800f844:	d167      	bne.n	800f916 <dcd_edpt_disable+0x10e>
  {
    dwc2_epin_t* epin = dwc2->epin;
 800f846:	69fb      	ldr	r3, [r7, #28]
 800f848:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f84c:	613b      	str	r3, [r7, #16]

    // Only disable currently enabled non-control endpoint
    if ( (epnum == 0) || !(epin[epnum].diepctl & DIEPCTL_EPENA) )
 800f84e:	7efb      	ldrb	r3, [r7, #27]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d006      	beq.n	800f862 <dcd_edpt_disable+0x5a>
 800f854:	7efb      	ldrb	r3, [r7, #27]
 800f856:	015b      	lsls	r3, r3, #5
 800f858:	693a      	ldr	r2, [r7, #16]
 800f85a:	4413      	add	r3, r2
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	db13      	blt.n	800f88a <dcd_edpt_disable+0x82>
    {
      epin[epnum].diepctl |= DIEPCTL_SNAK | (stall ? DIEPCTL_STALL : 0);
 800f862:	7efb      	ldrb	r3, [r7, #27]
 800f864:	015b      	lsls	r3, r3, #5
 800f866:	693a      	ldr	r2, [r7, #16]
 800f868:	4413      	add	r3, r2
 800f86a:	681a      	ldr	r2, [r3, #0]
 800f86c:	797b      	ldrb	r3, [r7, #5]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d002      	beq.n	800f878 <dcd_edpt_disable+0x70>
 800f872:	f04f 6102 	mov.w	r1, #136314880	@ 0x8200000
 800f876:	e001      	b.n	800f87c <dcd_edpt_disable+0x74>
 800f878:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800f87c:	7efb      	ldrb	r3, [r7, #27]
 800f87e:	015b      	lsls	r3, r3, #5
 800f880:	6938      	ldr	r0, [r7, #16]
 800f882:	4403      	add	r3, r0
 800f884:	430a      	orrs	r2, r1
 800f886:	601a      	str	r2, [r3, #0]
 800f888:	e037      	b.n	800f8fa <dcd_edpt_disable+0xf2>
    }
    else
    {
      // Stop transmitting packets and NAK IN xfers.
      epin[epnum].diepctl |= DIEPCTL_SNAK;
 800f88a:	7efb      	ldrb	r3, [r7, #27]
 800f88c:	015b      	lsls	r3, r3, #5
 800f88e:	693a      	ldr	r2, [r7, #16]
 800f890:	4413      	add	r3, r2
 800f892:	681a      	ldr	r2, [r3, #0]
 800f894:	7efb      	ldrb	r3, [r7, #27]
 800f896:	015b      	lsls	r3, r3, #5
 800f898:	6939      	ldr	r1, [r7, #16]
 800f89a:	440b      	add	r3, r1
 800f89c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800f8a0:	601a      	str	r2, [r3, #0]
      while ( (epin[epnum].diepint & DIEPINT_INEPNE) == 0 ) {}
 800f8a2:	bf00      	nop
 800f8a4:	7efb      	ldrb	r3, [r7, #27]
 800f8a6:	015b      	lsls	r3, r3, #5
 800f8a8:	693a      	ldr	r2, [r7, #16]
 800f8aa:	4413      	add	r3, r2
 800f8ac:	689b      	ldr	r3, [r3, #8]
 800f8ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d0f6      	beq.n	800f8a4 <dcd_edpt_disable+0x9c>

      // Disable the endpoint.
      epin[epnum].diepctl |= DIEPCTL_EPDIS | (stall ? DIEPCTL_STALL : 0);
 800f8b6:	7efb      	ldrb	r3, [r7, #27]
 800f8b8:	015b      	lsls	r3, r3, #5
 800f8ba:	693a      	ldr	r2, [r7, #16]
 800f8bc:	4413      	add	r3, r2
 800f8be:	681a      	ldr	r2, [r3, #0]
 800f8c0:	797b      	ldrb	r3, [r7, #5]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d001      	beq.n	800f8ca <dcd_edpt_disable+0xc2>
 800f8c6:	4945      	ldr	r1, [pc, #276]	@ (800f9dc <dcd_edpt_disable+0x1d4>)
 800f8c8:	e001      	b.n	800f8ce <dcd_edpt_disable+0xc6>
 800f8ca:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800f8ce:	7efb      	ldrb	r3, [r7, #27]
 800f8d0:	015b      	lsls	r3, r3, #5
 800f8d2:	6938      	ldr	r0, [r7, #16]
 800f8d4:	4403      	add	r3, r0
 800f8d6:	430a      	orrs	r2, r1
 800f8d8:	601a      	str	r2, [r3, #0]
      while ( (epin[epnum].diepint & DIEPINT_EPDISD_Msk) == 0 ) {}
 800f8da:	bf00      	nop
 800f8dc:	7efb      	ldrb	r3, [r7, #27]
 800f8de:	015b      	lsls	r3, r3, #5
 800f8e0:	693a      	ldr	r2, [r7, #16]
 800f8e2:	4413      	add	r3, r2
 800f8e4:	689b      	ldr	r3, [r3, #8]
 800f8e6:	f003 0302 	and.w	r3, r3, #2
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d0f6      	beq.n	800f8dc <dcd_edpt_disable+0xd4>

      epin[epnum].diepint = DIEPINT_EPDISD;
 800f8ee:	7efb      	ldrb	r3, [r7, #27]
 800f8f0:	015b      	lsls	r3, r3, #5
 800f8f2:	693a      	ldr	r2, [r7, #16]
 800f8f4:	4413      	add	r3, r2
 800f8f6:	2202      	movs	r2, #2
 800f8f8:	609a      	str	r2, [r3, #8]
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dwc2->grstctl = ((epnum << GRSTCTL_TXFNUM_Pos) | GRSTCTL_TXFFLSH);
 800f8fa:	7efb      	ldrb	r3, [r7, #27]
 800f8fc:	019b      	lsls	r3, r3, #6
 800f8fe:	f043 0220 	orr.w	r2, r3, #32
 800f902:	69fb      	ldr	r3, [r7, #28]
 800f904:	611a      	str	r2, [r3, #16]
    while ( (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk) != 0 ) {}
 800f906:	bf00      	nop
 800f908:	69fb      	ldr	r3, [r7, #28]
 800f90a:	691b      	ldr	r3, [r3, #16]
 800f90c:	f003 0320 	and.w	r3, r3, #32
 800f910:	2b00      	cmp	r3, #0
 800f912:	d1f9      	bne.n	800f908 <dcd_edpt_disable+0x100>

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
    }
  }
}
 800f914:	e059      	b.n	800f9ca <dcd_edpt_disable+0x1c2>
    dwc2_epout_t* epout = dwc2->epout;
 800f916:	69fb      	ldr	r3, [r7, #28]
 800f918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f91c:	617b      	str	r3, [r7, #20]
    if ( (epnum == 0) || !(epout[epnum].doepctl & DOEPCTL_EPENA) )
 800f91e:	7efb      	ldrb	r3, [r7, #27]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d006      	beq.n	800f932 <dcd_edpt_disable+0x12a>
 800f924:	7efb      	ldrb	r3, [r7, #27]
 800f926:	015b      	lsls	r3, r3, #5
 800f928:	697a      	ldr	r2, [r7, #20]
 800f92a:	4413      	add	r3, r2
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	db12      	blt.n	800f958 <dcd_edpt_disable+0x150>
      epout[epnum].doepctl |= stall ? DOEPCTL_STALL : 0;
 800f932:	7efb      	ldrb	r3, [r7, #27]
 800f934:	015b      	lsls	r3, r3, #5
 800f936:	697a      	ldr	r2, [r7, #20]
 800f938:	4413      	add	r3, r2
 800f93a:	681a      	ldr	r2, [r3, #0]
 800f93c:	797b      	ldrb	r3, [r7, #5]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d002      	beq.n	800f948 <dcd_edpt_disable+0x140>
 800f942:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f946:	e000      	b.n	800f94a <dcd_edpt_disable+0x142>
 800f948:	2100      	movs	r1, #0
 800f94a:	7efb      	ldrb	r3, [r7, #27]
 800f94c:	015b      	lsls	r3, r3, #5
 800f94e:	6978      	ldr	r0, [r7, #20]
 800f950:	4403      	add	r3, r0
 800f952:	430a      	orrs	r2, r1
 800f954:	601a      	str	r2, [r3, #0]
}
 800f956:	e038      	b.n	800f9ca <dcd_edpt_disable+0x1c2>
      dwc2->dctl |= DCTL_SGONAK;
 800f958:	69fb      	ldr	r3, [r7, #28]
 800f95a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800f95e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800f962:	69fb      	ldr	r3, [r7, #28]
 800f964:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ( (dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0 ) {}
 800f968:	bf00      	nop
 800f96a:	69fb      	ldr	r3, [r7, #28]
 800f96c:	695b      	ldr	r3, [r3, #20]
 800f96e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f972:	2b00      	cmp	r3, #0
 800f974:	d0f9      	beq.n	800f96a <dcd_edpt_disable+0x162>
      epout[epnum].doepctl |= DOEPCTL_EPDIS | (stall ? DOEPCTL_STALL : 0);
 800f976:	7efb      	ldrb	r3, [r7, #27]
 800f978:	015b      	lsls	r3, r3, #5
 800f97a:	697a      	ldr	r2, [r7, #20]
 800f97c:	4413      	add	r3, r2
 800f97e:	681a      	ldr	r2, [r3, #0]
 800f980:	797b      	ldrb	r3, [r7, #5]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d001      	beq.n	800f98a <dcd_edpt_disable+0x182>
 800f986:	4915      	ldr	r1, [pc, #84]	@ (800f9dc <dcd_edpt_disable+0x1d4>)
 800f988:	e001      	b.n	800f98e <dcd_edpt_disable+0x186>
 800f98a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800f98e:	7efb      	ldrb	r3, [r7, #27]
 800f990:	015b      	lsls	r3, r3, #5
 800f992:	6978      	ldr	r0, [r7, #20]
 800f994:	4403      	add	r3, r0
 800f996:	430a      	orrs	r2, r1
 800f998:	601a      	str	r2, [r3, #0]
      while ( (epout[epnum].doepint & DOEPINT_EPDISD_Msk) == 0 ) {}
 800f99a:	bf00      	nop
 800f99c:	7efb      	ldrb	r3, [r7, #27]
 800f99e:	015b      	lsls	r3, r3, #5
 800f9a0:	697a      	ldr	r2, [r7, #20]
 800f9a2:	4413      	add	r3, r2
 800f9a4:	689b      	ldr	r3, [r3, #8]
 800f9a6:	f003 0302 	and.w	r3, r3, #2
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d0f6      	beq.n	800f99c <dcd_edpt_disable+0x194>
      epout[epnum].doepint = DOEPINT_EPDISD;
 800f9ae:	7efb      	ldrb	r3, [r7, #27]
 800f9b0:	015b      	lsls	r3, r3, #5
 800f9b2:	697a      	ldr	r2, [r7, #20]
 800f9b4:	4413      	add	r3, r2
 800f9b6:	2202      	movs	r2, #2
 800f9b8:	609a      	str	r2, [r3, #8]
      dwc2->dctl |= DCTL_CGONAK;
 800f9ba:	69fb      	ldr	r3, [r7, #28]
 800f9bc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800f9c0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800f9c4:	69fb      	ldr	r3, [r7, #28]
 800f9c6:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800f9ca:	bf00      	nop
 800f9cc:	3724      	adds	r7, #36	@ 0x24
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d4:	4770      	bx	lr
 800f9d6:	bf00      	nop
 800f9d8:	08035840 	.word	0x08035840
 800f9dc:	40200000 	.word	0x40200000

0800f9e0 <dcd_edpt_stall>:
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
  }
}

void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b082      	sub	sp, #8
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	4603      	mov	r3, r0
 800f9e8:	460a      	mov	r2, r1
 800f9ea:	71fb      	strb	r3, [r7, #7]
 800f9ec:	4613      	mov	r3, r2
 800f9ee:	71bb      	strb	r3, [r7, #6]
  dcd_edpt_disable(rhport, ep_addr, true);
 800f9f0:	79b9      	ldrb	r1, [r7, #6]
 800f9f2:	79fb      	ldrb	r3, [r7, #7]
 800f9f4:	2201      	movs	r2, #1
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	f7ff ff06 	bl	800f808 <dcd_edpt_disable>
}
 800f9fc:	bf00      	nop
 800f9fe:	3708      	adds	r7, #8
 800fa00:	46bd      	mov	sp, r7
 800fa02:	bd80      	pop	{r7, pc}

0800fa04 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall (uint8_t rhport, uint8_t ep_addr)
{
 800fa04:	b480      	push	{r7}
 800fa06:	b085      	sub	sp, #20
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	460a      	mov	r2, r1
 800fa0e:	71fb      	strb	r3, [r7, #7]
 800fa10:	4613      	mov	r3, r2
 800fa12:	71bb      	strb	r3, [r7, #6]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800fa14:	79fb      	ldrb	r3, [r7, #7]
 800fa16:	4a2a      	ldr	r2, [pc, #168]	@ (800fac0 <dcd_edpt_clear_stall+0xbc>)
 800fa18:	011b      	lsls	r3, r3, #4
 800fa1a:	4413      	add	r3, r2
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	60fb      	str	r3, [r7, #12]
 800fa20:	79bb      	ldrb	r3, [r7, #6]
 800fa22:	723b      	strb	r3, [r7, #8]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800fa24:	7a3b      	ldrb	r3, [r7, #8]
 800fa26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fa2a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800fa2c:	72fb      	strb	r3, [r7, #11]
 800fa2e:	79bb      	ldrb	r3, [r7, #6]
 800fa30:	727b      	strb	r3, [r7, #9]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800fa32:	7a7b      	ldrb	r3, [r7, #9]
 800fa34:	09db      	lsrs	r3, r3, #7
 800fa36:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800fa38:	72bb      	strb	r3, [r7, #10]

  // Clear stall and reset data toggle
  if ( dir == TUSB_DIR_IN )
 800fa3a:	7abb      	ldrb	r3, [r7, #10]
 800fa3c:	2b01      	cmp	r3, #1
 800fa3e:	d11c      	bne.n	800fa7a <dcd_edpt_clear_stall+0x76>
  {
    dwc2->epin[epnum].diepctl &= ~DIEPCTL_STALL;
 800fa40:	7afb      	ldrb	r3, [r7, #11]
 800fa42:	68fa      	ldr	r2, [r7, #12]
 800fa44:	3348      	adds	r3, #72	@ 0x48
 800fa46:	015b      	lsls	r3, r3, #5
 800fa48:	4413      	add	r3, r2
 800fa4a:	681a      	ldr	r2, [r3, #0]
 800fa4c:	7afb      	ldrb	r3, [r7, #11]
 800fa4e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800fa52:	68f9      	ldr	r1, [r7, #12]
 800fa54:	3348      	adds	r3, #72	@ 0x48
 800fa56:	015b      	lsls	r3, r3, #5
 800fa58:	440b      	add	r3, r1
 800fa5a:	601a      	str	r2, [r3, #0]
    dwc2->epin[epnum].diepctl |= DIEPCTL_SD0PID_SEVNFRM;
 800fa5c:	7afb      	ldrb	r3, [r7, #11]
 800fa5e:	68fa      	ldr	r2, [r7, #12]
 800fa60:	3348      	adds	r3, #72	@ 0x48
 800fa62:	015b      	lsls	r3, r3, #5
 800fa64:	4413      	add	r3, r2
 800fa66:	681a      	ldr	r2, [r3, #0]
 800fa68:	7afb      	ldrb	r3, [r7, #11]
 800fa6a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800fa6e:	68f9      	ldr	r1, [r7, #12]
 800fa70:	3348      	adds	r3, #72	@ 0x48
 800fa72:	015b      	lsls	r3, r3, #5
 800fa74:	440b      	add	r3, r1
 800fa76:	601a      	str	r2, [r3, #0]
  else
  {
    dwc2->epout[epnum].doepctl &= ~DOEPCTL_STALL;
    dwc2->epout[epnum].doepctl |= DOEPCTL_SD0PID_SEVNFRM;
  }
}
 800fa78:	e01b      	b.n	800fab2 <dcd_edpt_clear_stall+0xae>
    dwc2->epout[epnum].doepctl &= ~DOEPCTL_STALL;
 800fa7a:	7afb      	ldrb	r3, [r7, #11]
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	3358      	adds	r3, #88	@ 0x58
 800fa80:	015b      	lsls	r3, r3, #5
 800fa82:	4413      	add	r3, r2
 800fa84:	681a      	ldr	r2, [r3, #0]
 800fa86:	7afb      	ldrb	r3, [r7, #11]
 800fa88:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800fa8c:	68f9      	ldr	r1, [r7, #12]
 800fa8e:	3358      	adds	r3, #88	@ 0x58
 800fa90:	015b      	lsls	r3, r3, #5
 800fa92:	440b      	add	r3, r1
 800fa94:	601a      	str	r2, [r3, #0]
    dwc2->epout[epnum].doepctl |= DOEPCTL_SD0PID_SEVNFRM;
 800fa96:	7afb      	ldrb	r3, [r7, #11]
 800fa98:	68fa      	ldr	r2, [r7, #12]
 800fa9a:	3358      	adds	r3, #88	@ 0x58
 800fa9c:	015b      	lsls	r3, r3, #5
 800fa9e:	4413      	add	r3, r2
 800faa0:	681a      	ldr	r2, [r3, #0]
 800faa2:	7afb      	ldrb	r3, [r7, #11]
 800faa4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800faa8:	68f9      	ldr	r1, [r7, #12]
 800faaa:	3358      	adds	r3, #88	@ 0x58
 800faac:	015b      	lsls	r3, r3, #5
 800faae:	440b      	add	r3, r1
 800fab0:	601a      	str	r2, [r3, #0]
}
 800fab2:	bf00      	nop
 800fab4:	3714      	adds	r7, #20
 800fab6:	46bd      	mov	sp, r7
 800fab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fabc:	4770      	bx	lr
 800fabe:	bf00      	nop
 800fac0:	08035840 	.word	0x08035840

0800fac4 <read_fifo_packet>:

/*------------------------------------------------------------------*/

// Read a single data packet from receive FIFO
static void read_fifo_packet(uint8_t rhport, uint8_t * dst, uint16_t len)
{
 800fac4:	b480      	push	{r7}
 800fac6:	b08d      	sub	sp, #52	@ 0x34
 800fac8:	af00      	add	r7, sp, #0
 800faca:	4603      	mov	r3, r0
 800facc:	6039      	str	r1, [r7, #0]
 800face:	71fb      	strb	r3, [r7, #7]
 800fad0:	4613      	mov	r3, r2
 800fad2:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800fad4:	79fb      	ldrb	r3, [r7, #7]
 800fad6:	4a27      	ldr	r2, [pc, #156]	@ (800fb74 <read_fifo_packet+0xb0>)
 800fad8:	011b      	lsls	r3, r3, #4
 800fada:	4413      	add	r3, r2
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	62bb      	str	r3, [r7, #40]	@ 0x28
  volatile const uint32_t * rx_fifo = dwc2->fifo[0];
 800fae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fae2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800fae6:	627b      	str	r3, [r7, #36]	@ 0x24

  // Reading full available 32 bit words from fifo
  uint16_t full_words = len >> 2;
 800fae8:	88bb      	ldrh	r3, [r7, #4]
 800faea:	089b      	lsrs	r3, r3, #2
 800faec:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  while(full_words--)
 800faee:	e00b      	b.n	800fb08 <read_fifo_packet+0x44>
  {
    tu_unaligned_write32(dst, *rx_fifo);
 800faf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	683a      	ldr	r2, [r7, #0]
 800faf6:	61ba      	str	r2, [r7, #24]
 800faf8:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800fafa:	69bb      	ldr	r3, [r7, #24]
 800fafc:	697a      	ldr	r2, [r7, #20]
 800fafe:	601a      	str	r2, [r3, #0]
 800fb00:	bf00      	nop
    dst += 4;
 800fb02:	683b      	ldr	r3, [r7, #0]
 800fb04:	3304      	adds	r3, #4
 800fb06:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800fb08:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fb0a:	1e5a      	subs	r2, r3, #1
 800fb0c:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d1ee      	bne.n	800faf0 <read_fifo_packet+0x2c>
  }

  // Read the remaining 1-3 bytes from fifo
  uint8_t const bytes_rem = len & 0x03;
 800fb12:	88bb      	ldrh	r3, [r7, #4]
 800fb14:	b2db      	uxtb	r3, r3
 800fb16:	f003 0303 	and.w	r3, r3, #3
 800fb1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if ( bytes_rem != 0 )
 800fb1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d020      	beq.n	800fb68 <read_fifo_packet+0xa4>
  {
    uint32_t const tmp = *rx_fifo;
 800fb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	61fb      	str	r3, [r7, #28]
 800fb2c:	69fb      	ldr	r3, [r7, #28]
 800fb2e:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800fb30:	693b      	ldr	r3, [r7, #16]
 800fb32:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800fb34:	683b      	ldr	r3, [r7, #0]
 800fb36:	701a      	strb	r2, [r3, #0]
    if ( bytes_rem > 1 ) dst[1] = tu_u32_byte1(tmp);
 800fb38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fb3c:	2b01      	cmp	r3, #1
 800fb3e:	d907      	bls.n	800fb50 <read_fifo_packet+0x8c>
 800fb40:	683b      	ldr	r3, [r7, #0]
 800fb42:	3301      	adds	r3, #1
 800fb44:	69fa      	ldr	r2, [r7, #28]
 800fb46:	60fa      	str	r2, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800fb48:	68fa      	ldr	r2, [r7, #12]
 800fb4a:	0a12      	lsrs	r2, r2, #8
 800fb4c:	b2d2      	uxtb	r2, r2
 800fb4e:	701a      	strb	r2, [r3, #0]
    if ( bytes_rem > 2 ) dst[2] = tu_u32_byte2(tmp);
 800fb50:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fb54:	2b02      	cmp	r3, #2
 800fb56:	d907      	bls.n	800fb68 <read_fifo_packet+0xa4>
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	3302      	adds	r3, #2
 800fb5c:	69fa      	ldr	r2, [r7, #28]
 800fb5e:	60ba      	str	r2, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800fb60:	68ba      	ldr	r2, [r7, #8]
 800fb62:	0c12      	lsrs	r2, r2, #16
 800fb64:	b2d2      	uxtb	r2, r2
 800fb66:	701a      	strb	r2, [r3, #0]
  }
}
 800fb68:	bf00      	nop
 800fb6a:	3734      	adds	r7, #52	@ 0x34
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb72:	4770      	bx	lr
 800fb74:	08035840 	.word	0x08035840

0800fb78 <write_fifo_packet>:

// Write a single data packet to EPIN FIFO
static void write_fifo_packet(uint8_t rhport, uint8_t fifo_num, uint8_t const * src, uint16_t len)
{
 800fb78:	b480      	push	{r7}
 800fb7a:	b089      	sub	sp, #36	@ 0x24
 800fb7c:	af00      	add	r7, sp, #0
 800fb7e:	603a      	str	r2, [r7, #0]
 800fb80:	461a      	mov	r2, r3
 800fb82:	4603      	mov	r3, r0
 800fb84:	71fb      	strb	r3, [r7, #7]
 800fb86:	460b      	mov	r3, r1
 800fb88:	71bb      	strb	r3, [r7, #6]
 800fb8a:	4613      	mov	r3, r2
 800fb8c:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800fb8e:	79fb      	ldrb	r3, [r7, #7]
 800fb90:	4a22      	ldr	r2, [pc, #136]	@ (800fc1c <write_fifo_packet+0xa4>)
 800fb92:	011b      	lsls	r3, r3, #4
 800fb94:	4413      	add	r3, r2
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	617b      	str	r3, [r7, #20]
  volatile uint32_t * tx_fifo = dwc2->fifo[fifo_num];
 800fb9a:	79bb      	ldrb	r3, [r7, #6]
 800fb9c:	3301      	adds	r3, #1
 800fb9e:	031b      	lsls	r3, r3, #12
 800fba0:	697a      	ldr	r2, [r7, #20]
 800fba2:	4413      	add	r3, r2
 800fba4:	613b      	str	r3, [r7, #16]

  // Pushing full available 32 bit words to fifo
  uint16_t full_words = len >> 2;
 800fba6:	88bb      	ldrh	r3, [r7, #4]
 800fba8:	089b      	lsrs	r3, r3, #2
 800fbaa:	83fb      	strh	r3, [r7, #30]
  while(full_words--)
 800fbac:	e008      	b.n	800fbc0 <write_fifo_packet+0x48>
 800fbae:	683b      	ldr	r3, [r7, #0]
 800fbb0:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800fbb2:	68bb      	ldr	r3, [r7, #8]
 800fbb4:	681a      	ldr	r2, [r3, #0]
  {
    *tx_fifo = tu_unaligned_read32(src);
 800fbb6:	693b      	ldr	r3, [r7, #16]
 800fbb8:	601a      	str	r2, [r3, #0]
    src += 4;
 800fbba:	683b      	ldr	r3, [r7, #0]
 800fbbc:	3304      	adds	r3, #4
 800fbbe:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800fbc0:	8bfb      	ldrh	r3, [r7, #30]
 800fbc2:	1e5a      	subs	r2, r3, #1
 800fbc4:	83fa      	strh	r2, [r7, #30]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d1f1      	bne.n	800fbae <write_fifo_packet+0x36>
  }

  // Write the remaining 1-3 bytes into fifo
  uint8_t const bytes_rem = len & 0x03;
 800fbca:	88bb      	ldrh	r3, [r7, #4]
 800fbcc:	b2db      	uxtb	r3, r3
 800fbce:	f003 0303 	and.w	r3, r3, #3
 800fbd2:	73fb      	strb	r3, [r7, #15]
  if ( bytes_rem )
 800fbd4:	7bfb      	ldrb	r3, [r7, #15]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d019      	beq.n	800fc0e <write_fifo_packet+0x96>
  {
    uint32_t tmp_word = src[0];
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	781b      	ldrb	r3, [r3, #0]
 800fbde:	61bb      	str	r3, [r7, #24]
    if ( bytes_rem > 1 ) tmp_word |= (src[1] << 8);
 800fbe0:	7bfb      	ldrb	r3, [r7, #15]
 800fbe2:	2b01      	cmp	r3, #1
 800fbe4:	d906      	bls.n	800fbf4 <write_fifo_packet+0x7c>
 800fbe6:	683b      	ldr	r3, [r7, #0]
 800fbe8:	3301      	adds	r3, #1
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	021b      	lsls	r3, r3, #8
 800fbee:	69ba      	ldr	r2, [r7, #24]
 800fbf0:	4313      	orrs	r3, r2
 800fbf2:	61bb      	str	r3, [r7, #24]
    if ( bytes_rem > 2 ) tmp_word |= (src[2] << 16);
 800fbf4:	7bfb      	ldrb	r3, [r7, #15]
 800fbf6:	2b02      	cmp	r3, #2
 800fbf8:	d906      	bls.n	800fc08 <write_fifo_packet+0x90>
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	3302      	adds	r3, #2
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	041b      	lsls	r3, r3, #16
 800fc02:	69ba      	ldr	r2, [r7, #24]
 800fc04:	4313      	orrs	r3, r2
 800fc06:	61bb      	str	r3, [r7, #24]

    *tx_fifo = tmp_word;
 800fc08:	693b      	ldr	r3, [r7, #16]
 800fc0a:	69ba      	ldr	r2, [r7, #24]
 800fc0c:	601a      	str	r2, [r3, #0]
  }
}
 800fc0e:	bf00      	nop
 800fc10:	3724      	adds	r7, #36	@ 0x24
 800fc12:	46bd      	mov	sp, r7
 800fc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc18:	4770      	bx	lr
 800fc1a:	bf00      	nop
 800fc1c:	08035840 	.word	0x08035840

0800fc20 <handle_rxflvl_irq>:

static void handle_rxflvl_irq(uint8_t rhport)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b08c      	sub	sp, #48	@ 0x30
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	4603      	mov	r3, r0
 800fc28:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 800fc2a:	79fb      	ldrb	r3, [r7, #7]
 800fc2c:	4a5d      	ldr	r2, [pc, #372]	@ (800fda4 <handle_rxflvl_irq+0x184>)
 800fc2e:	011b      	lsls	r3, r3, #4
 800fc30:	4413      	add	r3, r2
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	62bb      	str	r3, [r7, #40]	@ 0x28
  volatile uint32_t const * rx_fifo = dwc2->fifo[0];
 800fc36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800fc3c:	627b      	str	r3, [r7, #36]	@ 0x24

  // Pop control word off FIFO
  uint32_t const ctl_word = dwc2->grxstsp;
 800fc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc40:	6a1b      	ldr	r3, [r3, #32]
 800fc42:	623b      	str	r3, [r7, #32]
  uint8_t  const pktsts   = (ctl_word & GRXSTSP_PKTSTS_Msk ) >> GRXSTSP_PKTSTS_Pos;
 800fc44:	6a3b      	ldr	r3, [r7, #32]
 800fc46:	0c5b      	lsrs	r3, r3, #17
 800fc48:	b2db      	uxtb	r3, r3
 800fc4a:	f003 030f 	and.w	r3, r3, #15
 800fc4e:	77fb      	strb	r3, [r7, #31]
  uint8_t  const epnum    = (ctl_word & GRXSTSP_EPNUM_Msk  ) >> GRXSTSP_EPNUM_Pos;
 800fc50:	6a3b      	ldr	r3, [r7, #32]
 800fc52:	b2db      	uxtb	r3, r3
 800fc54:	f003 030f 	and.w	r3, r3, #15
 800fc58:	77bb      	strb	r3, [r7, #30]
  uint16_t const bcnt     = (ctl_word & GRXSTSP_BCNT_Msk   ) >> GRXSTSP_BCNT_Pos;
 800fc5a:	6a3b      	ldr	r3, [r7, #32]
 800fc5c:	091b      	lsrs	r3, r3, #4
 800fc5e:	b29b      	uxth	r3, r3
 800fc60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fc64:	83bb      	strh	r3, [r7, #28]

  dwc2_epout_t* epout = &dwc2->epout[epnum];
 800fc66:	7fbb      	ldrb	r3, [r7, #30]
 800fc68:	3358      	adds	r3, #88	@ 0x58
 800fc6a:	015b      	lsls	r3, r3, #5
 800fc6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc6e:	4413      	add	r3, r2
 800fc70:	61bb      	str	r3, [r7, #24]
//  TU_LOG_LOCATION();
//  TU_LOG(DWC2_DEBUG, "  EP %02X, Byte Count %u, %s\r\n", epnum, bcnt, pktsts_str[pktsts]);
//  TU_LOG(DWC2_DEBUG, "  daint = %08lX, doepint = %04X\r\n", (unsigned long) dwc2->daint, (unsigned int) epout->doepint);
//#endif

  switch ( pktsts )
 800fc72:	7ffb      	ldrb	r3, [r7, #31]
 800fc74:	3b01      	subs	r3, #1
 800fc76:	2b05      	cmp	r3, #5
 800fc78:	d87e      	bhi.n	800fd78 <handle_rxflvl_irq+0x158>
 800fc7a:	a201      	add	r2, pc, #4	@ (adr r2, 800fc80 <handle_rxflvl_irq+0x60>)
 800fc7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc80:	0800fd8d 	.word	0x0800fd8d
 800fc84:	0800fcb9 	.word	0x0800fcb9
 800fc88:	0800fd33 	.word	0x0800fd33
 800fc8c:	0800fcab 	.word	0x0800fcab
 800fc90:	0800fd79 	.word	0x0800fd79
 800fc94:	0800fc99 	.word	0x0800fc99
    case GRXSTS_PKTSTS_SETUPRX:
      // Setup packet received

      // We can receive up to three setup packets in succession, but
      // only the last one is valid.
      _setup_packet[0] = (*rx_fifo);
 800fc98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	4a42      	ldr	r2, [pc, #264]	@ (800fda8 <handle_rxflvl_irq+0x188>)
 800fc9e:	6013      	str	r3, [r2, #0]
      _setup_packet[1] = (*rx_fifo);
 800fca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	4a40      	ldr	r2, [pc, #256]	@ (800fda8 <handle_rxflvl_irq+0x188>)
 800fca6:	6053      	str	r3, [r2, #4]
    break;
 800fca8:	e077      	b.n	800fd9a <handle_rxflvl_irq+0x17a>

    case GRXSTS_PKTSTS_SETUPDONE:
      // Setup packet done (Interrupt)
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800fcaa:	69bb      	ldr	r3, [r7, #24]
 800fcac:	691b      	ldr	r3, [r3, #16]
 800fcae:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800fcb2:	69bb      	ldr	r3, [r7, #24]
 800fcb4:	611a      	str	r2, [r3, #16]
    break;
 800fcb6:	e070      	b.n	800fd9a <handle_rxflvl_irq+0x17a>

    case GRXSTS_PKTSTS_OUTRX:
    {
      // Out packet received
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800fcb8:	7fbb      	ldrb	r3, [r7, #30]
 800fcba:	015b      	lsls	r3, r3, #5
 800fcbc:	4a3b      	ldr	r2, [pc, #236]	@ (800fdac <handle_rxflvl_irq+0x18c>)
 800fcbe:	4413      	add	r3, r2
 800fcc0:	613b      	str	r3, [r7, #16]

      // Read packet off RxFIFO
      if ( xfer->ff )
 800fcc2:	693b      	ldr	r3, [r7, #16]
 800fcc4:	685b      	ldr	r3, [r3, #4]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d007      	beq.n	800fcda <handle_rxflvl_irq+0xba>
      {
        // Ring buffer
        tu_fifo_write_n_const_addr_full_words(xfer->ff, (const void*) (uintptr_t) rx_fifo, bcnt);
 800fcca:	693b      	ldr	r3, [r7, #16]
 800fccc:	685b      	ldr	r3, [r3, #4]
 800fcce:	8bba      	ldrh	r2, [r7, #28]
 800fcd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fcd2:	4618      	mov	r0, r3
 800fcd4:	f7fd f847 	bl	800cd66 <tu_fifo_write_n_const_addr_full_words>
 800fcd8:	e00c      	b.n	800fcf4 <handle_rxflvl_irq+0xd4>
      }
      else
      {
        // Linear buffer
        read_fifo_packet(rhport, xfer->buffer, bcnt);
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	6819      	ldr	r1, [r3, #0]
 800fcde:	8bba      	ldrh	r2, [r7, #28]
 800fce0:	79fb      	ldrb	r3, [r7, #7]
 800fce2:	4618      	mov	r0, r3
 800fce4:	f7ff feee 	bl	800fac4 <read_fifo_packet>

        // Increment pointer to xfer data
        xfer->buffer += bcnt;
 800fce8:	693b      	ldr	r3, [r7, #16]
 800fcea:	681a      	ldr	r2, [r3, #0]
 800fcec:	8bbb      	ldrh	r3, [r7, #28]
 800fcee:	441a      	add	r2, r3
 800fcf0:	693b      	ldr	r3, [r7, #16]
 800fcf2:	601a      	str	r2, [r3, #0]
      }

      // Truncate transfer length in case of short packet
      if ( bcnt < xfer->max_size )
 800fcf4:	693b      	ldr	r3, [r7, #16]
 800fcf6:	895b      	ldrh	r3, [r3, #10]
 800fcf8:	8bba      	ldrh	r2, [r7, #28]
 800fcfa:	429a      	cmp	r2, r3
 800fcfc:	d248      	bcs.n	800fd90 <handle_rxflvl_irq+0x170>
      {
        xfer->total_len -= (epout->doeptsiz & DOEPTSIZ_XFRSIZ_Msk) >> DOEPTSIZ_XFRSIZ_Pos;
 800fcfe:	69bb      	ldr	r3, [r7, #24]
 800fd00:	691b      	ldr	r3, [r3, #16]
 800fd02:	f3c3 0112 	ubfx	r1, r3, #0, #19
 800fd06:	693b      	ldr	r3, [r7, #16]
 800fd08:	891a      	ldrh	r2, [r3, #8]
 800fd0a:	b28b      	uxth	r3, r1
 800fd0c:	1ad3      	subs	r3, r2, r3
 800fd0e:	b29a      	uxth	r2, r3
 800fd10:	693b      	ldr	r3, [r7, #16]
 800fd12:	811a      	strh	r2, [r3, #8]
        if ( epnum == 0 )
 800fd14:	7fbb      	ldrb	r3, [r7, #30]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d13a      	bne.n	800fd90 <handle_rxflvl_irq+0x170>
        {
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 800fd1a:	693b      	ldr	r3, [r7, #16]
 800fd1c:	891a      	ldrh	r2, [r3, #8]
 800fd1e:	4b24      	ldr	r3, [pc, #144]	@ (800fdb0 <handle_rxflvl_irq+0x190>)
 800fd20:	881b      	ldrh	r3, [r3, #0]
 800fd22:	1ad3      	subs	r3, r2, r3
 800fd24:	b29a      	uxth	r2, r3
 800fd26:	693b      	ldr	r3, [r7, #16]
 800fd28:	811a      	strh	r2, [r3, #8]
          ep0_pending[TUSB_DIR_OUT] = 0;
 800fd2a:	4b21      	ldr	r3, [pc, #132]	@ (800fdb0 <handle_rxflvl_irq+0x190>)
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	801a      	strh	r2, [r3, #0]
        }
      }
    }
    break;
 800fd30:	e02e      	b.n	800fd90 <handle_rxflvl_irq+0x170>
        // Occurred on STM32L47 with dwc2 version 3.10a but not found on other version like 2.80a or 3.30a
        // May (or not) be 3.10a specific feature/bug or depending on MCU configuration
        // XFRC complete is additionally generated when
        // - setup packet is received
        // - complete the data stage of control write is complete
        if ((epnum == 0) && (bcnt == 0) && (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a))
 800fd32:	7fbb      	ldrb	r3, [r7, #30]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d12d      	bne.n	800fd94 <handle_rxflvl_irq+0x174>
 800fd38:	8bbb      	ldrh	r3, [r7, #28]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d12a      	bne.n	800fd94 <handle_rxflvl_irq+0x174>
 800fd3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd42:	4a1c      	ldr	r2, [pc, #112]	@ (800fdb4 <handle_rxflvl_irq+0x194>)
 800fd44:	4293      	cmp	r3, r2
 800fd46:	d925      	bls.n	800fd94 <handle_rxflvl_irq+0x174>
        {
          uint32_t doepint = epout->doepint;
 800fd48:	69bb      	ldr	r3, [r7, #24]
 800fd4a:	689b      	ldr	r3, [r3, #8]
 800fd4c:	617b      	str	r3, [r7, #20]

          if (doepint & (DOEPINT_STPKTRX | DOEPINT_OTEPSPR))
 800fd4e:	697a      	ldr	r2, [r7, #20]
 800fd50:	f248 0320 	movw	r3, #32800	@ 0x8020
 800fd54:	4013      	ands	r3, r2
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d01c      	beq.n	800fd94 <handle_rxflvl_irq+0x174>
          {
            // skip this "no-data" transfer complete event
            // Note: STPKTRX will be clear later by setup received handler
            uint32_t clear_flags = DOEPINT_XFRC;
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (doepint & DOEPINT_OTEPSPR) clear_flags |= DOEPINT_OTEPSPR;
 800fd5e:	697b      	ldr	r3, [r7, #20]
 800fd60:	f003 0320 	and.w	r3, r3, #32
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d003      	beq.n	800fd70 <handle_rxflvl_irq+0x150>
 800fd68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd6a:	f043 0320 	orr.w	r3, r3, #32
 800fd6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            epout->doepint = clear_flags;
 800fd70:	69bb      	ldr	r3, [r7, #24]
 800fd72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd74:	609a      	str	r2, [r3, #8]

            // TU_LOG(DWC2_DEBUG, "  FIX extra transfer complete on setup/data compete\r\n");
          }
        }
    break;
 800fd76:	e00d      	b.n	800fd94 <handle_rxflvl_irq+0x174>

    default:    // Invalid
      TU_BREAKPOINT();
 800fd78:	4b0f      	ldr	r3, [pc, #60]	@ (800fdb8 <handle_rxflvl_irq+0x198>)
 800fd7a:	60fb      	str	r3, [r7, #12]
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	f003 0301 	and.w	r3, r3, #1
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d007      	beq.n	800fd98 <handle_rxflvl_irq+0x178>
 800fd88:	be00      	bkpt	0x0000
    break;
 800fd8a:	e005      	b.n	800fd98 <handle_rxflvl_irq+0x178>
    case GRXSTS_PKTSTS_GLOBALOUTNAK: break;
 800fd8c:	bf00      	nop
 800fd8e:	e004      	b.n	800fd9a <handle_rxflvl_irq+0x17a>
    break;
 800fd90:	bf00      	nop
 800fd92:	e002      	b.n	800fd9a <handle_rxflvl_irq+0x17a>
    break;
 800fd94:	bf00      	nop
 800fd96:	e000      	b.n	800fd9a <handle_rxflvl_irq+0x17a>
    break;
 800fd98:	bf00      	nop
  }
}
 800fd9a:	bf00      	nop
 800fd9c:	3730      	adds	r7, #48	@ 0x30
 800fd9e:	46bd      	mov	sp, r7
 800fda0:	bd80      	pop	{r7, pc}
 800fda2:	bf00      	nop
 800fda4:	08035840 	.word	0x08035840
 800fda8:	20005150 	.word	0x20005150
 800fdac:	20005158 	.word	0x20005158
 800fdb0:	20005278 	.word	0x20005278
 800fdb4:	4f543009 	.word	0x4f543009
 800fdb8:	e000edf0 	.word	0xe000edf0

0800fdbc <handle_epout_irq>:

static void handle_epout_irq (uint8_t rhport)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b096      	sub	sp, #88	@ 0x58
 800fdc0:	af02      	add	r7, sp, #8
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 800fdc6:	79fb      	ldrb	r3, [r7, #7]
 800fdc8:	4a60      	ldr	r2, [pc, #384]	@ (800ff4c <handle_epout_irq+0x190>)
 800fdca:	011b      	lsls	r3, r3, #4
 800fdcc:	4413      	add	r3, r2
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800fdd2:	79fb      	ldrb	r3, [r7, #7]
 800fdd4:	4a5d      	ldr	r2, [pc, #372]	@ (800ff4c <handle_epout_irq+0x190>)
 800fdd6:	011b      	lsls	r3, r3, #4
 800fdd8:	4413      	add	r3, r2
 800fdda:	3308      	adds	r3, #8
 800fddc:	781b      	ldrb	r3, [r3, #0]
 800fdde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  // DAINT for a given EP clears when DOEPINTx is cleared.
  // OEPINT will be cleared when DAINT's out bits are cleared.
  for ( uint8_t n = 0; n < ep_count; n++ )
 800fde2:	2300      	movs	r3, #0
 800fde4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800fde8:	e0a4      	b.n	800ff34 <handle_epout_irq+0x178>
  {
    if ( dwc2->daint & TU_BIT(DAINT_OEPINT_Pos + n) )
 800fdea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fdec:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800fdf0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800fdf4:	3310      	adds	r3, #16
 800fdf6:	fa22 f303 	lsr.w	r3, r2, r3
 800fdfa:	f003 0301 	and.w	r3, r3, #1
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	f000 8093 	beq.w	800ff2a <handle_epout_irq+0x16e>
    {
      dwc2_epout_t* epout = &dwc2->epout[n];
 800fe04:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800fe08:	3358      	adds	r3, #88	@ 0x58
 800fe0a:	015b      	lsls	r3, r3, #5
 800fe0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe0e:	4413      	add	r3, r2
 800fe10:	63fb      	str	r3, [r7, #60]	@ 0x3c

      uint32_t const doepint = epout->doepint;
 800fe12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe14:	689b      	ldr	r3, [r3, #8]
 800fe16:	63bb      	str	r3, [r7, #56]	@ 0x38

      // SETUP packet Setup Phase done.
      if ( doepint & DOEPINT_STUP )
 800fe18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe1a:	f003 0308 	and.w	r3, r3, #8
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d034      	beq.n	800fe8c <handle_epout_irq+0xd0>
      {
        uint32_t clear_flag = DOEPINT_STUP;
 800fe22:	2308      	movs	r3, #8
 800fe24:	64bb      	str	r3, [r7, #72]	@ 0x48

        // STPKTRX is only available for version from 3_00a
        if ((doepint & DOEPINT_STPKTRX) && (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a))
 800fe26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d008      	beq.n	800fe42 <handle_epout_irq+0x86>
 800fe30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe34:	4a46      	ldr	r2, [pc, #280]	@ (800ff50 <handle_epout_irq+0x194>)
 800fe36:	4293      	cmp	r3, r2
 800fe38:	d903      	bls.n	800fe42 <handle_epout_irq+0x86>
        {
          clear_flag |= DOEPINT_STPKTRX;
 800fe3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fe40:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        epout->doepint = clear_flag;
 800fe42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fe46:	609a      	str	r2, [r3, #8]
 800fe48:	79fb      	ldrb	r3, [r7, #7]
 800fe4a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800fe4e:	4b41      	ldr	r3, [pc, #260]	@ (800ff54 <handle_epout_irq+0x198>)
 800fe50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fe52:	2301      	movs	r3, #1
 800fe54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 800fe58:	f107 0314 	add.w	r3, r7, #20
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	601a      	str	r2, [r3, #0]
 800fe60:	605a      	str	r2, [r3, #4]
 800fe62:	609a      	str	r2, [r3, #8]
 800fe64:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fe68:	753b      	strb	r3, [r7, #20]
 800fe6a:	2306      	movs	r3, #6
 800fe6c:	757b      	strb	r3, [r7, #21]
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800fe6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fe70:	f107 0318 	add.w	r3, r7, #24
 800fe74:	6810      	ldr	r0, [r2, #0]
 800fe76:	6851      	ldr	r1, [r2, #4]
 800fe78:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800fe7a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800fe7e:	f107 0314 	add.w	r3, r7, #20
 800fe82:	4611      	mov	r1, r2
 800fe84:	4618      	mov	r0, r3
 800fe86:	f7fd ff1f 	bl	800dcc8 <dcd_event_handler>
}
 800fe8a:	bf00      	nop
        dcd_event_setup_received(rhport, (uint8_t*) _setup_packet, true);
      }

      // OUT XFER complete
      if ( epout->doepint & DOEPINT_XFRC )
 800fe8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe8e:	689b      	ldr	r3, [r3, #8]
 800fe90:	f003 0301 	and.w	r3, r3, #1
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d048      	beq.n	800ff2a <handle_epout_irq+0x16e>
      {
        epout->doepint = DOEPINT_XFRC;
 800fe98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe9a:	2201      	movs	r2, #1
 800fe9c:	609a      	str	r2, [r3, #8]

        xfer_ctl_t *xfer = XFER_CTL_BASE(n, TUSB_DIR_OUT);
 800fe9e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800fea2:	015b      	lsls	r3, r3, #5
 800fea4:	4a2c      	ldr	r2, [pc, #176]	@ (800ff58 <handle_epout_irq+0x19c>)
 800fea6:	4413      	add	r3, r2
 800fea8:	637b      	str	r3, [r7, #52]	@ 0x34

        // EP0 can only handle one packet
        if ( (n == 0) && ep0_pending[TUSB_DIR_OUT] )
 800feaa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d10e      	bne.n	800fed0 <handle_epout_irq+0x114>
 800feb2:	4b2a      	ldr	r3, [pc, #168]	@ (800ff5c <handle_epout_irq+0x1a0>)
 800feb4:	881b      	ldrh	r3, [r3, #0]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d00a      	beq.n	800fed0 <handle_epout_irq+0x114>
        {
          // Schedule another packet to be received.
          edpt_schedule_packets(rhport, n, TUSB_DIR_OUT, 1, ep0_pending[TUSB_DIR_OUT]);
 800feba:	4b28      	ldr	r3, [pc, #160]	@ (800ff5c <handle_epout_irq+0x1a0>)
 800febc:	881b      	ldrh	r3, [r3, #0]
 800febe:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 800fec2:	79f8      	ldrb	r0, [r7, #7]
 800fec4:	9300      	str	r3, [sp, #0]
 800fec6:	2301      	movs	r3, #1
 800fec8:	2200      	movs	r2, #0
 800feca:	f7fe ff87 	bl	800eddc <edpt_schedule_packets>
 800fece:	e02c      	b.n	800ff2a <handle_epout_irq+0x16e>
        }
        else
        {
          dcd_event_xfer_complete(rhport, n, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800fed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fed2:	891b      	ldrh	r3, [r3, #8]
 800fed4:	461a      	mov	r2, r3
 800fed6:	79fb      	ldrb	r3, [r7, #7]
 800fed8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fedc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800fee0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800fee4:	627a      	str	r2, [r7, #36]	@ 0x24
 800fee6:	2300      	movs	r3, #0
 800fee8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feec:	2301      	movs	r3, #1
 800feee:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 800fef2:	f107 0308 	add.w	r3, r7, #8
 800fef6:	2200      	movs	r2, #0
 800fef8:	601a      	str	r2, [r3, #0]
 800fefa:	605a      	str	r2, [r3, #4]
 800fefc:	609a      	str	r2, [r3, #8]
 800fefe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ff02:	723b      	strb	r3, [r7, #8]
 800ff04:	2307      	movs	r3, #7
 800ff06:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800ff08:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ff0c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800ff0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff10:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800ff12:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ff16:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800ff18:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800ff1c:	f107 0308 	add.w	r3, r7, #8
 800ff20:	4611      	mov	r1, r2
 800ff22:	4618      	mov	r0, r3
 800ff24:	f7fd fed0 	bl	800dcc8 <dcd_event_handler>
}
 800ff28:	bf00      	nop
  for ( uint8_t n = 0; n < ep_count; n++ )
 800ff2a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ff2e:	3301      	adds	r3, #1
 800ff30:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800ff34:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800ff38:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ff3c:	429a      	cmp	r2, r3
 800ff3e:	f4ff af54 	bcc.w	800fdea <handle_epout_irq+0x2e>
        }
      }
    }
  }
}
 800ff42:	bf00      	nop
 800ff44:	bf00      	nop
 800ff46:	3750      	adds	r7, #80	@ 0x50
 800ff48:	46bd      	mov	sp, r7
 800ff4a:	bd80      	pop	{r7, pc}
 800ff4c:	08035840 	.word	0x08035840
 800ff50:	4f543009 	.word	0x4f543009
 800ff54:	20005150 	.word	0x20005150
 800ff58:	20005158 	.word	0x20005158
 800ff5c:	20005278 	.word	0x20005278

0800ff60 <handle_epin_irq>:

static void handle_epin_irq (uint8_t rhport)
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b094      	sub	sp, #80	@ 0x50
 800ff64:	af02      	add	r7, sp, #8
 800ff66:	4603      	mov	r3, r0
 800ff68:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 800ff6a:	79fb      	ldrb	r3, [r7, #7]
 800ff6c:	4a88      	ldr	r2, [pc, #544]	@ (8010190 <handle_epin_irq+0x230>)
 800ff6e:	011b      	lsls	r3, r3, #4
 800ff70:	4413      	add	r3, r2
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800ff76:	79fb      	ldrb	r3, [r7, #7]
 800ff78:	4a85      	ldr	r2, [pc, #532]	@ (8010190 <handle_epin_irq+0x230>)
 800ff7a:	011b      	lsls	r3, r3, #4
 800ff7c:	4413      	add	r3, r2
 800ff7e:	3308      	adds	r3, #8
 800ff80:	781b      	ldrb	r3, [r3, #0]
 800ff82:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  dwc2_epin_t* epin      = dwc2->epin;
 800ff86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff8c:	63bb      	str	r3, [r7, #56]	@ 0x38

  // DAINT for a given EP clears when DIEPINTx is cleared.
  // IEPINT will be cleared when DAINT's out bits are cleared.
  for ( uint8_t n = 0; n < ep_count; n++ )
 800ff8e:	2300      	movs	r3, #0
 800ff90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ff94:	e0f0      	b.n	8010178 <handle_epin_irq+0x218>
  {
    if ( dwc2->daint & TU_BIT(DAINT_IEPINT_Pos + n) )
 800ff96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff98:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800ff9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ffa0:	fa22 f303 	lsr.w	r3, r2, r3
 800ffa4:	f003 0301 	and.w	r3, r3, #1
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	f000 80e0 	beq.w	801016e <handle_epin_irq+0x20e>
    {
      // IN XFER complete (entire xfer).
      xfer_ctl_t *xfer = XFER_CTL_BASE(n, TUSB_DIR_IN);
 800ffae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ffb2:	015b      	lsls	r3, r3, #5
 800ffb4:	3310      	adds	r3, #16
 800ffb6:	4a77      	ldr	r2, [pc, #476]	@ (8010194 <handle_epin_irq+0x234>)
 800ffb8:	4413      	add	r3, r2
 800ffba:	637b      	str	r3, [r7, #52]	@ 0x34

      if ( epin[n].diepint & DIEPINT_XFRC )
 800ffbc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ffc0:	015b      	lsls	r3, r3, #5
 800ffc2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ffc4:	4413      	add	r3, r2
 800ffc6:	689b      	ldr	r3, [r3, #8]
 800ffc8:	f003 0301 	and.w	r3, r3, #1
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d046      	beq.n	801005e <handle_epin_irq+0xfe>
      {
        epin[n].diepint = DIEPINT_XFRC;
 800ffd0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ffd4:	015b      	lsls	r3, r3, #5
 800ffd6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ffd8:	4413      	add	r3, r2
 800ffda:	2201      	movs	r2, #1
 800ffdc:	609a      	str	r2, [r3, #8]

        // EP0 can only handle one packet
        if ( (n == 0) && ep0_pending[TUSB_DIR_IN] )
 800ffde:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d10e      	bne.n	8010004 <handle_epin_irq+0xa4>
 800ffe6:	4b6c      	ldr	r3, [pc, #432]	@ (8010198 <handle_epin_irq+0x238>)
 800ffe8:	885b      	ldrh	r3, [r3, #2]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d00a      	beq.n	8010004 <handle_epin_irq+0xa4>
        {
          // Schedule another packet to be transmitted.
          edpt_schedule_packets(rhport, n, TUSB_DIR_IN, 1, ep0_pending[TUSB_DIR_IN]);
 800ffee:	4b6a      	ldr	r3, [pc, #424]	@ (8010198 <handle_epin_irq+0x238>)
 800fff0:	885b      	ldrh	r3, [r3, #2]
 800fff2:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800fff6:	79f8      	ldrb	r0, [r7, #7]
 800fff8:	9300      	str	r3, [sp, #0]
 800fffa:	2301      	movs	r3, #1
 800fffc:	2201      	movs	r2, #1
 800fffe:	f7fe feed 	bl	800eddc <edpt_schedule_packets>
 8010002:	e02c      	b.n	801005e <handle_epin_irq+0xfe>
        }
        else
        {
          dcd_event_xfer_complete(rhport, n | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8010004:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010008:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801000c:	b2d9      	uxtb	r1, r3
 801000e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010010:	891b      	ldrh	r3, [r3, #8]
 8010012:	461a      	mov	r2, r3
 8010014:	79fb      	ldrb	r3, [r7, #7]
 8010016:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801001a:	460b      	mov	r3, r1
 801001c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010020:	623a      	str	r2, [r7, #32]
 8010022:	2300      	movs	r3, #0
 8010024:	77fb      	strb	r3, [r7, #31]
 8010026:	2301      	movs	r3, #1
 8010028:	77bb      	strb	r3, [r7, #30]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 801002a:	f107 030c 	add.w	r3, r7, #12
 801002e:	2200      	movs	r2, #0
 8010030:	601a      	str	r2, [r3, #0]
 8010032:	605a      	str	r2, [r3, #4]
 8010034:	609a      	str	r2, [r3, #8]
 8010036:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801003a:	733b      	strb	r3, [r7, #12]
 801003c:	2307      	movs	r3, #7
 801003e:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8010040:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010044:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8010046:	6a3b      	ldr	r3, [r7, #32]
 8010048:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 801004a:	7ffb      	ldrb	r3, [r7, #31]
 801004c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 801004e:	7fba      	ldrb	r2, [r7, #30]
 8010050:	f107 030c 	add.w	r3, r7, #12
 8010054:	4611      	mov	r1, r2
 8010056:	4618      	mov	r0, r3
 8010058:	f7fd fe36 	bl	800dcc8 <dcd_event_handler>
}
 801005c:	bf00      	nop
        }
      }

      // XFER FIFO empty
      if ( (epin[n].diepint & DIEPINT_TXFE) && (dwc2->diepempmsk & (1 << n)) )
 801005e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010062:	015b      	lsls	r3, r3, #5
 8010064:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010066:	4413      	add	r3, r2
 8010068:	689b      	ldr	r3, [r3, #8]
 801006a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801006e:	2b00      	cmp	r3, #0
 8010070:	d07d      	beq.n	801016e <handle_epin_irq+0x20e>
 8010072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010074:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8010078:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801007c:	2101      	movs	r1, #1
 801007e:	fa01 f202 	lsl.w	r2, r1, r2
 8010082:	4013      	ands	r3, r2
 8010084:	2b00      	cmp	r3, #0
 8010086:	d072      	beq.n	801016e <handle_epin_irq+0x20e>
        // diepint's TXFE bit is read-only, software cannot clear it.
        // It will only be cleared by hardware when written bytes is more than
        // - 64 bytes or
        // - Half of TX FIFO size (configured by DIEPTXF)

        uint16_t remaining_packets = (epin[n].dieptsiz & DIEPTSIZ_PKTCNT_Msk) >> DIEPTSIZ_PKTCNT_Pos;
 8010088:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801008c:	015b      	lsls	r3, r3, #5
 801008e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010090:	4413      	add	r3, r2
 8010092:	691b      	ldr	r3, [r3, #16]
 8010094:	0cdb      	lsrs	r3, r3, #19
 8010096:	b29b      	uxth	r3, r3
 8010098:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801009c:	867b      	strh	r3, [r7, #50]	@ 0x32

        // Process every single packet (only whole packets can be written to fifo)
        for ( uint16_t i = 0; i < remaining_packets; i++ )
 801009e:	2300      	movs	r3, #0
 80100a0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80100a4:	e045      	b.n	8010132 <handle_epin_irq+0x1d2>
        {
          uint16_t const remaining_bytes = (epin[n].dieptsiz & DIEPTSIZ_XFRSIZ_Msk) >> DIEPTSIZ_XFRSIZ_Pos;
 80100a6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80100aa:	015b      	lsls	r3, r3, #5
 80100ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80100ae:	4413      	add	r3, r2
 80100b0:	691b      	ldr	r3, [r3, #16]
 80100b2:	863b      	strh	r3, [r7, #48]	@ 0x30

          // Packet can not be larger than ep max size
          uint16_t const packet_size = tu_min16(remaining_bytes, xfer->max_size);
 80100b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100b6:	895a      	ldrh	r2, [r3, #10]
 80100b8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80100ba:	83bb      	strh	r3, [r7, #28]
 80100bc:	4613      	mov	r3, r2
 80100be:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80100c0:	8bba      	ldrh	r2, [r7, #28]
 80100c2:	8b7b      	ldrh	r3, [r7, #26]
 80100c4:	4293      	cmp	r3, r2
 80100c6:	bf28      	it	cs
 80100c8:	4613      	movcs	r3, r2
 80100ca:	b29b      	uxth	r3, r3
 80100cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e

          // It's only possible to write full packets into FIFO. Therefore DTXFSTS register of current
          // EP has to be checked if the buffer can take another WHOLE packet
          if ( packet_size > ((epin[n].dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2) ) break;
 80100ce:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80100d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80100d4:	015b      	lsls	r3, r3, #5
 80100d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80100d8:	440b      	add	r3, r1
 80100da:	699b      	ldr	r3, [r3, #24]
 80100dc:	0099      	lsls	r1, r3, #2
 80100de:	4b2f      	ldr	r3, [pc, #188]	@ (801019c <handle_epin_irq+0x23c>)
 80100e0:	400b      	ands	r3, r1
 80100e2:	429a      	cmp	r2, r3
 80100e4:	d82b      	bhi.n	801013e <handle_epin_irq+0x1de>

          // Push packet to Tx-FIFO
          if ( xfer->ff )
 80100e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100e8:	685b      	ldr	r3, [r3, #4]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d00e      	beq.n	801010c <handle_epin_irq+0x1ac>
          {
            volatile uint32_t *tx_fifo = dwc2->fifo[n];
 80100ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80100f2:	3301      	adds	r3, #1
 80100f4:	031b      	lsls	r3, r3, #12
 80100f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80100f8:	4413      	add	r3, r2
 80100fa:	62bb      	str	r3, [r7, #40]	@ 0x28
            tu_fifo_read_n_const_addr_full_words(xfer->ff, (void*) (uintptr_t) tx_fifo, packet_size);
 80100fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100fe:	685b      	ldr	r3, [r3, #4]
 8010100:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010102:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010104:	4618      	mov	r0, r3
 8010106:	f7fc fdc7 	bl	800cc98 <tu_fifo_read_n_const_addr_full_words>
 801010a:	e00d      	b.n	8010128 <handle_epin_irq+0x1c8>
          }
          else
          {
            write_fifo_packet(rhport, n, xfer->buffer, packet_size);
 801010c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801010e:	681a      	ldr	r2, [r3, #0]
 8010110:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010112:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8010116:	79f8      	ldrb	r0, [r7, #7]
 8010118:	f7ff fd2e 	bl	800fb78 <write_fifo_packet>

            // Increment pointer to xfer data
            xfer->buffer += packet_size;
 801011c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801011e:	681a      	ldr	r2, [r3, #0]
 8010120:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010122:	441a      	add	r2, r3
 8010124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010126:	601a      	str	r2, [r3, #0]
        for ( uint16_t i = 0; i < remaining_packets; i++ )
 8010128:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801012c:	3301      	adds	r3, #1
 801012e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8010132:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8010136:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8010138:	429a      	cmp	r2, r3
 801013a:	d3b4      	bcc.n	80100a6 <handle_epin_irq+0x146>
 801013c:	e000      	b.n	8010140 <handle_epin_irq+0x1e0>
          if ( packet_size > ((epin[n].dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2) ) break;
 801013e:	bf00      	nop
          }
        }

        // Turn off TXFE if all bytes are written.
        if ( ((epin[n].dieptsiz & DIEPTSIZ_XFRSIZ_Msk) >> DIEPTSIZ_XFRSIZ_Pos) == 0 )
 8010140:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010144:	015b      	lsls	r3, r3, #5
 8010146:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010148:	4413      	add	r3, r2
 801014a:	691b      	ldr	r3, [r3, #16]
 801014c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010150:	2b00      	cmp	r3, #0
 8010152:	d10c      	bne.n	801016e <handle_epin_irq+0x20e>
        {
          dwc2->diepempmsk &= ~(1 << n);
 8010154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010156:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 801015a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801015e:	2101      	movs	r1, #1
 8010160:	fa01 f202 	lsl.w	r2, r1, r2
 8010164:	43d2      	mvns	r2, r2
 8010166:	401a      	ands	r2, r3
 8010168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801016a:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
  for ( uint8_t n = 0; n < ep_count; n++ )
 801016e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010172:	3301      	adds	r3, #1
 8010174:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010178:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801017c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010180:	429a      	cmp	r2, r3
 8010182:	f4ff af08 	bcc.w	800ff96 <handle_epin_irq+0x36>
        }
      }
    }
  }
}
 8010186:	bf00      	nop
 8010188:	bf00      	nop
 801018a:	3748      	adds	r7, #72	@ 0x48
 801018c:	46bd      	mov	sp, r7
 801018e:	bd80      	pop	{r7, pc}
 8010190:	08035840 	.word	0x08035840
 8010194:	20005158 	.word	0x20005158
 8010198:	20005278 	.word	0x20005278
 801019c:	0003fffc 	.word	0x0003fffc

080101a0 <dcd_int_handler>:

void dcd_int_handler(uint8_t rhport)
{
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b09c      	sub	sp, #112	@ 0x70
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	4603      	mov	r3, r0
 80101a8:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 80101aa:	79fb      	ldrb	r3, [r7, #7]
 80101ac:	4aaa      	ldr	r2, [pc, #680]	@ (8010458 <dcd_int_handler+0x2b8>)
 80101ae:	011b      	lsls	r3, r3, #4
 80101b0:	4413      	add	r3, r2
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	66bb      	str	r3, [r7, #104]	@ 0x68

  uint32_t const int_mask = dwc2->gintmsk;
 80101b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80101b8:	699b      	ldr	r3, [r3, #24]
 80101ba:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t const int_status = dwc2->gintsts & int_mask;
 80101bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80101be:	695b      	ldr	r3, [r3, #20]
 80101c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80101c2:	4013      	ands	r3, r2
 80101c4:	663b      	str	r3, [r7, #96]	@ 0x60

  if(int_status & GINTSTS_USBRST)
 80101c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80101c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d007      	beq.n	80101e0 <dcd_int_handler+0x40>
  {
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80101d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80101d2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80101d6:	615a      	str	r2, [r3, #20]
    bus_reset(rhport);
 80101d8:	79fb      	ldrb	r3, [r7, #7]
 80101da:	4618      	mov	r0, r3
 80101dc:	f7fe fd6e 	bl	800ecbc <bus_reset>
  }

  if(int_status & GINTSTS_ENUMDNE)
 80101e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80101e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d03b      	beq.n	8010262 <dcd_int_handler+0xc2>
  {
    // ENUMDNE is the end of reset where speed of the link is detected

    dwc2->gintsts = GINTSTS_ENUMDNE;
 80101ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80101ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80101f0:	615a      	str	r2, [r3, #20]

    tusb_speed_t speed;
    switch ((dwc2->dsts & DSTS_ENUMSPD_Msk) >> DSTS_ENUMSPD_Pos)
 80101f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80101f4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80101f8:	085b      	lsrs	r3, r3, #1
 80101fa:	f003 0303 	and.w	r3, r3, #3
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d002      	beq.n	8010208 <dcd_int_handler+0x68>
 8010202:	2b02      	cmp	r3, #2
 8010204:	d004      	beq.n	8010210 <dcd_int_handler+0x70>
 8010206:	e007      	b.n	8010218 <dcd_int_handler+0x78>
    {
      case DSTS_ENUMSPD_HS:
        speed = TUSB_SPEED_HIGH;
 8010208:	2302      	movs	r3, #2
 801020a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 801020e:	e007      	b.n	8010220 <dcd_int_handler+0x80>

      case DSTS_ENUMSPD_LS:
        speed = TUSB_SPEED_LOW;
 8010210:	2301      	movs	r3, #1
 8010212:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8010216:	e003      	b.n	8010220 <dcd_int_handler+0x80>

      case DSTS_ENUMSPD_FS_HSPHY:
      case DSTS_ENUMSPD_FS:
      default:
        speed = TUSB_SPEED_FULL;
 8010218:	2300      	movs	r3, #0
 801021a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 801021e:	bf00      	nop
 8010220:	79fb      	ldrb	r3, [r7, #7]
 8010222:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8010226:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801022a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 801022e:	2301      	movs	r3, #1
 8010230:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8010234:	f107 0318 	add.w	r3, r7, #24
 8010238:	2200      	movs	r2, #0
 801023a:	601a      	str	r2, [r3, #0]
 801023c:	605a      	str	r2, [r3, #4]
 801023e:	609a      	str	r2, [r3, #8]
 8010240:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010244:	763b      	strb	r3, [r7, #24]
 8010246:	2301      	movs	r3, #1
 8010248:	767b      	strb	r3, [r7, #25]
  event.bus_reset.speed = speed;
 801024a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801024e:	773b      	strb	r3, [r7, #28]
  dcd_event_handler(&event, in_isr);
 8010250:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8010254:	f107 0318 	add.w	r3, r7, #24
 8010258:	4611      	mov	r1, r2
 801025a:	4618      	mov	r0, r3
 801025c:	f7fd fd34 	bl	800dcc8 <dcd_event_handler>
}
 8010260:	bf00      	nop
    }

    dcd_event_bus_reset(rhport, speed, true);
  }

  if(int_status & GINTSTS_USBSUSP)
 8010262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010268:	2b00      	cmp	r3, #0
 801026a:	d023      	beq.n	80102b4 <dcd_int_handler+0x114>
  {
    dwc2->gintsts = GINTSTS_USBSUSP;
 801026c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801026e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010272:	615a      	str	r2, [r3, #20]
 8010274:	79fb      	ldrb	r3, [r7, #7]
 8010276:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801027a:	2304      	movs	r3, #4
 801027c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8010280:	2301      	movs	r3, #1
 8010282:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8010286:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801028a:	2200      	movs	r2, #0
 801028c:	601a      	str	r2, [r3, #0]
 801028e:	605a      	str	r2, [r3, #4]
 8010290:	609a      	str	r2, [r3, #8]
 8010292:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8010296:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 801029a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801029e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dcd_event_handler(&event, in_isr);
 80102a2:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80102a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80102aa:	4611      	mov	r1, r2
 80102ac:	4618      	mov	r0, r3
 80102ae:	f7fd fd0b 	bl	800dcc8 <dcd_event_handler>
}
 80102b2:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if(int_status & GINTSTS_WKUINT)
 80102b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	da23      	bge.n	8010302 <dcd_int_handler+0x162>
  {
    dwc2->gintsts = GINTSTS_WKUINT;
 80102ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80102bc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80102c0:	615a      	str	r2, [r3, #20]
 80102c2:	79fb      	ldrb	r3, [r7, #7]
 80102c4:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 80102c8:	2305      	movs	r3, #5
 80102ca:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 80102ce:	2301      	movs	r3, #1
 80102d0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80102d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80102d8:	2200      	movs	r2, #0
 80102da:	601a      	str	r2, [r3, #0]
 80102dc:	605a      	str	r2, [r3, #4]
 80102de:	609a      	str	r2, [r3, #8]
 80102e0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80102e4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80102e8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80102ec:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  dcd_event_handler(&event, in_isr);
 80102f0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80102f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80102f8:	4611      	mov	r1, r2
 80102fa:	4618      	mov	r0, r3
 80102fc:	f7fd fce4 	bl	800dcc8 <dcd_event_handler>
}
 8010300:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if(int_status & GINTSTS_OTGINT)
 8010302:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010304:	f003 0304 	and.w	r3, r3, #4
 8010308:	2b00      	cmp	r3, #0
 801030a:	d028      	beq.n	801035e <dcd_int_handler+0x1be>
  {
    // OTG INT bit is read-only
    uint32_t const otg_int = dwc2->gotgint;
 801030c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801030e:	685b      	ldr	r3, [r3, #4]
 8010310:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (otg_int & GOTGINT_SEDET)
 8010312:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010314:	f003 0304 	and.w	r3, r3, #4
 8010318:	2b00      	cmp	r3, #0
 801031a:	d01d      	beq.n	8010358 <dcd_int_handler+0x1b8>
 801031c:	79fb      	ldrb	r3, [r7, #7]
 801031e:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8010322:	2302      	movs	r3, #2
 8010324:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8010328:	2301      	movs	r3, #1
 801032a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 801032e:	f107 030c 	add.w	r3, r7, #12
 8010332:	2200      	movs	r2, #0
 8010334:	601a      	str	r2, [r3, #0]
 8010336:	605a      	str	r2, [r3, #4]
 8010338:	609a      	str	r2, [r3, #8]
 801033a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 801033e:	733b      	strb	r3, [r7, #12]
 8010340:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8010344:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8010346:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801034a:	f107 030c 	add.w	r3, r7, #12
 801034e:	4611      	mov	r1, r2
 8010350:	4618      	mov	r0, r3
 8010352:	f7fd fcb9 	bl	800dcc8 <dcd_event_handler>
}
 8010356:	bf00      	nop
    {
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8010358:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801035a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801035c:	605a      	str	r2, [r3, #4]
  }

  if(int_status & GINTSTS_SOF)
 801035e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010360:	f003 0308 	and.w	r3, r3, #8
 8010364:	2b00      	cmp	r3, #0
 8010366:	d03a      	beq.n	80103de <dcd_int_handler+0x23e>
  {
    dwc2->gotgint = GINTSTS_SOF;
 8010368:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801036a:	2208      	movs	r2, #8
 801036c:	605a      	str	r2, [r3, #4]

    if (_sof_en)
 801036e:	4b3b      	ldr	r3, [pc, #236]	@ (801045c <dcd_int_handler+0x2bc>)
 8010370:	781b      	ldrb	r3, [r3, #0]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d00d      	beq.n	8010392 <dcd_int_handler+0x1f2>
    {
      uint32_t frame = (dwc2->dsts & (DSTS_FNSOF)) >> 8;
 8010376:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010378:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801037c:	0a1b      	lsrs	r3, r3, #8
 801037e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010382:	65bb      	str	r3, [r7, #88]	@ 0x58
      dcd_event_sof(rhport, frame, true);
 8010384:	79fb      	ldrb	r3, [r7, #7]
 8010386:	2201      	movs	r2, #1
 8010388:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801038a:	4618      	mov	r0, r3
 801038c:	f7fe fb46 	bl	800ea1c <dcd_event_sof>
 8010390:	e005      	b.n	801039e <dcd_int_handler+0x1fe>
    }
    else
    {
      // Disable SOF interrupt if SOF was not explicitly enabled. SOF was used for remote wakeup detection
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8010392:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010394:	699b      	ldr	r3, [r3, #24]
 8010396:	f023 0208 	bic.w	r2, r3, #8
 801039a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801039c:	619a      	str	r2, [r3, #24]
 801039e:	79fb      	ldrb	r3, [r7, #7]
 80103a0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80103a4:	2303      	movs	r3, #3
 80103a6:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80103aa:	2301      	movs	r3, #1
 80103ac:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80103b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80103b4:	2200      	movs	r2, #0
 80103b6:	601a      	str	r2, [r3, #0]
 80103b8:	605a      	str	r2, [r3, #4]
 80103ba:	609a      	str	r2, [r3, #8]
 80103bc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80103c0:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80103c4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80103c8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  dcd_event_handler(&event, in_isr);
 80103cc:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 80103d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80103d4:	4611      	mov	r1, r2
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7fd fc76 	bl	800dcc8 <dcd_event_handler>
}
 80103dc:	bf00      	nop

    dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
  }

  // RxFIFO non-empty interrupt handling.
  if(int_status & GINTSTS_RXFLVL)
 80103de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80103e0:	f003 0310 	and.w	r3, r3, #16
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d020      	beq.n	801042a <dcd_int_handler+0x28a>
  {
    // RXFLVL bit is read-only

    // Mask out RXFLVL while reading data from FIFO
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM;
 80103e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80103ea:	699b      	ldr	r3, [r3, #24]
 80103ec:	f023 0210 	bic.w	r2, r3, #16
 80103f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80103f2:	619a      	str	r2, [r3, #24]

    // Loop until all available packets were handled
    do
    {
      handle_rxflvl_irq(rhport);
 80103f4:	79fb      	ldrb	r3, [r7, #7]
 80103f6:	4618      	mov	r0, r3
 80103f8:	f7ff fc12 	bl	800fc20 <handle_rxflvl_irq>
    } while(dwc2->gotgint & GINTSTS_RXFLVL);
 80103fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80103fe:	685b      	ldr	r3, [r3, #4]
 8010400:	f003 0310 	and.w	r3, r3, #16
 8010404:	2b00      	cmp	r3, #0
 8010406:	d1f5      	bne.n	80103f4 <dcd_int_handler+0x254>

    // Manage RX FIFO size
    if (_out_ep_closed)
 8010408:	4b15      	ldr	r3, [pc, #84]	@ (8010460 <dcd_int_handler+0x2c0>)
 801040a:	781b      	ldrb	r3, [r3, #0]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d006      	beq.n	801041e <dcd_int_handler+0x27e>
    {
      update_grxfsiz(rhport);
 8010410:	79fb      	ldrb	r3, [r7, #7]
 8010412:	4618      	mov	r0, r3
 8010414:	f7fe fc10 	bl	800ec38 <update_grxfsiz>

      // Disable flag
      _out_ep_closed = false;
 8010418:	4b11      	ldr	r3, [pc, #68]	@ (8010460 <dcd_int_handler+0x2c0>)
 801041a:	2200      	movs	r2, #0
 801041c:	701a      	strb	r2, [r3, #0]
    }

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 801041e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010420:	699b      	ldr	r3, [r3, #24]
 8010422:	f043 0210 	orr.w	r2, r3, #16
 8010426:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010428:	619a      	str	r2, [r3, #24]
  }

  // OUT endpoint interrupt handling.
  if(int_status & GINTSTS_OEPINT)
 801042a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801042c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010430:	2b00      	cmp	r3, #0
 8010432:	d003      	beq.n	801043c <dcd_int_handler+0x29c>
  {
    // OEPINT is read-only, clear using DOEPINTn
    handle_epout_irq(rhport);
 8010434:	79fb      	ldrb	r3, [r7, #7]
 8010436:	4618      	mov	r0, r3
 8010438:	f7ff fcc0 	bl	800fdbc <handle_epout_irq>
  }

  // IN endpoint interrupt handling.
  if(int_status & GINTSTS_IEPINT)
 801043c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801043e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010442:	2b00      	cmp	r3, #0
 8010444:	d003      	beq.n	801044e <dcd_int_handler+0x2ae>
  {
    // IEPINT bit read-only, clear using DIEPINTn
    handle_epin_irq(rhport);
 8010446:	79fb      	ldrb	r3, [r7, #7]
 8010448:	4618      	mov	r0, r3
 801044a:	f7ff fd89 	bl	800ff60 <handle_epin_irq>
  //  // Check for Incomplete isochronous IN transfer
  //  if(int_status & GINTSTS_IISOIXFR) {
  //    printf("      IISOIXFR!\r\n");
  ////    TU_LOG(DWC2_DEBUG, "      IISOIXFR!\r\n");
  //  }
}
 801044e:	bf00      	nop
 8010450:	3770      	adds	r7, #112	@ 0x70
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}
 8010456:	bf00      	nop
 8010458:	08035840 	.word	0x08035840
 801045c:	2000527f 	.word	0x2000527f
 8010460:	2000527e 	.word	0x2000527e

08010464 <tu_edpt_claim>:
//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
 8010464:	b480      	push	{r7}
 8010466:	b085      	sub	sp, #20
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
 801046c:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	781b      	ldrb	r3, [r3, #0]
 8010472:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010476:	b2db      	uxtb	r3, r3
 8010478:	2b00      	cmp	r3, #0
 801047a:	d106      	bne.n	801048a <tu_edpt_claim+0x26>
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	781b      	ldrb	r3, [r3, #0]
 8010480:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8010484:	b2db      	uxtb	r3, r3
 8010486:	2b00      	cmp	r3, #0
 8010488:	d001      	beq.n	801048e <tu_edpt_claim+0x2a>
 801048a:	2300      	movs	r3, #0
 801048c:	e01e      	b.n	80104cc <tu_edpt_claim+0x68>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	781b      	ldrb	r3, [r3, #0]
 8010492:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010496:	b2db      	uxtb	r3, r3
 8010498:	2b00      	cmp	r3, #0
 801049a:	d108      	bne.n	80104ae <tu_edpt_claim+0x4a>
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	781b      	ldrb	r3, [r3, #0]
 80104a0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80104a4:	b2db      	uxtb	r3, r3
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d101      	bne.n	80104ae <tu_edpt_claim+0x4a>
 80104aa:	2301      	movs	r3, #1
 80104ac:	e000      	b.n	80104b0 <tu_edpt_claim+0x4c>
 80104ae:	2300      	movs	r3, #0
 80104b0:	73fb      	strb	r3, [r7, #15]
 80104b2:	7bfb      	ldrb	r3, [r7, #15]
 80104b4:	f003 0301 	and.w	r3, r3, #1
 80104b8:	73fb      	strb	r3, [r7, #15]
  if (available)
 80104ba:	7bfb      	ldrb	r3, [r7, #15]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d004      	beq.n	80104ca <tu_edpt_claim+0x66>
  {
    ep_state->claimed = 1;
 80104c0:	687a      	ldr	r2, [r7, #4]
 80104c2:	7813      	ldrb	r3, [r2, #0]
 80104c4:	f043 0304 	orr.w	r3, r3, #4
 80104c8:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return available;
 80104ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	3714      	adds	r7, #20
 80104d0:	46bd      	mov	sp, r7
 80104d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d6:	4770      	bx	lr

080104d8 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
 80104d8:	b480      	push	{r7}
 80104da:	b085      	sub	sp, #20
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
 80104e0:	6039      	str	r1, [r7, #0]
  (void) mutex;

  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	781b      	ldrb	r3, [r3, #0]
 80104e6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80104ea:	b2db      	uxtb	r3, r3
 80104ec:	2b01      	cmp	r3, #1
 80104ee:	d108      	bne.n	8010502 <tu_edpt_release+0x2a>
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	781b      	ldrb	r3, [r3, #0]
 80104f4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80104f8:	b2db      	uxtb	r3, r3
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d101      	bne.n	8010502 <tu_edpt_release+0x2a>
 80104fe:	2301      	movs	r3, #1
 8010500:	e000      	b.n	8010504 <tu_edpt_release+0x2c>
 8010502:	2300      	movs	r3, #0
 8010504:	73fb      	strb	r3, [r7, #15]
 8010506:	7bfb      	ldrb	r3, [r7, #15]
 8010508:	f003 0301 	and.w	r3, r3, #1
 801050c:	73fb      	strb	r3, [r7, #15]
  if (ret)
 801050e:	7bfb      	ldrb	r3, [r7, #15]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d004      	beq.n	801051e <tu_edpt_release+0x46>
  {
    ep_state->claimed = 0;
 8010514:	687a      	ldr	r2, [r7, #4]
 8010516:	7813      	ldrb	r3, [r2, #0]
 8010518:	f36f 0382 	bfc	r3, #2, #1
 801051c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return ret;
 801051e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010520:	4618      	mov	r0, r3
 8010522:	3714      	adds	r7, #20
 8010524:	46bd      	mov	sp, r7
 8010526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052a:	4770      	bx	lr

0801052c <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b08a      	sub	sp, #40	@ 0x28
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
 8010534:	460b      	mov	r3, r1
 8010536:	70fb      	strb	r3, [r7, #3]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep)
{
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	889b      	ldrh	r3, [r3, #4]
 8010540:	b29b      	uxth	r3, r3
 8010542:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010546:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 8010548:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	78db      	ldrb	r3, [r3, #3]
 801054e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8010552:	b2db      	uxtb	r3, r3
 8010554:	2b03      	cmp	r3, #3
 8010556:	d04d      	beq.n	80105f4 <tu_edpt_validate+0xc8>
 8010558:	2b03      	cmp	r3, #3
 801055a:	dc67      	bgt.n	801062c <tu_edpt_validate+0x100>
 801055c:	2b01      	cmp	r3, #1
 801055e:	d002      	beq.n	8010566 <tu_edpt_validate+0x3a>
 8010560:	2b02      	cmp	r3, #2
 8010562:	d01d      	beq.n	80105a0 <tu_edpt_validate+0x74>
 8010564:	e062      	b.n	801062c <tu_edpt_validate+0x100>
  {
    case TUSB_XFER_ISOCHRONOUS:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8010566:	78fb      	ldrb	r3, [r7, #3]
 8010568:	2b02      	cmp	r3, #2
 801056a:	d102      	bne.n	8010572 <tu_edpt_validate+0x46>
 801056c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010570:	e001      	b.n	8010576 <tu_edpt_validate+0x4a>
 8010572:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8010576:	82fb      	strh	r3, [r7, #22]
      TU_ASSERT(max_packet_size <= spec_size);
 8010578:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801057a:	8afb      	ldrh	r3, [r7, #22]
 801057c:	429a      	cmp	r2, r3
 801057e:	d957      	bls.n	8010630 <tu_edpt_validate+0x104>
 8010580:	22a3      	movs	r2, #163	@ 0xa3
 8010582:	4930      	ldr	r1, [pc, #192]	@ (8010644 <tu_edpt_validate+0x118>)
 8010584:	4830      	ldr	r0, [pc, #192]	@ (8010648 <tu_edpt_validate+0x11c>)
 8010586:	f000 fdc1 	bl	801110c <iprintf>
 801058a:	4b30      	ldr	r3, [pc, #192]	@ (801064c <tu_edpt_validate+0x120>)
 801058c:	613b      	str	r3, [r7, #16]
 801058e:	693b      	ldr	r3, [r7, #16]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	f003 0301 	and.w	r3, r3, #1
 8010596:	2b00      	cmp	r3, #0
 8010598:	d000      	beq.n	801059c <tu_edpt_validate+0x70>
 801059a:	be00      	bkpt	0x0000
 801059c:	2300      	movs	r3, #0
 801059e:	e04d      	b.n	801063c <tu_edpt_validate+0x110>
    }
    break;

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH)
 80105a0:	78fb      	ldrb	r3, [r7, #3]
 80105a2:	2b02      	cmp	r3, #2
 80105a4:	d113      	bne.n	80105ce <tu_edpt_validate+0xa2>
      {
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 80105a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80105a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80105ac:	d042      	beq.n	8010634 <tu_edpt_validate+0x108>
 80105ae:	22ab      	movs	r2, #171	@ 0xab
 80105b0:	4924      	ldr	r1, [pc, #144]	@ (8010644 <tu_edpt_validate+0x118>)
 80105b2:	4825      	ldr	r0, [pc, #148]	@ (8010648 <tu_edpt_validate+0x11c>)
 80105b4:	f000 fdaa 	bl	801110c <iprintf>
 80105b8:	4b24      	ldr	r3, [pc, #144]	@ (801064c <tu_edpt_validate+0x120>)
 80105ba:	61bb      	str	r3, [r7, #24]
 80105bc:	69bb      	ldr	r3, [r7, #24]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	f003 0301 	and.w	r3, r3, #1
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d000      	beq.n	80105ca <tu_edpt_validate+0x9e>
 80105c8:	be00      	bkpt	0x0000
 80105ca:	2300      	movs	r3, #0
 80105cc:	e036      	b.n	801063c <tu_edpt_validate+0x110>
      }else
      {
        // TODO Bulk fullspeed can only be 8, 16, 32, 64
        TU_ASSERT(max_packet_size <= 64);
 80105ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80105d0:	2b40      	cmp	r3, #64	@ 0x40
 80105d2:	d92f      	bls.n	8010634 <tu_edpt_validate+0x108>
 80105d4:	22af      	movs	r2, #175	@ 0xaf
 80105d6:	491b      	ldr	r1, [pc, #108]	@ (8010644 <tu_edpt_validate+0x118>)
 80105d8:	481b      	ldr	r0, [pc, #108]	@ (8010648 <tu_edpt_validate+0x11c>)
 80105da:	f000 fd97 	bl	801110c <iprintf>
 80105de:	4b1b      	ldr	r3, [pc, #108]	@ (801064c <tu_edpt_validate+0x120>)
 80105e0:	61fb      	str	r3, [r7, #28]
 80105e2:	69fb      	ldr	r3, [r7, #28]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	f003 0301 	and.w	r3, r3, #1
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d000      	beq.n	80105f0 <tu_edpt_validate+0xc4>
 80105ee:	be00      	bkpt	0x0000
 80105f0:	2300      	movs	r3, #0
 80105f2:	e023      	b.n	801063c <tu_edpt_validate+0x110>
      }
    break;

    case TUSB_XFER_INTERRUPT:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 80105f4:	78fb      	ldrb	r3, [r7, #3]
 80105f6:	2b02      	cmp	r3, #2
 80105f8:	d102      	bne.n	8010600 <tu_edpt_validate+0xd4>
 80105fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80105fe:	e000      	b.n	8010602 <tu_edpt_validate+0xd6>
 8010600:	2340      	movs	r3, #64	@ 0x40
 8010602:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8010604:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010606:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010608:	429a      	cmp	r2, r3
 801060a:	d915      	bls.n	8010638 <tu_edpt_validate+0x10c>
 801060c:	22b6      	movs	r2, #182	@ 0xb6
 801060e:	490d      	ldr	r1, [pc, #52]	@ (8010644 <tu_edpt_validate+0x118>)
 8010610:	480d      	ldr	r0, [pc, #52]	@ (8010648 <tu_edpt_validate+0x11c>)
 8010612:	f000 fd7b 	bl	801110c <iprintf>
 8010616:	4b0d      	ldr	r3, [pc, #52]	@ (801064c <tu_edpt_validate+0x120>)
 8010618:	623b      	str	r3, [r7, #32]
 801061a:	6a3b      	ldr	r3, [r7, #32]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	f003 0301 	and.w	r3, r3, #1
 8010622:	2b00      	cmp	r3, #0
 8010624:	d000      	beq.n	8010628 <tu_edpt_validate+0xfc>
 8010626:	be00      	bkpt	0x0000
 8010628:	2300      	movs	r3, #0
 801062a:	e007      	b.n	801063c <tu_edpt_validate+0x110>
    }
    break;

    default: return false;
 801062c:	2300      	movs	r3, #0
 801062e:	e005      	b.n	801063c <tu_edpt_validate+0x110>
    break;
 8010630:	bf00      	nop
 8010632:	e002      	b.n	801063a <tu_edpt_validate+0x10e>
    break;
 8010634:	bf00      	nop
 8010636:	e000      	b.n	801063a <tu_edpt_validate+0x10e>
    break;
 8010638:	bf00      	nop
  }

  return true;
 801063a:	2301      	movs	r3, #1
}
 801063c:	4618      	mov	r0, r3
 801063e:	3728      	adds	r7, #40	@ 0x28
 8010640:	46bd      	mov	sp, r7
 8010642:	bd80      	pop	{r7, pc}
 8010644:	0803587c 	.word	0x0803587c
 8010648:	0801334c 	.word	0x0801334c
 801064c:	e000edf0 	.word	0xe000edf0

08010650 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
 8010650:	b480      	push	{r7}
 8010652:	b08d      	sub	sp, #52	@ 0x34
 8010654:	af00      	add	r7, sp, #0
 8010656:	60f8      	str	r0, [r7, #12]
 8010658:	60b9      	str	r1, [r7, #8]
 801065a:	4611      	mov	r1, r2
 801065c:	461a      	mov	r2, r3
 801065e:	460b      	mov	r3, r1
 8010660:	80fb      	strh	r3, [r7, #6]
 8010662:	4613      	mov	r3, r2
 8010664:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 8010666:	68bb      	ldr	r3, [r7, #8]
 8010668:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 801066a:	88fb      	ldrh	r3, [r7, #6]
 801066c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801066e:	4413      	add	r3, r2
 8010670:	62bb      	str	r3, [r7, #40]	@ 0x28

  while( p_desc < desc_end )
 8010672:	e027      	b.n	80106c4 <tu_edpt_bind_driver+0x74>
 8010674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010676:	623b      	str	r3, [r7, #32]
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8010678:	6a3b      	ldr	r3, [r7, #32]
 801067a:	3301      	adds	r3, #1
 801067c:	781b      	ldrb	r3, [r3, #0]
  {
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 801067e:	2b05      	cmp	r3, #5
 8010680:	d116      	bne.n	80106b0 <tu_edpt_bind_driver+0x60>
    {
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8010682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010684:	789b      	ldrb	r3, [r3, #2]
 8010686:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801068a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801068e:	77bb      	strb	r3, [r7, #30]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010690:	7fbb      	ldrb	r3, [r7, #30]
 8010692:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010696:	b2db      	uxtb	r3, r3

      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8010698:	005b      	lsls	r3, r3, #1
 801069a:	68fa      	ldr	r2, [r7, #12]
 801069c:	4413      	add	r3, r2
 801069e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80106a2:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80106a4:	7ffa      	ldrb	r2, [r7, #31]
 80106a6:	09d2      	lsrs	r2, r2, #7
 80106a8:	b2d2      	uxtb	r2, r2
 80106aa:	4611      	mov	r1, r2
 80106ac:	797a      	ldrb	r2, [r7, #5]
 80106ae:	545a      	strb	r2, [r3, r1]
 80106b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106b2:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80106b4:	69bb      	ldr	r3, [r7, #24]
 80106b6:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80106b8:	697b      	ldr	r3, [r7, #20]
 80106ba:	781b      	ldrb	r3, [r3, #0]
 80106bc:	461a      	mov	r2, r3
 80106be:	697b      	ldr	r3, [r7, #20]
 80106c0:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 80106c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while( p_desc < desc_end )
 80106c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106c8:	429a      	cmp	r2, r3
 80106ca:	d3d3      	bcc.n	8010674 <tu_edpt_bind_driver+0x24>
  }
}
 80106cc:	bf00      	nop
 80106ce:	bf00      	nop
 80106d0:	3734      	adds	r7, #52	@ 0x34
 80106d2:	46bd      	mov	sp, r7
 80106d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d8:	4770      	bx	lr

080106da <__cvt>:
 80106da:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80106de:	ec57 6b10 	vmov	r6, r7, d0
 80106e2:	2f00      	cmp	r7, #0
 80106e4:	460c      	mov	r4, r1
 80106e6:	4619      	mov	r1, r3
 80106e8:	463b      	mov	r3, r7
 80106ea:	bfbb      	ittet	lt
 80106ec:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80106f0:	461f      	movlt	r7, r3
 80106f2:	2300      	movge	r3, #0
 80106f4:	232d      	movlt	r3, #45	@ 0x2d
 80106f6:	700b      	strb	r3, [r1, #0]
 80106f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106fa:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80106fe:	4691      	mov	r9, r2
 8010700:	f023 0820 	bic.w	r8, r3, #32
 8010704:	bfbc      	itt	lt
 8010706:	4632      	movlt	r2, r6
 8010708:	4616      	movlt	r6, r2
 801070a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801070e:	d005      	beq.n	801071c <__cvt+0x42>
 8010710:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010714:	d100      	bne.n	8010718 <__cvt+0x3e>
 8010716:	3401      	adds	r4, #1
 8010718:	2102      	movs	r1, #2
 801071a:	e000      	b.n	801071e <__cvt+0x44>
 801071c:	2103      	movs	r1, #3
 801071e:	ab03      	add	r3, sp, #12
 8010720:	9301      	str	r3, [sp, #4]
 8010722:	ab02      	add	r3, sp, #8
 8010724:	9300      	str	r3, [sp, #0]
 8010726:	ec47 6b10 	vmov	d0, r6, r7
 801072a:	4653      	mov	r3, sl
 801072c:	4622      	mov	r2, r4
 801072e:	f000 feef 	bl	8011510 <_dtoa_r>
 8010732:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010736:	4605      	mov	r5, r0
 8010738:	d119      	bne.n	801076e <__cvt+0x94>
 801073a:	f019 0f01 	tst.w	r9, #1
 801073e:	d00e      	beq.n	801075e <__cvt+0x84>
 8010740:	eb00 0904 	add.w	r9, r0, r4
 8010744:	2200      	movs	r2, #0
 8010746:	2300      	movs	r3, #0
 8010748:	4630      	mov	r0, r6
 801074a:	4639      	mov	r1, r7
 801074c:	f7f0 f9dc 	bl	8000b08 <__aeabi_dcmpeq>
 8010750:	b108      	cbz	r0, 8010756 <__cvt+0x7c>
 8010752:	f8cd 900c 	str.w	r9, [sp, #12]
 8010756:	2230      	movs	r2, #48	@ 0x30
 8010758:	9b03      	ldr	r3, [sp, #12]
 801075a:	454b      	cmp	r3, r9
 801075c:	d31e      	bcc.n	801079c <__cvt+0xc2>
 801075e:	9b03      	ldr	r3, [sp, #12]
 8010760:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010762:	1b5b      	subs	r3, r3, r5
 8010764:	4628      	mov	r0, r5
 8010766:	6013      	str	r3, [r2, #0]
 8010768:	b004      	add	sp, #16
 801076a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801076e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010772:	eb00 0904 	add.w	r9, r0, r4
 8010776:	d1e5      	bne.n	8010744 <__cvt+0x6a>
 8010778:	7803      	ldrb	r3, [r0, #0]
 801077a:	2b30      	cmp	r3, #48	@ 0x30
 801077c:	d10a      	bne.n	8010794 <__cvt+0xba>
 801077e:	2200      	movs	r2, #0
 8010780:	2300      	movs	r3, #0
 8010782:	4630      	mov	r0, r6
 8010784:	4639      	mov	r1, r7
 8010786:	f7f0 f9bf 	bl	8000b08 <__aeabi_dcmpeq>
 801078a:	b918      	cbnz	r0, 8010794 <__cvt+0xba>
 801078c:	f1c4 0401 	rsb	r4, r4, #1
 8010790:	f8ca 4000 	str.w	r4, [sl]
 8010794:	f8da 3000 	ldr.w	r3, [sl]
 8010798:	4499      	add	r9, r3
 801079a:	e7d3      	b.n	8010744 <__cvt+0x6a>
 801079c:	1c59      	adds	r1, r3, #1
 801079e:	9103      	str	r1, [sp, #12]
 80107a0:	701a      	strb	r2, [r3, #0]
 80107a2:	e7d9      	b.n	8010758 <__cvt+0x7e>

080107a4 <__exponent>:
 80107a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107a6:	2900      	cmp	r1, #0
 80107a8:	bfba      	itte	lt
 80107aa:	4249      	neglt	r1, r1
 80107ac:	232d      	movlt	r3, #45	@ 0x2d
 80107ae:	232b      	movge	r3, #43	@ 0x2b
 80107b0:	2909      	cmp	r1, #9
 80107b2:	7002      	strb	r2, [r0, #0]
 80107b4:	7043      	strb	r3, [r0, #1]
 80107b6:	dd29      	ble.n	801080c <__exponent+0x68>
 80107b8:	f10d 0307 	add.w	r3, sp, #7
 80107bc:	461d      	mov	r5, r3
 80107be:	270a      	movs	r7, #10
 80107c0:	461a      	mov	r2, r3
 80107c2:	fbb1 f6f7 	udiv	r6, r1, r7
 80107c6:	fb07 1416 	mls	r4, r7, r6, r1
 80107ca:	3430      	adds	r4, #48	@ 0x30
 80107cc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80107d0:	460c      	mov	r4, r1
 80107d2:	2c63      	cmp	r4, #99	@ 0x63
 80107d4:	f103 33ff 	add.w	r3, r3, #4294967295
 80107d8:	4631      	mov	r1, r6
 80107da:	dcf1      	bgt.n	80107c0 <__exponent+0x1c>
 80107dc:	3130      	adds	r1, #48	@ 0x30
 80107de:	1e94      	subs	r4, r2, #2
 80107e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80107e4:	1c41      	adds	r1, r0, #1
 80107e6:	4623      	mov	r3, r4
 80107e8:	42ab      	cmp	r3, r5
 80107ea:	d30a      	bcc.n	8010802 <__exponent+0x5e>
 80107ec:	f10d 0309 	add.w	r3, sp, #9
 80107f0:	1a9b      	subs	r3, r3, r2
 80107f2:	42ac      	cmp	r4, r5
 80107f4:	bf88      	it	hi
 80107f6:	2300      	movhi	r3, #0
 80107f8:	3302      	adds	r3, #2
 80107fa:	4403      	add	r3, r0
 80107fc:	1a18      	subs	r0, r3, r0
 80107fe:	b003      	add	sp, #12
 8010800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010802:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010806:	f801 6f01 	strb.w	r6, [r1, #1]!
 801080a:	e7ed      	b.n	80107e8 <__exponent+0x44>
 801080c:	2330      	movs	r3, #48	@ 0x30
 801080e:	3130      	adds	r1, #48	@ 0x30
 8010810:	7083      	strb	r3, [r0, #2]
 8010812:	70c1      	strb	r1, [r0, #3]
 8010814:	1d03      	adds	r3, r0, #4
 8010816:	e7f1      	b.n	80107fc <__exponent+0x58>

08010818 <_printf_float>:
 8010818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801081c:	b08d      	sub	sp, #52	@ 0x34
 801081e:	460c      	mov	r4, r1
 8010820:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010824:	4616      	mov	r6, r2
 8010826:	461f      	mov	r7, r3
 8010828:	4605      	mov	r5, r0
 801082a:	f000 fd61 	bl	80112f0 <_localeconv_r>
 801082e:	6803      	ldr	r3, [r0, #0]
 8010830:	9304      	str	r3, [sp, #16]
 8010832:	4618      	mov	r0, r3
 8010834:	f7ef fd3c 	bl	80002b0 <strlen>
 8010838:	2300      	movs	r3, #0
 801083a:	930a      	str	r3, [sp, #40]	@ 0x28
 801083c:	f8d8 3000 	ldr.w	r3, [r8]
 8010840:	9005      	str	r0, [sp, #20]
 8010842:	3307      	adds	r3, #7
 8010844:	f023 0307 	bic.w	r3, r3, #7
 8010848:	f103 0208 	add.w	r2, r3, #8
 801084c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010850:	f8d4 b000 	ldr.w	fp, [r4]
 8010854:	f8c8 2000 	str.w	r2, [r8]
 8010858:	e9d3 8900 	ldrd	r8, r9, [r3]
 801085c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010860:	9307      	str	r3, [sp, #28]
 8010862:	f8cd 8018 	str.w	r8, [sp, #24]
 8010866:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801086a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801086e:	4b9c      	ldr	r3, [pc, #624]	@ (8010ae0 <_printf_float+0x2c8>)
 8010870:	f04f 32ff 	mov.w	r2, #4294967295
 8010874:	f7f0 f97a 	bl	8000b6c <__aeabi_dcmpun>
 8010878:	bb70      	cbnz	r0, 80108d8 <_printf_float+0xc0>
 801087a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801087e:	4b98      	ldr	r3, [pc, #608]	@ (8010ae0 <_printf_float+0x2c8>)
 8010880:	f04f 32ff 	mov.w	r2, #4294967295
 8010884:	f7f0 f954 	bl	8000b30 <__aeabi_dcmple>
 8010888:	bb30      	cbnz	r0, 80108d8 <_printf_float+0xc0>
 801088a:	2200      	movs	r2, #0
 801088c:	2300      	movs	r3, #0
 801088e:	4640      	mov	r0, r8
 8010890:	4649      	mov	r1, r9
 8010892:	f7f0 f943 	bl	8000b1c <__aeabi_dcmplt>
 8010896:	b110      	cbz	r0, 801089e <_printf_float+0x86>
 8010898:	232d      	movs	r3, #45	@ 0x2d
 801089a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801089e:	4a91      	ldr	r2, [pc, #580]	@ (8010ae4 <_printf_float+0x2cc>)
 80108a0:	4b91      	ldr	r3, [pc, #580]	@ (8010ae8 <_printf_float+0x2d0>)
 80108a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80108a6:	bf94      	ite	ls
 80108a8:	4690      	movls	r8, r2
 80108aa:	4698      	movhi	r8, r3
 80108ac:	2303      	movs	r3, #3
 80108ae:	6123      	str	r3, [r4, #16]
 80108b0:	f02b 0304 	bic.w	r3, fp, #4
 80108b4:	6023      	str	r3, [r4, #0]
 80108b6:	f04f 0900 	mov.w	r9, #0
 80108ba:	9700      	str	r7, [sp, #0]
 80108bc:	4633      	mov	r3, r6
 80108be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80108c0:	4621      	mov	r1, r4
 80108c2:	4628      	mov	r0, r5
 80108c4:	f000 f9d2 	bl	8010c6c <_printf_common>
 80108c8:	3001      	adds	r0, #1
 80108ca:	f040 808d 	bne.w	80109e8 <_printf_float+0x1d0>
 80108ce:	f04f 30ff 	mov.w	r0, #4294967295
 80108d2:	b00d      	add	sp, #52	@ 0x34
 80108d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108d8:	4642      	mov	r2, r8
 80108da:	464b      	mov	r3, r9
 80108dc:	4640      	mov	r0, r8
 80108de:	4649      	mov	r1, r9
 80108e0:	f7f0 f944 	bl	8000b6c <__aeabi_dcmpun>
 80108e4:	b140      	cbz	r0, 80108f8 <_printf_float+0xe0>
 80108e6:	464b      	mov	r3, r9
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	bfbc      	itt	lt
 80108ec:	232d      	movlt	r3, #45	@ 0x2d
 80108ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80108f2:	4a7e      	ldr	r2, [pc, #504]	@ (8010aec <_printf_float+0x2d4>)
 80108f4:	4b7e      	ldr	r3, [pc, #504]	@ (8010af0 <_printf_float+0x2d8>)
 80108f6:	e7d4      	b.n	80108a2 <_printf_float+0x8a>
 80108f8:	6863      	ldr	r3, [r4, #4]
 80108fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80108fe:	9206      	str	r2, [sp, #24]
 8010900:	1c5a      	adds	r2, r3, #1
 8010902:	d13b      	bne.n	801097c <_printf_float+0x164>
 8010904:	2306      	movs	r3, #6
 8010906:	6063      	str	r3, [r4, #4]
 8010908:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801090c:	2300      	movs	r3, #0
 801090e:	6022      	str	r2, [r4, #0]
 8010910:	9303      	str	r3, [sp, #12]
 8010912:	ab0a      	add	r3, sp, #40	@ 0x28
 8010914:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010918:	ab09      	add	r3, sp, #36	@ 0x24
 801091a:	9300      	str	r3, [sp, #0]
 801091c:	6861      	ldr	r1, [r4, #4]
 801091e:	ec49 8b10 	vmov	d0, r8, r9
 8010922:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010926:	4628      	mov	r0, r5
 8010928:	f7ff fed7 	bl	80106da <__cvt>
 801092c:	9b06      	ldr	r3, [sp, #24]
 801092e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010930:	2b47      	cmp	r3, #71	@ 0x47
 8010932:	4680      	mov	r8, r0
 8010934:	d129      	bne.n	801098a <_printf_float+0x172>
 8010936:	1cc8      	adds	r0, r1, #3
 8010938:	db02      	blt.n	8010940 <_printf_float+0x128>
 801093a:	6863      	ldr	r3, [r4, #4]
 801093c:	4299      	cmp	r1, r3
 801093e:	dd41      	ble.n	80109c4 <_printf_float+0x1ac>
 8010940:	f1aa 0a02 	sub.w	sl, sl, #2
 8010944:	fa5f fa8a 	uxtb.w	sl, sl
 8010948:	3901      	subs	r1, #1
 801094a:	4652      	mov	r2, sl
 801094c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010950:	9109      	str	r1, [sp, #36]	@ 0x24
 8010952:	f7ff ff27 	bl	80107a4 <__exponent>
 8010956:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010958:	1813      	adds	r3, r2, r0
 801095a:	2a01      	cmp	r2, #1
 801095c:	4681      	mov	r9, r0
 801095e:	6123      	str	r3, [r4, #16]
 8010960:	dc02      	bgt.n	8010968 <_printf_float+0x150>
 8010962:	6822      	ldr	r2, [r4, #0]
 8010964:	07d2      	lsls	r2, r2, #31
 8010966:	d501      	bpl.n	801096c <_printf_float+0x154>
 8010968:	3301      	adds	r3, #1
 801096a:	6123      	str	r3, [r4, #16]
 801096c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010970:	2b00      	cmp	r3, #0
 8010972:	d0a2      	beq.n	80108ba <_printf_float+0xa2>
 8010974:	232d      	movs	r3, #45	@ 0x2d
 8010976:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801097a:	e79e      	b.n	80108ba <_printf_float+0xa2>
 801097c:	9a06      	ldr	r2, [sp, #24]
 801097e:	2a47      	cmp	r2, #71	@ 0x47
 8010980:	d1c2      	bne.n	8010908 <_printf_float+0xf0>
 8010982:	2b00      	cmp	r3, #0
 8010984:	d1c0      	bne.n	8010908 <_printf_float+0xf0>
 8010986:	2301      	movs	r3, #1
 8010988:	e7bd      	b.n	8010906 <_printf_float+0xee>
 801098a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801098e:	d9db      	bls.n	8010948 <_printf_float+0x130>
 8010990:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010994:	d118      	bne.n	80109c8 <_printf_float+0x1b0>
 8010996:	2900      	cmp	r1, #0
 8010998:	6863      	ldr	r3, [r4, #4]
 801099a:	dd0b      	ble.n	80109b4 <_printf_float+0x19c>
 801099c:	6121      	str	r1, [r4, #16]
 801099e:	b913      	cbnz	r3, 80109a6 <_printf_float+0x18e>
 80109a0:	6822      	ldr	r2, [r4, #0]
 80109a2:	07d0      	lsls	r0, r2, #31
 80109a4:	d502      	bpl.n	80109ac <_printf_float+0x194>
 80109a6:	3301      	adds	r3, #1
 80109a8:	440b      	add	r3, r1
 80109aa:	6123      	str	r3, [r4, #16]
 80109ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80109ae:	f04f 0900 	mov.w	r9, #0
 80109b2:	e7db      	b.n	801096c <_printf_float+0x154>
 80109b4:	b913      	cbnz	r3, 80109bc <_printf_float+0x1a4>
 80109b6:	6822      	ldr	r2, [r4, #0]
 80109b8:	07d2      	lsls	r2, r2, #31
 80109ba:	d501      	bpl.n	80109c0 <_printf_float+0x1a8>
 80109bc:	3302      	adds	r3, #2
 80109be:	e7f4      	b.n	80109aa <_printf_float+0x192>
 80109c0:	2301      	movs	r3, #1
 80109c2:	e7f2      	b.n	80109aa <_printf_float+0x192>
 80109c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80109c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109ca:	4299      	cmp	r1, r3
 80109cc:	db05      	blt.n	80109da <_printf_float+0x1c2>
 80109ce:	6823      	ldr	r3, [r4, #0]
 80109d0:	6121      	str	r1, [r4, #16]
 80109d2:	07d8      	lsls	r0, r3, #31
 80109d4:	d5ea      	bpl.n	80109ac <_printf_float+0x194>
 80109d6:	1c4b      	adds	r3, r1, #1
 80109d8:	e7e7      	b.n	80109aa <_printf_float+0x192>
 80109da:	2900      	cmp	r1, #0
 80109dc:	bfd4      	ite	le
 80109de:	f1c1 0202 	rsble	r2, r1, #2
 80109e2:	2201      	movgt	r2, #1
 80109e4:	4413      	add	r3, r2
 80109e6:	e7e0      	b.n	80109aa <_printf_float+0x192>
 80109e8:	6823      	ldr	r3, [r4, #0]
 80109ea:	055a      	lsls	r2, r3, #21
 80109ec:	d407      	bmi.n	80109fe <_printf_float+0x1e6>
 80109ee:	6923      	ldr	r3, [r4, #16]
 80109f0:	4642      	mov	r2, r8
 80109f2:	4631      	mov	r1, r6
 80109f4:	4628      	mov	r0, r5
 80109f6:	47b8      	blx	r7
 80109f8:	3001      	adds	r0, #1
 80109fa:	d12b      	bne.n	8010a54 <_printf_float+0x23c>
 80109fc:	e767      	b.n	80108ce <_printf_float+0xb6>
 80109fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010a02:	f240 80dd 	bls.w	8010bc0 <_printf_float+0x3a8>
 8010a06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010a0a:	2200      	movs	r2, #0
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	f7f0 f87b 	bl	8000b08 <__aeabi_dcmpeq>
 8010a12:	2800      	cmp	r0, #0
 8010a14:	d033      	beq.n	8010a7e <_printf_float+0x266>
 8010a16:	4a37      	ldr	r2, [pc, #220]	@ (8010af4 <_printf_float+0x2dc>)
 8010a18:	2301      	movs	r3, #1
 8010a1a:	4631      	mov	r1, r6
 8010a1c:	4628      	mov	r0, r5
 8010a1e:	47b8      	blx	r7
 8010a20:	3001      	adds	r0, #1
 8010a22:	f43f af54 	beq.w	80108ce <_printf_float+0xb6>
 8010a26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010a2a:	4543      	cmp	r3, r8
 8010a2c:	db02      	blt.n	8010a34 <_printf_float+0x21c>
 8010a2e:	6823      	ldr	r3, [r4, #0]
 8010a30:	07d8      	lsls	r0, r3, #31
 8010a32:	d50f      	bpl.n	8010a54 <_printf_float+0x23c>
 8010a34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a38:	4631      	mov	r1, r6
 8010a3a:	4628      	mov	r0, r5
 8010a3c:	47b8      	blx	r7
 8010a3e:	3001      	adds	r0, #1
 8010a40:	f43f af45 	beq.w	80108ce <_printf_float+0xb6>
 8010a44:	f04f 0900 	mov.w	r9, #0
 8010a48:	f108 38ff 	add.w	r8, r8, #4294967295
 8010a4c:	f104 0a1a 	add.w	sl, r4, #26
 8010a50:	45c8      	cmp	r8, r9
 8010a52:	dc09      	bgt.n	8010a68 <_printf_float+0x250>
 8010a54:	6823      	ldr	r3, [r4, #0]
 8010a56:	079b      	lsls	r3, r3, #30
 8010a58:	f100 8103 	bmi.w	8010c62 <_printf_float+0x44a>
 8010a5c:	68e0      	ldr	r0, [r4, #12]
 8010a5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a60:	4298      	cmp	r0, r3
 8010a62:	bfb8      	it	lt
 8010a64:	4618      	movlt	r0, r3
 8010a66:	e734      	b.n	80108d2 <_printf_float+0xba>
 8010a68:	2301      	movs	r3, #1
 8010a6a:	4652      	mov	r2, sl
 8010a6c:	4631      	mov	r1, r6
 8010a6e:	4628      	mov	r0, r5
 8010a70:	47b8      	blx	r7
 8010a72:	3001      	adds	r0, #1
 8010a74:	f43f af2b 	beq.w	80108ce <_printf_float+0xb6>
 8010a78:	f109 0901 	add.w	r9, r9, #1
 8010a7c:	e7e8      	b.n	8010a50 <_printf_float+0x238>
 8010a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	dc39      	bgt.n	8010af8 <_printf_float+0x2e0>
 8010a84:	4a1b      	ldr	r2, [pc, #108]	@ (8010af4 <_printf_float+0x2dc>)
 8010a86:	2301      	movs	r3, #1
 8010a88:	4631      	mov	r1, r6
 8010a8a:	4628      	mov	r0, r5
 8010a8c:	47b8      	blx	r7
 8010a8e:	3001      	adds	r0, #1
 8010a90:	f43f af1d 	beq.w	80108ce <_printf_float+0xb6>
 8010a94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010a98:	ea59 0303 	orrs.w	r3, r9, r3
 8010a9c:	d102      	bne.n	8010aa4 <_printf_float+0x28c>
 8010a9e:	6823      	ldr	r3, [r4, #0]
 8010aa0:	07d9      	lsls	r1, r3, #31
 8010aa2:	d5d7      	bpl.n	8010a54 <_printf_float+0x23c>
 8010aa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010aa8:	4631      	mov	r1, r6
 8010aaa:	4628      	mov	r0, r5
 8010aac:	47b8      	blx	r7
 8010aae:	3001      	adds	r0, #1
 8010ab0:	f43f af0d 	beq.w	80108ce <_printf_float+0xb6>
 8010ab4:	f04f 0a00 	mov.w	sl, #0
 8010ab8:	f104 0b1a 	add.w	fp, r4, #26
 8010abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010abe:	425b      	negs	r3, r3
 8010ac0:	4553      	cmp	r3, sl
 8010ac2:	dc01      	bgt.n	8010ac8 <_printf_float+0x2b0>
 8010ac4:	464b      	mov	r3, r9
 8010ac6:	e793      	b.n	80109f0 <_printf_float+0x1d8>
 8010ac8:	2301      	movs	r3, #1
 8010aca:	465a      	mov	r2, fp
 8010acc:	4631      	mov	r1, r6
 8010ace:	4628      	mov	r0, r5
 8010ad0:	47b8      	blx	r7
 8010ad2:	3001      	adds	r0, #1
 8010ad4:	f43f aefb 	beq.w	80108ce <_printf_float+0xb6>
 8010ad8:	f10a 0a01 	add.w	sl, sl, #1
 8010adc:	e7ee      	b.n	8010abc <_printf_float+0x2a4>
 8010ade:	bf00      	nop
 8010ae0:	7fefffff 	.word	0x7fefffff
 8010ae4:	0803598e 	.word	0x0803598e
 8010ae8:	08035992 	.word	0x08035992
 8010aec:	08035996 	.word	0x08035996
 8010af0:	0803599a 	.word	0x0803599a
 8010af4:	0803599e 	.word	0x0803599e
 8010af8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010afa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010afe:	4553      	cmp	r3, sl
 8010b00:	bfa8      	it	ge
 8010b02:	4653      	movge	r3, sl
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	4699      	mov	r9, r3
 8010b08:	dc36      	bgt.n	8010b78 <_printf_float+0x360>
 8010b0a:	f04f 0b00 	mov.w	fp, #0
 8010b0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b12:	f104 021a 	add.w	r2, r4, #26
 8010b16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010b18:	9306      	str	r3, [sp, #24]
 8010b1a:	eba3 0309 	sub.w	r3, r3, r9
 8010b1e:	455b      	cmp	r3, fp
 8010b20:	dc31      	bgt.n	8010b86 <_printf_float+0x36e>
 8010b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b24:	459a      	cmp	sl, r3
 8010b26:	dc3a      	bgt.n	8010b9e <_printf_float+0x386>
 8010b28:	6823      	ldr	r3, [r4, #0]
 8010b2a:	07da      	lsls	r2, r3, #31
 8010b2c:	d437      	bmi.n	8010b9e <_printf_float+0x386>
 8010b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b30:	ebaa 0903 	sub.w	r9, sl, r3
 8010b34:	9b06      	ldr	r3, [sp, #24]
 8010b36:	ebaa 0303 	sub.w	r3, sl, r3
 8010b3a:	4599      	cmp	r9, r3
 8010b3c:	bfa8      	it	ge
 8010b3e:	4699      	movge	r9, r3
 8010b40:	f1b9 0f00 	cmp.w	r9, #0
 8010b44:	dc33      	bgt.n	8010bae <_printf_float+0x396>
 8010b46:	f04f 0800 	mov.w	r8, #0
 8010b4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b4e:	f104 0b1a 	add.w	fp, r4, #26
 8010b52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b54:	ebaa 0303 	sub.w	r3, sl, r3
 8010b58:	eba3 0309 	sub.w	r3, r3, r9
 8010b5c:	4543      	cmp	r3, r8
 8010b5e:	f77f af79 	ble.w	8010a54 <_printf_float+0x23c>
 8010b62:	2301      	movs	r3, #1
 8010b64:	465a      	mov	r2, fp
 8010b66:	4631      	mov	r1, r6
 8010b68:	4628      	mov	r0, r5
 8010b6a:	47b8      	blx	r7
 8010b6c:	3001      	adds	r0, #1
 8010b6e:	f43f aeae 	beq.w	80108ce <_printf_float+0xb6>
 8010b72:	f108 0801 	add.w	r8, r8, #1
 8010b76:	e7ec      	b.n	8010b52 <_printf_float+0x33a>
 8010b78:	4642      	mov	r2, r8
 8010b7a:	4631      	mov	r1, r6
 8010b7c:	4628      	mov	r0, r5
 8010b7e:	47b8      	blx	r7
 8010b80:	3001      	adds	r0, #1
 8010b82:	d1c2      	bne.n	8010b0a <_printf_float+0x2f2>
 8010b84:	e6a3      	b.n	80108ce <_printf_float+0xb6>
 8010b86:	2301      	movs	r3, #1
 8010b88:	4631      	mov	r1, r6
 8010b8a:	4628      	mov	r0, r5
 8010b8c:	9206      	str	r2, [sp, #24]
 8010b8e:	47b8      	blx	r7
 8010b90:	3001      	adds	r0, #1
 8010b92:	f43f ae9c 	beq.w	80108ce <_printf_float+0xb6>
 8010b96:	9a06      	ldr	r2, [sp, #24]
 8010b98:	f10b 0b01 	add.w	fp, fp, #1
 8010b9c:	e7bb      	b.n	8010b16 <_printf_float+0x2fe>
 8010b9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ba2:	4631      	mov	r1, r6
 8010ba4:	4628      	mov	r0, r5
 8010ba6:	47b8      	blx	r7
 8010ba8:	3001      	adds	r0, #1
 8010baa:	d1c0      	bne.n	8010b2e <_printf_float+0x316>
 8010bac:	e68f      	b.n	80108ce <_printf_float+0xb6>
 8010bae:	9a06      	ldr	r2, [sp, #24]
 8010bb0:	464b      	mov	r3, r9
 8010bb2:	4442      	add	r2, r8
 8010bb4:	4631      	mov	r1, r6
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	47b8      	blx	r7
 8010bba:	3001      	adds	r0, #1
 8010bbc:	d1c3      	bne.n	8010b46 <_printf_float+0x32e>
 8010bbe:	e686      	b.n	80108ce <_printf_float+0xb6>
 8010bc0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010bc4:	f1ba 0f01 	cmp.w	sl, #1
 8010bc8:	dc01      	bgt.n	8010bce <_printf_float+0x3b6>
 8010bca:	07db      	lsls	r3, r3, #31
 8010bcc:	d536      	bpl.n	8010c3c <_printf_float+0x424>
 8010bce:	2301      	movs	r3, #1
 8010bd0:	4642      	mov	r2, r8
 8010bd2:	4631      	mov	r1, r6
 8010bd4:	4628      	mov	r0, r5
 8010bd6:	47b8      	blx	r7
 8010bd8:	3001      	adds	r0, #1
 8010bda:	f43f ae78 	beq.w	80108ce <_printf_float+0xb6>
 8010bde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010be2:	4631      	mov	r1, r6
 8010be4:	4628      	mov	r0, r5
 8010be6:	47b8      	blx	r7
 8010be8:	3001      	adds	r0, #1
 8010bea:	f43f ae70 	beq.w	80108ce <_printf_float+0xb6>
 8010bee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010bf2:	2200      	movs	r2, #0
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010bfa:	f7ef ff85 	bl	8000b08 <__aeabi_dcmpeq>
 8010bfe:	b9c0      	cbnz	r0, 8010c32 <_printf_float+0x41a>
 8010c00:	4653      	mov	r3, sl
 8010c02:	f108 0201 	add.w	r2, r8, #1
 8010c06:	4631      	mov	r1, r6
 8010c08:	4628      	mov	r0, r5
 8010c0a:	47b8      	blx	r7
 8010c0c:	3001      	adds	r0, #1
 8010c0e:	d10c      	bne.n	8010c2a <_printf_float+0x412>
 8010c10:	e65d      	b.n	80108ce <_printf_float+0xb6>
 8010c12:	2301      	movs	r3, #1
 8010c14:	465a      	mov	r2, fp
 8010c16:	4631      	mov	r1, r6
 8010c18:	4628      	mov	r0, r5
 8010c1a:	47b8      	blx	r7
 8010c1c:	3001      	adds	r0, #1
 8010c1e:	f43f ae56 	beq.w	80108ce <_printf_float+0xb6>
 8010c22:	f108 0801 	add.w	r8, r8, #1
 8010c26:	45d0      	cmp	r8, sl
 8010c28:	dbf3      	blt.n	8010c12 <_printf_float+0x3fa>
 8010c2a:	464b      	mov	r3, r9
 8010c2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010c30:	e6df      	b.n	80109f2 <_printf_float+0x1da>
 8010c32:	f04f 0800 	mov.w	r8, #0
 8010c36:	f104 0b1a 	add.w	fp, r4, #26
 8010c3a:	e7f4      	b.n	8010c26 <_printf_float+0x40e>
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	4642      	mov	r2, r8
 8010c40:	e7e1      	b.n	8010c06 <_printf_float+0x3ee>
 8010c42:	2301      	movs	r3, #1
 8010c44:	464a      	mov	r2, r9
 8010c46:	4631      	mov	r1, r6
 8010c48:	4628      	mov	r0, r5
 8010c4a:	47b8      	blx	r7
 8010c4c:	3001      	adds	r0, #1
 8010c4e:	f43f ae3e 	beq.w	80108ce <_printf_float+0xb6>
 8010c52:	f108 0801 	add.w	r8, r8, #1
 8010c56:	68e3      	ldr	r3, [r4, #12]
 8010c58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010c5a:	1a5b      	subs	r3, r3, r1
 8010c5c:	4543      	cmp	r3, r8
 8010c5e:	dcf0      	bgt.n	8010c42 <_printf_float+0x42a>
 8010c60:	e6fc      	b.n	8010a5c <_printf_float+0x244>
 8010c62:	f04f 0800 	mov.w	r8, #0
 8010c66:	f104 0919 	add.w	r9, r4, #25
 8010c6a:	e7f4      	b.n	8010c56 <_printf_float+0x43e>

08010c6c <_printf_common>:
 8010c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c70:	4616      	mov	r6, r2
 8010c72:	4698      	mov	r8, r3
 8010c74:	688a      	ldr	r2, [r1, #8]
 8010c76:	690b      	ldr	r3, [r1, #16]
 8010c78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010c7c:	4293      	cmp	r3, r2
 8010c7e:	bfb8      	it	lt
 8010c80:	4613      	movlt	r3, r2
 8010c82:	6033      	str	r3, [r6, #0]
 8010c84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010c88:	4607      	mov	r7, r0
 8010c8a:	460c      	mov	r4, r1
 8010c8c:	b10a      	cbz	r2, 8010c92 <_printf_common+0x26>
 8010c8e:	3301      	adds	r3, #1
 8010c90:	6033      	str	r3, [r6, #0]
 8010c92:	6823      	ldr	r3, [r4, #0]
 8010c94:	0699      	lsls	r1, r3, #26
 8010c96:	bf42      	ittt	mi
 8010c98:	6833      	ldrmi	r3, [r6, #0]
 8010c9a:	3302      	addmi	r3, #2
 8010c9c:	6033      	strmi	r3, [r6, #0]
 8010c9e:	6825      	ldr	r5, [r4, #0]
 8010ca0:	f015 0506 	ands.w	r5, r5, #6
 8010ca4:	d106      	bne.n	8010cb4 <_printf_common+0x48>
 8010ca6:	f104 0a19 	add.w	sl, r4, #25
 8010caa:	68e3      	ldr	r3, [r4, #12]
 8010cac:	6832      	ldr	r2, [r6, #0]
 8010cae:	1a9b      	subs	r3, r3, r2
 8010cb0:	42ab      	cmp	r3, r5
 8010cb2:	dc26      	bgt.n	8010d02 <_printf_common+0x96>
 8010cb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010cb8:	6822      	ldr	r2, [r4, #0]
 8010cba:	3b00      	subs	r3, #0
 8010cbc:	bf18      	it	ne
 8010cbe:	2301      	movne	r3, #1
 8010cc0:	0692      	lsls	r2, r2, #26
 8010cc2:	d42b      	bmi.n	8010d1c <_printf_common+0xb0>
 8010cc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010cc8:	4641      	mov	r1, r8
 8010cca:	4638      	mov	r0, r7
 8010ccc:	47c8      	blx	r9
 8010cce:	3001      	adds	r0, #1
 8010cd0:	d01e      	beq.n	8010d10 <_printf_common+0xa4>
 8010cd2:	6823      	ldr	r3, [r4, #0]
 8010cd4:	6922      	ldr	r2, [r4, #16]
 8010cd6:	f003 0306 	and.w	r3, r3, #6
 8010cda:	2b04      	cmp	r3, #4
 8010cdc:	bf02      	ittt	eq
 8010cde:	68e5      	ldreq	r5, [r4, #12]
 8010ce0:	6833      	ldreq	r3, [r6, #0]
 8010ce2:	1aed      	subeq	r5, r5, r3
 8010ce4:	68a3      	ldr	r3, [r4, #8]
 8010ce6:	bf0c      	ite	eq
 8010ce8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010cec:	2500      	movne	r5, #0
 8010cee:	4293      	cmp	r3, r2
 8010cf0:	bfc4      	itt	gt
 8010cf2:	1a9b      	subgt	r3, r3, r2
 8010cf4:	18ed      	addgt	r5, r5, r3
 8010cf6:	2600      	movs	r6, #0
 8010cf8:	341a      	adds	r4, #26
 8010cfa:	42b5      	cmp	r5, r6
 8010cfc:	d11a      	bne.n	8010d34 <_printf_common+0xc8>
 8010cfe:	2000      	movs	r0, #0
 8010d00:	e008      	b.n	8010d14 <_printf_common+0xa8>
 8010d02:	2301      	movs	r3, #1
 8010d04:	4652      	mov	r2, sl
 8010d06:	4641      	mov	r1, r8
 8010d08:	4638      	mov	r0, r7
 8010d0a:	47c8      	blx	r9
 8010d0c:	3001      	adds	r0, #1
 8010d0e:	d103      	bne.n	8010d18 <_printf_common+0xac>
 8010d10:	f04f 30ff 	mov.w	r0, #4294967295
 8010d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d18:	3501      	adds	r5, #1
 8010d1a:	e7c6      	b.n	8010caa <_printf_common+0x3e>
 8010d1c:	18e1      	adds	r1, r4, r3
 8010d1e:	1c5a      	adds	r2, r3, #1
 8010d20:	2030      	movs	r0, #48	@ 0x30
 8010d22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010d26:	4422      	add	r2, r4
 8010d28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010d2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010d30:	3302      	adds	r3, #2
 8010d32:	e7c7      	b.n	8010cc4 <_printf_common+0x58>
 8010d34:	2301      	movs	r3, #1
 8010d36:	4622      	mov	r2, r4
 8010d38:	4641      	mov	r1, r8
 8010d3a:	4638      	mov	r0, r7
 8010d3c:	47c8      	blx	r9
 8010d3e:	3001      	adds	r0, #1
 8010d40:	d0e6      	beq.n	8010d10 <_printf_common+0xa4>
 8010d42:	3601      	adds	r6, #1
 8010d44:	e7d9      	b.n	8010cfa <_printf_common+0x8e>
	...

08010d48 <_printf_i>:
 8010d48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010d4c:	7e0f      	ldrb	r7, [r1, #24]
 8010d4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010d50:	2f78      	cmp	r7, #120	@ 0x78
 8010d52:	4691      	mov	r9, r2
 8010d54:	4680      	mov	r8, r0
 8010d56:	460c      	mov	r4, r1
 8010d58:	469a      	mov	sl, r3
 8010d5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010d5e:	d807      	bhi.n	8010d70 <_printf_i+0x28>
 8010d60:	2f62      	cmp	r7, #98	@ 0x62
 8010d62:	d80a      	bhi.n	8010d7a <_printf_i+0x32>
 8010d64:	2f00      	cmp	r7, #0
 8010d66:	f000 80d2 	beq.w	8010f0e <_printf_i+0x1c6>
 8010d6a:	2f58      	cmp	r7, #88	@ 0x58
 8010d6c:	f000 80b9 	beq.w	8010ee2 <_printf_i+0x19a>
 8010d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010d74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010d78:	e03a      	b.n	8010df0 <_printf_i+0xa8>
 8010d7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010d7e:	2b15      	cmp	r3, #21
 8010d80:	d8f6      	bhi.n	8010d70 <_printf_i+0x28>
 8010d82:	a101      	add	r1, pc, #4	@ (adr r1, 8010d88 <_printf_i+0x40>)
 8010d84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010d88:	08010de1 	.word	0x08010de1
 8010d8c:	08010df5 	.word	0x08010df5
 8010d90:	08010d71 	.word	0x08010d71
 8010d94:	08010d71 	.word	0x08010d71
 8010d98:	08010d71 	.word	0x08010d71
 8010d9c:	08010d71 	.word	0x08010d71
 8010da0:	08010df5 	.word	0x08010df5
 8010da4:	08010d71 	.word	0x08010d71
 8010da8:	08010d71 	.word	0x08010d71
 8010dac:	08010d71 	.word	0x08010d71
 8010db0:	08010d71 	.word	0x08010d71
 8010db4:	08010ef5 	.word	0x08010ef5
 8010db8:	08010e1f 	.word	0x08010e1f
 8010dbc:	08010eaf 	.word	0x08010eaf
 8010dc0:	08010d71 	.word	0x08010d71
 8010dc4:	08010d71 	.word	0x08010d71
 8010dc8:	08010f17 	.word	0x08010f17
 8010dcc:	08010d71 	.word	0x08010d71
 8010dd0:	08010e1f 	.word	0x08010e1f
 8010dd4:	08010d71 	.word	0x08010d71
 8010dd8:	08010d71 	.word	0x08010d71
 8010ddc:	08010eb7 	.word	0x08010eb7
 8010de0:	6833      	ldr	r3, [r6, #0]
 8010de2:	1d1a      	adds	r2, r3, #4
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	6032      	str	r2, [r6, #0]
 8010de8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010dec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010df0:	2301      	movs	r3, #1
 8010df2:	e09d      	b.n	8010f30 <_printf_i+0x1e8>
 8010df4:	6833      	ldr	r3, [r6, #0]
 8010df6:	6820      	ldr	r0, [r4, #0]
 8010df8:	1d19      	adds	r1, r3, #4
 8010dfa:	6031      	str	r1, [r6, #0]
 8010dfc:	0606      	lsls	r6, r0, #24
 8010dfe:	d501      	bpl.n	8010e04 <_printf_i+0xbc>
 8010e00:	681d      	ldr	r5, [r3, #0]
 8010e02:	e003      	b.n	8010e0c <_printf_i+0xc4>
 8010e04:	0645      	lsls	r5, r0, #25
 8010e06:	d5fb      	bpl.n	8010e00 <_printf_i+0xb8>
 8010e08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010e0c:	2d00      	cmp	r5, #0
 8010e0e:	da03      	bge.n	8010e18 <_printf_i+0xd0>
 8010e10:	232d      	movs	r3, #45	@ 0x2d
 8010e12:	426d      	negs	r5, r5
 8010e14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010e18:	4859      	ldr	r0, [pc, #356]	@ (8010f80 <_printf_i+0x238>)
 8010e1a:	230a      	movs	r3, #10
 8010e1c:	e011      	b.n	8010e42 <_printf_i+0xfa>
 8010e1e:	6821      	ldr	r1, [r4, #0]
 8010e20:	6833      	ldr	r3, [r6, #0]
 8010e22:	0608      	lsls	r0, r1, #24
 8010e24:	f853 5b04 	ldr.w	r5, [r3], #4
 8010e28:	d402      	bmi.n	8010e30 <_printf_i+0xe8>
 8010e2a:	0649      	lsls	r1, r1, #25
 8010e2c:	bf48      	it	mi
 8010e2e:	b2ad      	uxthmi	r5, r5
 8010e30:	2f6f      	cmp	r7, #111	@ 0x6f
 8010e32:	4853      	ldr	r0, [pc, #332]	@ (8010f80 <_printf_i+0x238>)
 8010e34:	6033      	str	r3, [r6, #0]
 8010e36:	bf14      	ite	ne
 8010e38:	230a      	movne	r3, #10
 8010e3a:	2308      	moveq	r3, #8
 8010e3c:	2100      	movs	r1, #0
 8010e3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010e42:	6866      	ldr	r6, [r4, #4]
 8010e44:	60a6      	str	r6, [r4, #8]
 8010e46:	2e00      	cmp	r6, #0
 8010e48:	bfa2      	ittt	ge
 8010e4a:	6821      	ldrge	r1, [r4, #0]
 8010e4c:	f021 0104 	bicge.w	r1, r1, #4
 8010e50:	6021      	strge	r1, [r4, #0]
 8010e52:	b90d      	cbnz	r5, 8010e58 <_printf_i+0x110>
 8010e54:	2e00      	cmp	r6, #0
 8010e56:	d04b      	beq.n	8010ef0 <_printf_i+0x1a8>
 8010e58:	4616      	mov	r6, r2
 8010e5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8010e5e:	fb03 5711 	mls	r7, r3, r1, r5
 8010e62:	5dc7      	ldrb	r7, [r0, r7]
 8010e64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010e68:	462f      	mov	r7, r5
 8010e6a:	42bb      	cmp	r3, r7
 8010e6c:	460d      	mov	r5, r1
 8010e6e:	d9f4      	bls.n	8010e5a <_printf_i+0x112>
 8010e70:	2b08      	cmp	r3, #8
 8010e72:	d10b      	bne.n	8010e8c <_printf_i+0x144>
 8010e74:	6823      	ldr	r3, [r4, #0]
 8010e76:	07df      	lsls	r7, r3, #31
 8010e78:	d508      	bpl.n	8010e8c <_printf_i+0x144>
 8010e7a:	6923      	ldr	r3, [r4, #16]
 8010e7c:	6861      	ldr	r1, [r4, #4]
 8010e7e:	4299      	cmp	r1, r3
 8010e80:	bfde      	ittt	le
 8010e82:	2330      	movle	r3, #48	@ 0x30
 8010e84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010e88:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010e8c:	1b92      	subs	r2, r2, r6
 8010e8e:	6122      	str	r2, [r4, #16]
 8010e90:	f8cd a000 	str.w	sl, [sp]
 8010e94:	464b      	mov	r3, r9
 8010e96:	aa03      	add	r2, sp, #12
 8010e98:	4621      	mov	r1, r4
 8010e9a:	4640      	mov	r0, r8
 8010e9c:	f7ff fee6 	bl	8010c6c <_printf_common>
 8010ea0:	3001      	adds	r0, #1
 8010ea2:	d14a      	bne.n	8010f3a <_printf_i+0x1f2>
 8010ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ea8:	b004      	add	sp, #16
 8010eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010eae:	6823      	ldr	r3, [r4, #0]
 8010eb0:	f043 0320 	orr.w	r3, r3, #32
 8010eb4:	6023      	str	r3, [r4, #0]
 8010eb6:	4833      	ldr	r0, [pc, #204]	@ (8010f84 <_printf_i+0x23c>)
 8010eb8:	2778      	movs	r7, #120	@ 0x78
 8010eba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010ebe:	6823      	ldr	r3, [r4, #0]
 8010ec0:	6831      	ldr	r1, [r6, #0]
 8010ec2:	061f      	lsls	r7, r3, #24
 8010ec4:	f851 5b04 	ldr.w	r5, [r1], #4
 8010ec8:	d402      	bmi.n	8010ed0 <_printf_i+0x188>
 8010eca:	065f      	lsls	r7, r3, #25
 8010ecc:	bf48      	it	mi
 8010ece:	b2ad      	uxthmi	r5, r5
 8010ed0:	6031      	str	r1, [r6, #0]
 8010ed2:	07d9      	lsls	r1, r3, #31
 8010ed4:	bf44      	itt	mi
 8010ed6:	f043 0320 	orrmi.w	r3, r3, #32
 8010eda:	6023      	strmi	r3, [r4, #0]
 8010edc:	b11d      	cbz	r5, 8010ee6 <_printf_i+0x19e>
 8010ede:	2310      	movs	r3, #16
 8010ee0:	e7ac      	b.n	8010e3c <_printf_i+0xf4>
 8010ee2:	4827      	ldr	r0, [pc, #156]	@ (8010f80 <_printf_i+0x238>)
 8010ee4:	e7e9      	b.n	8010eba <_printf_i+0x172>
 8010ee6:	6823      	ldr	r3, [r4, #0]
 8010ee8:	f023 0320 	bic.w	r3, r3, #32
 8010eec:	6023      	str	r3, [r4, #0]
 8010eee:	e7f6      	b.n	8010ede <_printf_i+0x196>
 8010ef0:	4616      	mov	r6, r2
 8010ef2:	e7bd      	b.n	8010e70 <_printf_i+0x128>
 8010ef4:	6833      	ldr	r3, [r6, #0]
 8010ef6:	6825      	ldr	r5, [r4, #0]
 8010ef8:	6961      	ldr	r1, [r4, #20]
 8010efa:	1d18      	adds	r0, r3, #4
 8010efc:	6030      	str	r0, [r6, #0]
 8010efe:	062e      	lsls	r6, r5, #24
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	d501      	bpl.n	8010f08 <_printf_i+0x1c0>
 8010f04:	6019      	str	r1, [r3, #0]
 8010f06:	e002      	b.n	8010f0e <_printf_i+0x1c6>
 8010f08:	0668      	lsls	r0, r5, #25
 8010f0a:	d5fb      	bpl.n	8010f04 <_printf_i+0x1bc>
 8010f0c:	8019      	strh	r1, [r3, #0]
 8010f0e:	2300      	movs	r3, #0
 8010f10:	6123      	str	r3, [r4, #16]
 8010f12:	4616      	mov	r6, r2
 8010f14:	e7bc      	b.n	8010e90 <_printf_i+0x148>
 8010f16:	6833      	ldr	r3, [r6, #0]
 8010f18:	1d1a      	adds	r2, r3, #4
 8010f1a:	6032      	str	r2, [r6, #0]
 8010f1c:	681e      	ldr	r6, [r3, #0]
 8010f1e:	6862      	ldr	r2, [r4, #4]
 8010f20:	2100      	movs	r1, #0
 8010f22:	4630      	mov	r0, r6
 8010f24:	f7ef f974 	bl	8000210 <memchr>
 8010f28:	b108      	cbz	r0, 8010f2e <_printf_i+0x1e6>
 8010f2a:	1b80      	subs	r0, r0, r6
 8010f2c:	6060      	str	r0, [r4, #4]
 8010f2e:	6863      	ldr	r3, [r4, #4]
 8010f30:	6123      	str	r3, [r4, #16]
 8010f32:	2300      	movs	r3, #0
 8010f34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f38:	e7aa      	b.n	8010e90 <_printf_i+0x148>
 8010f3a:	6923      	ldr	r3, [r4, #16]
 8010f3c:	4632      	mov	r2, r6
 8010f3e:	4649      	mov	r1, r9
 8010f40:	4640      	mov	r0, r8
 8010f42:	47d0      	blx	sl
 8010f44:	3001      	adds	r0, #1
 8010f46:	d0ad      	beq.n	8010ea4 <_printf_i+0x15c>
 8010f48:	6823      	ldr	r3, [r4, #0]
 8010f4a:	079b      	lsls	r3, r3, #30
 8010f4c:	d413      	bmi.n	8010f76 <_printf_i+0x22e>
 8010f4e:	68e0      	ldr	r0, [r4, #12]
 8010f50:	9b03      	ldr	r3, [sp, #12]
 8010f52:	4298      	cmp	r0, r3
 8010f54:	bfb8      	it	lt
 8010f56:	4618      	movlt	r0, r3
 8010f58:	e7a6      	b.n	8010ea8 <_printf_i+0x160>
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	4632      	mov	r2, r6
 8010f5e:	4649      	mov	r1, r9
 8010f60:	4640      	mov	r0, r8
 8010f62:	47d0      	blx	sl
 8010f64:	3001      	adds	r0, #1
 8010f66:	d09d      	beq.n	8010ea4 <_printf_i+0x15c>
 8010f68:	3501      	adds	r5, #1
 8010f6a:	68e3      	ldr	r3, [r4, #12]
 8010f6c:	9903      	ldr	r1, [sp, #12]
 8010f6e:	1a5b      	subs	r3, r3, r1
 8010f70:	42ab      	cmp	r3, r5
 8010f72:	dcf2      	bgt.n	8010f5a <_printf_i+0x212>
 8010f74:	e7eb      	b.n	8010f4e <_printf_i+0x206>
 8010f76:	2500      	movs	r5, #0
 8010f78:	f104 0619 	add.w	r6, r4, #25
 8010f7c:	e7f5      	b.n	8010f6a <_printf_i+0x222>
 8010f7e:	bf00      	nop
 8010f80:	080359a0 	.word	0x080359a0
 8010f84:	080359b1 	.word	0x080359b1

08010f88 <std>:
 8010f88:	2300      	movs	r3, #0
 8010f8a:	b510      	push	{r4, lr}
 8010f8c:	4604      	mov	r4, r0
 8010f8e:	e9c0 3300 	strd	r3, r3, [r0]
 8010f92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010f96:	6083      	str	r3, [r0, #8]
 8010f98:	8181      	strh	r1, [r0, #12]
 8010f9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8010f9c:	81c2      	strh	r2, [r0, #14]
 8010f9e:	6183      	str	r3, [r0, #24]
 8010fa0:	4619      	mov	r1, r3
 8010fa2:	2208      	movs	r2, #8
 8010fa4:	305c      	adds	r0, #92	@ 0x5c
 8010fa6:	f000 f99b 	bl	80112e0 <memset>
 8010faa:	4b0d      	ldr	r3, [pc, #52]	@ (8010fe0 <std+0x58>)
 8010fac:	6263      	str	r3, [r4, #36]	@ 0x24
 8010fae:	4b0d      	ldr	r3, [pc, #52]	@ (8010fe4 <std+0x5c>)
 8010fb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8010fe8 <std+0x60>)
 8010fb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8010fec <std+0x64>)
 8010fb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8010fba:	4b0d      	ldr	r3, [pc, #52]	@ (8010ff0 <std+0x68>)
 8010fbc:	6224      	str	r4, [r4, #32]
 8010fbe:	429c      	cmp	r4, r3
 8010fc0:	d006      	beq.n	8010fd0 <std+0x48>
 8010fc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010fc6:	4294      	cmp	r4, r2
 8010fc8:	d002      	beq.n	8010fd0 <std+0x48>
 8010fca:	33d0      	adds	r3, #208	@ 0xd0
 8010fcc:	429c      	cmp	r4, r3
 8010fce:	d105      	bne.n	8010fdc <std+0x54>
 8010fd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010fd8:	f000 b9fe 	b.w	80113d8 <__retarget_lock_init_recursive>
 8010fdc:	bd10      	pop	{r4, pc}
 8010fde:	bf00      	nop
 8010fe0:	08011131 	.word	0x08011131
 8010fe4:	08011153 	.word	0x08011153
 8010fe8:	0801118b 	.word	0x0801118b
 8010fec:	080111af 	.word	0x080111af
 8010ff0:	20005280 	.word	0x20005280

08010ff4 <stdio_exit_handler>:
 8010ff4:	4a02      	ldr	r2, [pc, #8]	@ (8011000 <stdio_exit_handler+0xc>)
 8010ff6:	4903      	ldr	r1, [pc, #12]	@ (8011004 <stdio_exit_handler+0x10>)
 8010ff8:	4803      	ldr	r0, [pc, #12]	@ (8011008 <stdio_exit_handler+0x14>)
 8010ffa:	f000 b869 	b.w	80110d0 <_fwalk_sglue>
 8010ffe:	bf00      	nop
 8011000:	200001c4 	.word	0x200001c4
 8011004:	08012d29 	.word	0x08012d29
 8011008:	200001d4 	.word	0x200001d4

0801100c <cleanup_stdio>:
 801100c:	6841      	ldr	r1, [r0, #4]
 801100e:	4b0c      	ldr	r3, [pc, #48]	@ (8011040 <cleanup_stdio+0x34>)
 8011010:	4299      	cmp	r1, r3
 8011012:	b510      	push	{r4, lr}
 8011014:	4604      	mov	r4, r0
 8011016:	d001      	beq.n	801101c <cleanup_stdio+0x10>
 8011018:	f001 fe86 	bl	8012d28 <_fflush_r>
 801101c:	68a1      	ldr	r1, [r4, #8]
 801101e:	4b09      	ldr	r3, [pc, #36]	@ (8011044 <cleanup_stdio+0x38>)
 8011020:	4299      	cmp	r1, r3
 8011022:	d002      	beq.n	801102a <cleanup_stdio+0x1e>
 8011024:	4620      	mov	r0, r4
 8011026:	f001 fe7f 	bl	8012d28 <_fflush_r>
 801102a:	68e1      	ldr	r1, [r4, #12]
 801102c:	4b06      	ldr	r3, [pc, #24]	@ (8011048 <cleanup_stdio+0x3c>)
 801102e:	4299      	cmp	r1, r3
 8011030:	d004      	beq.n	801103c <cleanup_stdio+0x30>
 8011032:	4620      	mov	r0, r4
 8011034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011038:	f001 be76 	b.w	8012d28 <_fflush_r>
 801103c:	bd10      	pop	{r4, pc}
 801103e:	bf00      	nop
 8011040:	20005280 	.word	0x20005280
 8011044:	200052e8 	.word	0x200052e8
 8011048:	20005350 	.word	0x20005350

0801104c <global_stdio_init.part.0>:
 801104c:	b510      	push	{r4, lr}
 801104e:	4b0b      	ldr	r3, [pc, #44]	@ (801107c <global_stdio_init.part.0+0x30>)
 8011050:	4c0b      	ldr	r4, [pc, #44]	@ (8011080 <global_stdio_init.part.0+0x34>)
 8011052:	4a0c      	ldr	r2, [pc, #48]	@ (8011084 <global_stdio_init.part.0+0x38>)
 8011054:	601a      	str	r2, [r3, #0]
 8011056:	4620      	mov	r0, r4
 8011058:	2200      	movs	r2, #0
 801105a:	2104      	movs	r1, #4
 801105c:	f7ff ff94 	bl	8010f88 <std>
 8011060:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011064:	2201      	movs	r2, #1
 8011066:	2109      	movs	r1, #9
 8011068:	f7ff ff8e 	bl	8010f88 <std>
 801106c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011070:	2202      	movs	r2, #2
 8011072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011076:	2112      	movs	r1, #18
 8011078:	f7ff bf86 	b.w	8010f88 <std>
 801107c:	200053b8 	.word	0x200053b8
 8011080:	20005280 	.word	0x20005280
 8011084:	08010ff5 	.word	0x08010ff5

08011088 <__sfp_lock_acquire>:
 8011088:	4801      	ldr	r0, [pc, #4]	@ (8011090 <__sfp_lock_acquire+0x8>)
 801108a:	f000 b9a6 	b.w	80113da <__retarget_lock_acquire_recursive>
 801108e:	bf00      	nop
 8011090:	200053c1 	.word	0x200053c1

08011094 <__sfp_lock_release>:
 8011094:	4801      	ldr	r0, [pc, #4]	@ (801109c <__sfp_lock_release+0x8>)
 8011096:	f000 b9a1 	b.w	80113dc <__retarget_lock_release_recursive>
 801109a:	bf00      	nop
 801109c:	200053c1 	.word	0x200053c1

080110a0 <__sinit>:
 80110a0:	b510      	push	{r4, lr}
 80110a2:	4604      	mov	r4, r0
 80110a4:	f7ff fff0 	bl	8011088 <__sfp_lock_acquire>
 80110a8:	6a23      	ldr	r3, [r4, #32]
 80110aa:	b11b      	cbz	r3, 80110b4 <__sinit+0x14>
 80110ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80110b0:	f7ff bff0 	b.w	8011094 <__sfp_lock_release>
 80110b4:	4b04      	ldr	r3, [pc, #16]	@ (80110c8 <__sinit+0x28>)
 80110b6:	6223      	str	r3, [r4, #32]
 80110b8:	4b04      	ldr	r3, [pc, #16]	@ (80110cc <__sinit+0x2c>)
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d1f5      	bne.n	80110ac <__sinit+0xc>
 80110c0:	f7ff ffc4 	bl	801104c <global_stdio_init.part.0>
 80110c4:	e7f2      	b.n	80110ac <__sinit+0xc>
 80110c6:	bf00      	nop
 80110c8:	0801100d 	.word	0x0801100d
 80110cc:	200053b8 	.word	0x200053b8

080110d0 <_fwalk_sglue>:
 80110d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110d4:	4607      	mov	r7, r0
 80110d6:	4688      	mov	r8, r1
 80110d8:	4614      	mov	r4, r2
 80110da:	2600      	movs	r6, #0
 80110dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80110e0:	f1b9 0901 	subs.w	r9, r9, #1
 80110e4:	d505      	bpl.n	80110f2 <_fwalk_sglue+0x22>
 80110e6:	6824      	ldr	r4, [r4, #0]
 80110e8:	2c00      	cmp	r4, #0
 80110ea:	d1f7      	bne.n	80110dc <_fwalk_sglue+0xc>
 80110ec:	4630      	mov	r0, r6
 80110ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110f2:	89ab      	ldrh	r3, [r5, #12]
 80110f4:	2b01      	cmp	r3, #1
 80110f6:	d907      	bls.n	8011108 <_fwalk_sglue+0x38>
 80110f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80110fc:	3301      	adds	r3, #1
 80110fe:	d003      	beq.n	8011108 <_fwalk_sglue+0x38>
 8011100:	4629      	mov	r1, r5
 8011102:	4638      	mov	r0, r7
 8011104:	47c0      	blx	r8
 8011106:	4306      	orrs	r6, r0
 8011108:	3568      	adds	r5, #104	@ 0x68
 801110a:	e7e9      	b.n	80110e0 <_fwalk_sglue+0x10>

0801110c <iprintf>:
 801110c:	b40f      	push	{r0, r1, r2, r3}
 801110e:	b507      	push	{r0, r1, r2, lr}
 8011110:	4906      	ldr	r1, [pc, #24]	@ (801112c <iprintf+0x20>)
 8011112:	ab04      	add	r3, sp, #16
 8011114:	6808      	ldr	r0, [r1, #0]
 8011116:	f853 2b04 	ldr.w	r2, [r3], #4
 801111a:	6881      	ldr	r1, [r0, #8]
 801111c:	9301      	str	r3, [sp, #4]
 801111e:	f001 fc67 	bl	80129f0 <_vfiprintf_r>
 8011122:	b003      	add	sp, #12
 8011124:	f85d eb04 	ldr.w	lr, [sp], #4
 8011128:	b004      	add	sp, #16
 801112a:	4770      	bx	lr
 801112c:	200001d0 	.word	0x200001d0

08011130 <__sread>:
 8011130:	b510      	push	{r4, lr}
 8011132:	460c      	mov	r4, r1
 8011134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011138:	f000 f900 	bl	801133c <_read_r>
 801113c:	2800      	cmp	r0, #0
 801113e:	bfab      	itete	ge
 8011140:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011142:	89a3      	ldrhlt	r3, [r4, #12]
 8011144:	181b      	addge	r3, r3, r0
 8011146:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801114a:	bfac      	ite	ge
 801114c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801114e:	81a3      	strhlt	r3, [r4, #12]
 8011150:	bd10      	pop	{r4, pc}

08011152 <__swrite>:
 8011152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011156:	461f      	mov	r7, r3
 8011158:	898b      	ldrh	r3, [r1, #12]
 801115a:	05db      	lsls	r3, r3, #23
 801115c:	4605      	mov	r5, r0
 801115e:	460c      	mov	r4, r1
 8011160:	4616      	mov	r6, r2
 8011162:	d505      	bpl.n	8011170 <__swrite+0x1e>
 8011164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011168:	2302      	movs	r3, #2
 801116a:	2200      	movs	r2, #0
 801116c:	f000 f8d4 	bl	8011318 <_lseek_r>
 8011170:	89a3      	ldrh	r3, [r4, #12]
 8011172:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011176:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801117a:	81a3      	strh	r3, [r4, #12]
 801117c:	4632      	mov	r2, r6
 801117e:	463b      	mov	r3, r7
 8011180:	4628      	mov	r0, r5
 8011182:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011186:	f000 b8eb 	b.w	8011360 <_write_r>

0801118a <__sseek>:
 801118a:	b510      	push	{r4, lr}
 801118c:	460c      	mov	r4, r1
 801118e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011192:	f000 f8c1 	bl	8011318 <_lseek_r>
 8011196:	1c43      	adds	r3, r0, #1
 8011198:	89a3      	ldrh	r3, [r4, #12]
 801119a:	bf15      	itete	ne
 801119c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801119e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80111a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80111a6:	81a3      	strheq	r3, [r4, #12]
 80111a8:	bf18      	it	ne
 80111aa:	81a3      	strhne	r3, [r4, #12]
 80111ac:	bd10      	pop	{r4, pc}

080111ae <__sclose>:
 80111ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80111b2:	f000 b8a1 	b.w	80112f8 <_close_r>

080111b6 <__swbuf_r>:
 80111b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111b8:	460e      	mov	r6, r1
 80111ba:	4614      	mov	r4, r2
 80111bc:	4605      	mov	r5, r0
 80111be:	b118      	cbz	r0, 80111c8 <__swbuf_r+0x12>
 80111c0:	6a03      	ldr	r3, [r0, #32]
 80111c2:	b90b      	cbnz	r3, 80111c8 <__swbuf_r+0x12>
 80111c4:	f7ff ff6c 	bl	80110a0 <__sinit>
 80111c8:	69a3      	ldr	r3, [r4, #24]
 80111ca:	60a3      	str	r3, [r4, #8]
 80111cc:	89a3      	ldrh	r3, [r4, #12]
 80111ce:	071a      	lsls	r2, r3, #28
 80111d0:	d501      	bpl.n	80111d6 <__swbuf_r+0x20>
 80111d2:	6923      	ldr	r3, [r4, #16]
 80111d4:	b943      	cbnz	r3, 80111e8 <__swbuf_r+0x32>
 80111d6:	4621      	mov	r1, r4
 80111d8:	4628      	mov	r0, r5
 80111da:	f000 f82b 	bl	8011234 <__swsetup_r>
 80111de:	b118      	cbz	r0, 80111e8 <__swbuf_r+0x32>
 80111e0:	f04f 37ff 	mov.w	r7, #4294967295
 80111e4:	4638      	mov	r0, r7
 80111e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80111e8:	6823      	ldr	r3, [r4, #0]
 80111ea:	6922      	ldr	r2, [r4, #16]
 80111ec:	1a98      	subs	r0, r3, r2
 80111ee:	6963      	ldr	r3, [r4, #20]
 80111f0:	b2f6      	uxtb	r6, r6
 80111f2:	4283      	cmp	r3, r0
 80111f4:	4637      	mov	r7, r6
 80111f6:	dc05      	bgt.n	8011204 <__swbuf_r+0x4e>
 80111f8:	4621      	mov	r1, r4
 80111fa:	4628      	mov	r0, r5
 80111fc:	f001 fd94 	bl	8012d28 <_fflush_r>
 8011200:	2800      	cmp	r0, #0
 8011202:	d1ed      	bne.n	80111e0 <__swbuf_r+0x2a>
 8011204:	68a3      	ldr	r3, [r4, #8]
 8011206:	3b01      	subs	r3, #1
 8011208:	60a3      	str	r3, [r4, #8]
 801120a:	6823      	ldr	r3, [r4, #0]
 801120c:	1c5a      	adds	r2, r3, #1
 801120e:	6022      	str	r2, [r4, #0]
 8011210:	701e      	strb	r6, [r3, #0]
 8011212:	6962      	ldr	r2, [r4, #20]
 8011214:	1c43      	adds	r3, r0, #1
 8011216:	429a      	cmp	r2, r3
 8011218:	d004      	beq.n	8011224 <__swbuf_r+0x6e>
 801121a:	89a3      	ldrh	r3, [r4, #12]
 801121c:	07db      	lsls	r3, r3, #31
 801121e:	d5e1      	bpl.n	80111e4 <__swbuf_r+0x2e>
 8011220:	2e0a      	cmp	r6, #10
 8011222:	d1df      	bne.n	80111e4 <__swbuf_r+0x2e>
 8011224:	4621      	mov	r1, r4
 8011226:	4628      	mov	r0, r5
 8011228:	f001 fd7e 	bl	8012d28 <_fflush_r>
 801122c:	2800      	cmp	r0, #0
 801122e:	d0d9      	beq.n	80111e4 <__swbuf_r+0x2e>
 8011230:	e7d6      	b.n	80111e0 <__swbuf_r+0x2a>
	...

08011234 <__swsetup_r>:
 8011234:	b538      	push	{r3, r4, r5, lr}
 8011236:	4b29      	ldr	r3, [pc, #164]	@ (80112dc <__swsetup_r+0xa8>)
 8011238:	4605      	mov	r5, r0
 801123a:	6818      	ldr	r0, [r3, #0]
 801123c:	460c      	mov	r4, r1
 801123e:	b118      	cbz	r0, 8011248 <__swsetup_r+0x14>
 8011240:	6a03      	ldr	r3, [r0, #32]
 8011242:	b90b      	cbnz	r3, 8011248 <__swsetup_r+0x14>
 8011244:	f7ff ff2c 	bl	80110a0 <__sinit>
 8011248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801124c:	0719      	lsls	r1, r3, #28
 801124e:	d422      	bmi.n	8011296 <__swsetup_r+0x62>
 8011250:	06da      	lsls	r2, r3, #27
 8011252:	d407      	bmi.n	8011264 <__swsetup_r+0x30>
 8011254:	2209      	movs	r2, #9
 8011256:	602a      	str	r2, [r5, #0]
 8011258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801125c:	81a3      	strh	r3, [r4, #12]
 801125e:	f04f 30ff 	mov.w	r0, #4294967295
 8011262:	e033      	b.n	80112cc <__swsetup_r+0x98>
 8011264:	0758      	lsls	r0, r3, #29
 8011266:	d512      	bpl.n	801128e <__swsetup_r+0x5a>
 8011268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801126a:	b141      	cbz	r1, 801127e <__swsetup_r+0x4a>
 801126c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011270:	4299      	cmp	r1, r3
 8011272:	d002      	beq.n	801127a <__swsetup_r+0x46>
 8011274:	4628      	mov	r0, r5
 8011276:	f000 ff0f 	bl	8012098 <_free_r>
 801127a:	2300      	movs	r3, #0
 801127c:	6363      	str	r3, [r4, #52]	@ 0x34
 801127e:	89a3      	ldrh	r3, [r4, #12]
 8011280:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011284:	81a3      	strh	r3, [r4, #12]
 8011286:	2300      	movs	r3, #0
 8011288:	6063      	str	r3, [r4, #4]
 801128a:	6923      	ldr	r3, [r4, #16]
 801128c:	6023      	str	r3, [r4, #0]
 801128e:	89a3      	ldrh	r3, [r4, #12]
 8011290:	f043 0308 	orr.w	r3, r3, #8
 8011294:	81a3      	strh	r3, [r4, #12]
 8011296:	6923      	ldr	r3, [r4, #16]
 8011298:	b94b      	cbnz	r3, 80112ae <__swsetup_r+0x7a>
 801129a:	89a3      	ldrh	r3, [r4, #12]
 801129c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80112a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80112a4:	d003      	beq.n	80112ae <__swsetup_r+0x7a>
 80112a6:	4621      	mov	r1, r4
 80112a8:	4628      	mov	r0, r5
 80112aa:	f001 fd8b 	bl	8012dc4 <__smakebuf_r>
 80112ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112b2:	f013 0201 	ands.w	r2, r3, #1
 80112b6:	d00a      	beq.n	80112ce <__swsetup_r+0x9a>
 80112b8:	2200      	movs	r2, #0
 80112ba:	60a2      	str	r2, [r4, #8]
 80112bc:	6962      	ldr	r2, [r4, #20]
 80112be:	4252      	negs	r2, r2
 80112c0:	61a2      	str	r2, [r4, #24]
 80112c2:	6922      	ldr	r2, [r4, #16]
 80112c4:	b942      	cbnz	r2, 80112d8 <__swsetup_r+0xa4>
 80112c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80112ca:	d1c5      	bne.n	8011258 <__swsetup_r+0x24>
 80112cc:	bd38      	pop	{r3, r4, r5, pc}
 80112ce:	0799      	lsls	r1, r3, #30
 80112d0:	bf58      	it	pl
 80112d2:	6962      	ldrpl	r2, [r4, #20]
 80112d4:	60a2      	str	r2, [r4, #8]
 80112d6:	e7f4      	b.n	80112c2 <__swsetup_r+0x8e>
 80112d8:	2000      	movs	r0, #0
 80112da:	e7f7      	b.n	80112cc <__swsetup_r+0x98>
 80112dc:	200001d0 	.word	0x200001d0

080112e0 <memset>:
 80112e0:	4402      	add	r2, r0
 80112e2:	4603      	mov	r3, r0
 80112e4:	4293      	cmp	r3, r2
 80112e6:	d100      	bne.n	80112ea <memset+0xa>
 80112e8:	4770      	bx	lr
 80112ea:	f803 1b01 	strb.w	r1, [r3], #1
 80112ee:	e7f9      	b.n	80112e4 <memset+0x4>

080112f0 <_localeconv_r>:
 80112f0:	4800      	ldr	r0, [pc, #0]	@ (80112f4 <_localeconv_r+0x4>)
 80112f2:	4770      	bx	lr
 80112f4:	20000310 	.word	0x20000310

080112f8 <_close_r>:
 80112f8:	b538      	push	{r3, r4, r5, lr}
 80112fa:	4d06      	ldr	r5, [pc, #24]	@ (8011314 <_close_r+0x1c>)
 80112fc:	2300      	movs	r3, #0
 80112fe:	4604      	mov	r4, r0
 8011300:	4608      	mov	r0, r1
 8011302:	602b      	str	r3, [r5, #0]
 8011304:	f7f2 fc53 	bl	8003bae <_close>
 8011308:	1c43      	adds	r3, r0, #1
 801130a:	d102      	bne.n	8011312 <_close_r+0x1a>
 801130c:	682b      	ldr	r3, [r5, #0]
 801130e:	b103      	cbz	r3, 8011312 <_close_r+0x1a>
 8011310:	6023      	str	r3, [r4, #0]
 8011312:	bd38      	pop	{r3, r4, r5, pc}
 8011314:	200053bc 	.word	0x200053bc

08011318 <_lseek_r>:
 8011318:	b538      	push	{r3, r4, r5, lr}
 801131a:	4d07      	ldr	r5, [pc, #28]	@ (8011338 <_lseek_r+0x20>)
 801131c:	4604      	mov	r4, r0
 801131e:	4608      	mov	r0, r1
 8011320:	4611      	mov	r1, r2
 8011322:	2200      	movs	r2, #0
 8011324:	602a      	str	r2, [r5, #0]
 8011326:	461a      	mov	r2, r3
 8011328:	f7f2 fc68 	bl	8003bfc <_lseek>
 801132c:	1c43      	adds	r3, r0, #1
 801132e:	d102      	bne.n	8011336 <_lseek_r+0x1e>
 8011330:	682b      	ldr	r3, [r5, #0]
 8011332:	b103      	cbz	r3, 8011336 <_lseek_r+0x1e>
 8011334:	6023      	str	r3, [r4, #0]
 8011336:	bd38      	pop	{r3, r4, r5, pc}
 8011338:	200053bc 	.word	0x200053bc

0801133c <_read_r>:
 801133c:	b538      	push	{r3, r4, r5, lr}
 801133e:	4d07      	ldr	r5, [pc, #28]	@ (801135c <_read_r+0x20>)
 8011340:	4604      	mov	r4, r0
 8011342:	4608      	mov	r0, r1
 8011344:	4611      	mov	r1, r2
 8011346:	2200      	movs	r2, #0
 8011348:	602a      	str	r2, [r5, #0]
 801134a:	461a      	mov	r2, r3
 801134c:	f7f2 fc12 	bl	8003b74 <_read>
 8011350:	1c43      	adds	r3, r0, #1
 8011352:	d102      	bne.n	801135a <_read_r+0x1e>
 8011354:	682b      	ldr	r3, [r5, #0]
 8011356:	b103      	cbz	r3, 801135a <_read_r+0x1e>
 8011358:	6023      	str	r3, [r4, #0]
 801135a:	bd38      	pop	{r3, r4, r5, pc}
 801135c:	200053bc 	.word	0x200053bc

08011360 <_write_r>:
 8011360:	b538      	push	{r3, r4, r5, lr}
 8011362:	4d07      	ldr	r5, [pc, #28]	@ (8011380 <_write_r+0x20>)
 8011364:	4604      	mov	r4, r0
 8011366:	4608      	mov	r0, r1
 8011368:	4611      	mov	r1, r2
 801136a:	2200      	movs	r2, #0
 801136c:	602a      	str	r2, [r5, #0]
 801136e:	461a      	mov	r2, r3
 8011370:	f7f2 fb16 	bl	80039a0 <_write>
 8011374:	1c43      	adds	r3, r0, #1
 8011376:	d102      	bne.n	801137e <_write_r+0x1e>
 8011378:	682b      	ldr	r3, [r5, #0]
 801137a:	b103      	cbz	r3, 801137e <_write_r+0x1e>
 801137c:	6023      	str	r3, [r4, #0]
 801137e:	bd38      	pop	{r3, r4, r5, pc}
 8011380:	200053bc 	.word	0x200053bc

08011384 <__errno>:
 8011384:	4b01      	ldr	r3, [pc, #4]	@ (801138c <__errno+0x8>)
 8011386:	6818      	ldr	r0, [r3, #0]
 8011388:	4770      	bx	lr
 801138a:	bf00      	nop
 801138c:	200001d0 	.word	0x200001d0

08011390 <__libc_init_array>:
 8011390:	b570      	push	{r4, r5, r6, lr}
 8011392:	4d0d      	ldr	r5, [pc, #52]	@ (80113c8 <__libc_init_array+0x38>)
 8011394:	4c0d      	ldr	r4, [pc, #52]	@ (80113cc <__libc_init_array+0x3c>)
 8011396:	1b64      	subs	r4, r4, r5
 8011398:	10a4      	asrs	r4, r4, #2
 801139a:	2600      	movs	r6, #0
 801139c:	42a6      	cmp	r6, r4
 801139e:	d109      	bne.n	80113b4 <__libc_init_array+0x24>
 80113a0:	4d0b      	ldr	r5, [pc, #44]	@ (80113d0 <__libc_init_array+0x40>)
 80113a2:	4c0c      	ldr	r4, [pc, #48]	@ (80113d4 <__libc_init_array+0x44>)
 80113a4:	f001 fe2c 	bl	8013000 <_init>
 80113a8:	1b64      	subs	r4, r4, r5
 80113aa:	10a4      	asrs	r4, r4, #2
 80113ac:	2600      	movs	r6, #0
 80113ae:	42a6      	cmp	r6, r4
 80113b0:	d105      	bne.n	80113be <__libc_init_array+0x2e>
 80113b2:	bd70      	pop	{r4, r5, r6, pc}
 80113b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80113b8:	4798      	blx	r3
 80113ba:	3601      	adds	r6, #1
 80113bc:	e7ee      	b.n	801139c <__libc_init_array+0xc>
 80113be:	f855 3b04 	ldr.w	r3, [r5], #4
 80113c2:	4798      	blx	r3
 80113c4:	3601      	adds	r6, #1
 80113c6:	e7f2      	b.n	80113ae <__libc_init_array+0x1e>
 80113c8:	08035c08 	.word	0x08035c08
 80113cc:	08035c08 	.word	0x08035c08
 80113d0:	08035c08 	.word	0x08035c08
 80113d4:	08035c0c 	.word	0x08035c0c

080113d8 <__retarget_lock_init_recursive>:
 80113d8:	4770      	bx	lr

080113da <__retarget_lock_acquire_recursive>:
 80113da:	4770      	bx	lr

080113dc <__retarget_lock_release_recursive>:
 80113dc:	4770      	bx	lr

080113de <memcpy>:
 80113de:	440a      	add	r2, r1
 80113e0:	4291      	cmp	r1, r2
 80113e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80113e6:	d100      	bne.n	80113ea <memcpy+0xc>
 80113e8:	4770      	bx	lr
 80113ea:	b510      	push	{r4, lr}
 80113ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80113f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80113f4:	4291      	cmp	r1, r2
 80113f6:	d1f9      	bne.n	80113ec <memcpy+0xe>
 80113f8:	bd10      	pop	{r4, pc}

080113fa <quorem>:
 80113fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113fe:	6903      	ldr	r3, [r0, #16]
 8011400:	690c      	ldr	r4, [r1, #16]
 8011402:	42a3      	cmp	r3, r4
 8011404:	4607      	mov	r7, r0
 8011406:	db7e      	blt.n	8011506 <quorem+0x10c>
 8011408:	3c01      	subs	r4, #1
 801140a:	f101 0814 	add.w	r8, r1, #20
 801140e:	00a3      	lsls	r3, r4, #2
 8011410:	f100 0514 	add.w	r5, r0, #20
 8011414:	9300      	str	r3, [sp, #0]
 8011416:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801141a:	9301      	str	r3, [sp, #4]
 801141c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011420:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011424:	3301      	adds	r3, #1
 8011426:	429a      	cmp	r2, r3
 8011428:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801142c:	fbb2 f6f3 	udiv	r6, r2, r3
 8011430:	d32e      	bcc.n	8011490 <quorem+0x96>
 8011432:	f04f 0a00 	mov.w	sl, #0
 8011436:	46c4      	mov	ip, r8
 8011438:	46ae      	mov	lr, r5
 801143a:	46d3      	mov	fp, sl
 801143c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011440:	b298      	uxth	r0, r3
 8011442:	fb06 a000 	mla	r0, r6, r0, sl
 8011446:	0c02      	lsrs	r2, r0, #16
 8011448:	0c1b      	lsrs	r3, r3, #16
 801144a:	fb06 2303 	mla	r3, r6, r3, r2
 801144e:	f8de 2000 	ldr.w	r2, [lr]
 8011452:	b280      	uxth	r0, r0
 8011454:	b292      	uxth	r2, r2
 8011456:	1a12      	subs	r2, r2, r0
 8011458:	445a      	add	r2, fp
 801145a:	f8de 0000 	ldr.w	r0, [lr]
 801145e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011462:	b29b      	uxth	r3, r3
 8011464:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011468:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801146c:	b292      	uxth	r2, r2
 801146e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011472:	45e1      	cmp	r9, ip
 8011474:	f84e 2b04 	str.w	r2, [lr], #4
 8011478:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801147c:	d2de      	bcs.n	801143c <quorem+0x42>
 801147e:	9b00      	ldr	r3, [sp, #0]
 8011480:	58eb      	ldr	r3, [r5, r3]
 8011482:	b92b      	cbnz	r3, 8011490 <quorem+0x96>
 8011484:	9b01      	ldr	r3, [sp, #4]
 8011486:	3b04      	subs	r3, #4
 8011488:	429d      	cmp	r5, r3
 801148a:	461a      	mov	r2, r3
 801148c:	d32f      	bcc.n	80114ee <quorem+0xf4>
 801148e:	613c      	str	r4, [r7, #16]
 8011490:	4638      	mov	r0, r7
 8011492:	f001 f97b 	bl	801278c <__mcmp>
 8011496:	2800      	cmp	r0, #0
 8011498:	db25      	blt.n	80114e6 <quorem+0xec>
 801149a:	4629      	mov	r1, r5
 801149c:	2000      	movs	r0, #0
 801149e:	f858 2b04 	ldr.w	r2, [r8], #4
 80114a2:	f8d1 c000 	ldr.w	ip, [r1]
 80114a6:	fa1f fe82 	uxth.w	lr, r2
 80114aa:	fa1f f38c 	uxth.w	r3, ip
 80114ae:	eba3 030e 	sub.w	r3, r3, lr
 80114b2:	4403      	add	r3, r0
 80114b4:	0c12      	lsrs	r2, r2, #16
 80114b6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80114ba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80114be:	b29b      	uxth	r3, r3
 80114c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80114c4:	45c1      	cmp	r9, r8
 80114c6:	f841 3b04 	str.w	r3, [r1], #4
 80114ca:	ea4f 4022 	mov.w	r0, r2, asr #16
 80114ce:	d2e6      	bcs.n	801149e <quorem+0xa4>
 80114d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80114d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80114d8:	b922      	cbnz	r2, 80114e4 <quorem+0xea>
 80114da:	3b04      	subs	r3, #4
 80114dc:	429d      	cmp	r5, r3
 80114de:	461a      	mov	r2, r3
 80114e0:	d30b      	bcc.n	80114fa <quorem+0x100>
 80114e2:	613c      	str	r4, [r7, #16]
 80114e4:	3601      	adds	r6, #1
 80114e6:	4630      	mov	r0, r6
 80114e8:	b003      	add	sp, #12
 80114ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ee:	6812      	ldr	r2, [r2, #0]
 80114f0:	3b04      	subs	r3, #4
 80114f2:	2a00      	cmp	r2, #0
 80114f4:	d1cb      	bne.n	801148e <quorem+0x94>
 80114f6:	3c01      	subs	r4, #1
 80114f8:	e7c6      	b.n	8011488 <quorem+0x8e>
 80114fa:	6812      	ldr	r2, [r2, #0]
 80114fc:	3b04      	subs	r3, #4
 80114fe:	2a00      	cmp	r2, #0
 8011500:	d1ef      	bne.n	80114e2 <quorem+0xe8>
 8011502:	3c01      	subs	r4, #1
 8011504:	e7ea      	b.n	80114dc <quorem+0xe2>
 8011506:	2000      	movs	r0, #0
 8011508:	e7ee      	b.n	80114e8 <quorem+0xee>
 801150a:	0000      	movs	r0, r0
 801150c:	0000      	movs	r0, r0
	...

08011510 <_dtoa_r>:
 8011510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011514:	69c7      	ldr	r7, [r0, #28]
 8011516:	b099      	sub	sp, #100	@ 0x64
 8011518:	ed8d 0b02 	vstr	d0, [sp, #8]
 801151c:	ec55 4b10 	vmov	r4, r5, d0
 8011520:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8011522:	9109      	str	r1, [sp, #36]	@ 0x24
 8011524:	4683      	mov	fp, r0
 8011526:	920e      	str	r2, [sp, #56]	@ 0x38
 8011528:	9313      	str	r3, [sp, #76]	@ 0x4c
 801152a:	b97f      	cbnz	r7, 801154c <_dtoa_r+0x3c>
 801152c:	2010      	movs	r0, #16
 801152e:	f000 fdfd 	bl	801212c <malloc>
 8011532:	4602      	mov	r2, r0
 8011534:	f8cb 001c 	str.w	r0, [fp, #28]
 8011538:	b920      	cbnz	r0, 8011544 <_dtoa_r+0x34>
 801153a:	4ba7      	ldr	r3, [pc, #668]	@ (80117d8 <_dtoa_r+0x2c8>)
 801153c:	21ef      	movs	r1, #239	@ 0xef
 801153e:	48a7      	ldr	r0, [pc, #668]	@ (80117dc <_dtoa_r+0x2cc>)
 8011540:	f001 fcae 	bl	8012ea0 <__assert_func>
 8011544:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011548:	6007      	str	r7, [r0, #0]
 801154a:	60c7      	str	r7, [r0, #12]
 801154c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011550:	6819      	ldr	r1, [r3, #0]
 8011552:	b159      	cbz	r1, 801156c <_dtoa_r+0x5c>
 8011554:	685a      	ldr	r2, [r3, #4]
 8011556:	604a      	str	r2, [r1, #4]
 8011558:	2301      	movs	r3, #1
 801155a:	4093      	lsls	r3, r2
 801155c:	608b      	str	r3, [r1, #8]
 801155e:	4658      	mov	r0, fp
 8011560:	f000 feda 	bl	8012318 <_Bfree>
 8011564:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011568:	2200      	movs	r2, #0
 801156a:	601a      	str	r2, [r3, #0]
 801156c:	1e2b      	subs	r3, r5, #0
 801156e:	bfb9      	ittee	lt
 8011570:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011574:	9303      	strlt	r3, [sp, #12]
 8011576:	2300      	movge	r3, #0
 8011578:	6033      	strge	r3, [r6, #0]
 801157a:	9f03      	ldr	r7, [sp, #12]
 801157c:	4b98      	ldr	r3, [pc, #608]	@ (80117e0 <_dtoa_r+0x2d0>)
 801157e:	bfbc      	itt	lt
 8011580:	2201      	movlt	r2, #1
 8011582:	6032      	strlt	r2, [r6, #0]
 8011584:	43bb      	bics	r3, r7
 8011586:	d112      	bne.n	80115ae <_dtoa_r+0x9e>
 8011588:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801158a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801158e:	6013      	str	r3, [r2, #0]
 8011590:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011594:	4323      	orrs	r3, r4
 8011596:	f000 854d 	beq.w	8012034 <_dtoa_r+0xb24>
 801159a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801159c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80117f4 <_dtoa_r+0x2e4>
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	f000 854f 	beq.w	8012044 <_dtoa_r+0xb34>
 80115a6:	f10a 0303 	add.w	r3, sl, #3
 80115aa:	f000 bd49 	b.w	8012040 <_dtoa_r+0xb30>
 80115ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80115b2:	2200      	movs	r2, #0
 80115b4:	ec51 0b17 	vmov	r0, r1, d7
 80115b8:	2300      	movs	r3, #0
 80115ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80115be:	f7ef faa3 	bl	8000b08 <__aeabi_dcmpeq>
 80115c2:	4680      	mov	r8, r0
 80115c4:	b158      	cbz	r0, 80115de <_dtoa_r+0xce>
 80115c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80115c8:	2301      	movs	r3, #1
 80115ca:	6013      	str	r3, [r2, #0]
 80115cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80115ce:	b113      	cbz	r3, 80115d6 <_dtoa_r+0xc6>
 80115d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80115d2:	4b84      	ldr	r3, [pc, #528]	@ (80117e4 <_dtoa_r+0x2d4>)
 80115d4:	6013      	str	r3, [r2, #0]
 80115d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80117f8 <_dtoa_r+0x2e8>
 80115da:	f000 bd33 	b.w	8012044 <_dtoa_r+0xb34>
 80115de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80115e2:	aa16      	add	r2, sp, #88	@ 0x58
 80115e4:	a917      	add	r1, sp, #92	@ 0x5c
 80115e6:	4658      	mov	r0, fp
 80115e8:	f001 f980 	bl	80128ec <__d2b>
 80115ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80115f0:	4681      	mov	r9, r0
 80115f2:	2e00      	cmp	r6, #0
 80115f4:	d077      	beq.n	80116e6 <_dtoa_r+0x1d6>
 80115f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80115f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80115fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011600:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011604:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011608:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801160c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011610:	4619      	mov	r1, r3
 8011612:	2200      	movs	r2, #0
 8011614:	4b74      	ldr	r3, [pc, #464]	@ (80117e8 <_dtoa_r+0x2d8>)
 8011616:	f7ee fe57 	bl	80002c8 <__aeabi_dsub>
 801161a:	a369      	add	r3, pc, #420	@ (adr r3, 80117c0 <_dtoa_r+0x2b0>)
 801161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011620:	f7ef f80a 	bl	8000638 <__aeabi_dmul>
 8011624:	a368      	add	r3, pc, #416	@ (adr r3, 80117c8 <_dtoa_r+0x2b8>)
 8011626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801162a:	f7ee fe4f 	bl	80002cc <__adddf3>
 801162e:	4604      	mov	r4, r0
 8011630:	4630      	mov	r0, r6
 8011632:	460d      	mov	r5, r1
 8011634:	f7ee ff96 	bl	8000564 <__aeabi_i2d>
 8011638:	a365      	add	r3, pc, #404	@ (adr r3, 80117d0 <_dtoa_r+0x2c0>)
 801163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801163e:	f7ee fffb 	bl	8000638 <__aeabi_dmul>
 8011642:	4602      	mov	r2, r0
 8011644:	460b      	mov	r3, r1
 8011646:	4620      	mov	r0, r4
 8011648:	4629      	mov	r1, r5
 801164a:	f7ee fe3f 	bl	80002cc <__adddf3>
 801164e:	4604      	mov	r4, r0
 8011650:	460d      	mov	r5, r1
 8011652:	f7ef faa1 	bl	8000b98 <__aeabi_d2iz>
 8011656:	2200      	movs	r2, #0
 8011658:	4607      	mov	r7, r0
 801165a:	2300      	movs	r3, #0
 801165c:	4620      	mov	r0, r4
 801165e:	4629      	mov	r1, r5
 8011660:	f7ef fa5c 	bl	8000b1c <__aeabi_dcmplt>
 8011664:	b140      	cbz	r0, 8011678 <_dtoa_r+0x168>
 8011666:	4638      	mov	r0, r7
 8011668:	f7ee ff7c 	bl	8000564 <__aeabi_i2d>
 801166c:	4622      	mov	r2, r4
 801166e:	462b      	mov	r3, r5
 8011670:	f7ef fa4a 	bl	8000b08 <__aeabi_dcmpeq>
 8011674:	b900      	cbnz	r0, 8011678 <_dtoa_r+0x168>
 8011676:	3f01      	subs	r7, #1
 8011678:	2f16      	cmp	r7, #22
 801167a:	d851      	bhi.n	8011720 <_dtoa_r+0x210>
 801167c:	4b5b      	ldr	r3, [pc, #364]	@ (80117ec <_dtoa_r+0x2dc>)
 801167e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011686:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801168a:	f7ef fa47 	bl	8000b1c <__aeabi_dcmplt>
 801168e:	2800      	cmp	r0, #0
 8011690:	d048      	beq.n	8011724 <_dtoa_r+0x214>
 8011692:	3f01      	subs	r7, #1
 8011694:	2300      	movs	r3, #0
 8011696:	9312      	str	r3, [sp, #72]	@ 0x48
 8011698:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801169a:	1b9b      	subs	r3, r3, r6
 801169c:	1e5a      	subs	r2, r3, #1
 801169e:	bf44      	itt	mi
 80116a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80116a4:	2300      	movmi	r3, #0
 80116a6:	9208      	str	r2, [sp, #32]
 80116a8:	bf54      	ite	pl
 80116aa:	f04f 0800 	movpl.w	r8, #0
 80116ae:	9308      	strmi	r3, [sp, #32]
 80116b0:	2f00      	cmp	r7, #0
 80116b2:	db39      	blt.n	8011728 <_dtoa_r+0x218>
 80116b4:	9b08      	ldr	r3, [sp, #32]
 80116b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80116b8:	443b      	add	r3, r7
 80116ba:	9308      	str	r3, [sp, #32]
 80116bc:	2300      	movs	r3, #0
 80116be:	930a      	str	r3, [sp, #40]	@ 0x28
 80116c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116c2:	2b09      	cmp	r3, #9
 80116c4:	d864      	bhi.n	8011790 <_dtoa_r+0x280>
 80116c6:	2b05      	cmp	r3, #5
 80116c8:	bfc4      	itt	gt
 80116ca:	3b04      	subgt	r3, #4
 80116cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80116ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116d0:	f1a3 0302 	sub.w	r3, r3, #2
 80116d4:	bfcc      	ite	gt
 80116d6:	2400      	movgt	r4, #0
 80116d8:	2401      	movle	r4, #1
 80116da:	2b03      	cmp	r3, #3
 80116dc:	d863      	bhi.n	80117a6 <_dtoa_r+0x296>
 80116de:	e8df f003 	tbb	[pc, r3]
 80116e2:	372a      	.short	0x372a
 80116e4:	5535      	.short	0x5535
 80116e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80116ea:	441e      	add	r6, r3
 80116ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80116f0:	2b20      	cmp	r3, #32
 80116f2:	bfc1      	itttt	gt
 80116f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80116f8:	409f      	lslgt	r7, r3
 80116fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80116fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011702:	bfd6      	itet	le
 8011704:	f1c3 0320 	rsble	r3, r3, #32
 8011708:	ea47 0003 	orrgt.w	r0, r7, r3
 801170c:	fa04 f003 	lslle.w	r0, r4, r3
 8011710:	f7ee ff18 	bl	8000544 <__aeabi_ui2d>
 8011714:	2201      	movs	r2, #1
 8011716:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801171a:	3e01      	subs	r6, #1
 801171c:	9214      	str	r2, [sp, #80]	@ 0x50
 801171e:	e777      	b.n	8011610 <_dtoa_r+0x100>
 8011720:	2301      	movs	r3, #1
 8011722:	e7b8      	b.n	8011696 <_dtoa_r+0x186>
 8011724:	9012      	str	r0, [sp, #72]	@ 0x48
 8011726:	e7b7      	b.n	8011698 <_dtoa_r+0x188>
 8011728:	427b      	negs	r3, r7
 801172a:	930a      	str	r3, [sp, #40]	@ 0x28
 801172c:	2300      	movs	r3, #0
 801172e:	eba8 0807 	sub.w	r8, r8, r7
 8011732:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011734:	e7c4      	b.n	80116c0 <_dtoa_r+0x1b0>
 8011736:	2300      	movs	r3, #0
 8011738:	930b      	str	r3, [sp, #44]	@ 0x2c
 801173a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801173c:	2b00      	cmp	r3, #0
 801173e:	dc35      	bgt.n	80117ac <_dtoa_r+0x29c>
 8011740:	2301      	movs	r3, #1
 8011742:	9300      	str	r3, [sp, #0]
 8011744:	9307      	str	r3, [sp, #28]
 8011746:	461a      	mov	r2, r3
 8011748:	920e      	str	r2, [sp, #56]	@ 0x38
 801174a:	e00b      	b.n	8011764 <_dtoa_r+0x254>
 801174c:	2301      	movs	r3, #1
 801174e:	e7f3      	b.n	8011738 <_dtoa_r+0x228>
 8011750:	2300      	movs	r3, #0
 8011752:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011754:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011756:	18fb      	adds	r3, r7, r3
 8011758:	9300      	str	r3, [sp, #0]
 801175a:	3301      	adds	r3, #1
 801175c:	2b01      	cmp	r3, #1
 801175e:	9307      	str	r3, [sp, #28]
 8011760:	bfb8      	it	lt
 8011762:	2301      	movlt	r3, #1
 8011764:	f8db 001c 	ldr.w	r0, [fp, #28]
 8011768:	2100      	movs	r1, #0
 801176a:	2204      	movs	r2, #4
 801176c:	f102 0514 	add.w	r5, r2, #20
 8011770:	429d      	cmp	r5, r3
 8011772:	d91f      	bls.n	80117b4 <_dtoa_r+0x2a4>
 8011774:	6041      	str	r1, [r0, #4]
 8011776:	4658      	mov	r0, fp
 8011778:	f000 fd8e 	bl	8012298 <_Balloc>
 801177c:	4682      	mov	sl, r0
 801177e:	2800      	cmp	r0, #0
 8011780:	d13c      	bne.n	80117fc <_dtoa_r+0x2ec>
 8011782:	4b1b      	ldr	r3, [pc, #108]	@ (80117f0 <_dtoa_r+0x2e0>)
 8011784:	4602      	mov	r2, r0
 8011786:	f240 11af 	movw	r1, #431	@ 0x1af
 801178a:	e6d8      	b.n	801153e <_dtoa_r+0x2e>
 801178c:	2301      	movs	r3, #1
 801178e:	e7e0      	b.n	8011752 <_dtoa_r+0x242>
 8011790:	2401      	movs	r4, #1
 8011792:	2300      	movs	r3, #0
 8011794:	9309      	str	r3, [sp, #36]	@ 0x24
 8011796:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011798:	f04f 33ff 	mov.w	r3, #4294967295
 801179c:	9300      	str	r3, [sp, #0]
 801179e:	9307      	str	r3, [sp, #28]
 80117a0:	2200      	movs	r2, #0
 80117a2:	2312      	movs	r3, #18
 80117a4:	e7d0      	b.n	8011748 <_dtoa_r+0x238>
 80117a6:	2301      	movs	r3, #1
 80117a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80117aa:	e7f5      	b.n	8011798 <_dtoa_r+0x288>
 80117ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80117ae:	9300      	str	r3, [sp, #0]
 80117b0:	9307      	str	r3, [sp, #28]
 80117b2:	e7d7      	b.n	8011764 <_dtoa_r+0x254>
 80117b4:	3101      	adds	r1, #1
 80117b6:	0052      	lsls	r2, r2, #1
 80117b8:	e7d8      	b.n	801176c <_dtoa_r+0x25c>
 80117ba:	bf00      	nop
 80117bc:	f3af 8000 	nop.w
 80117c0:	636f4361 	.word	0x636f4361
 80117c4:	3fd287a7 	.word	0x3fd287a7
 80117c8:	8b60c8b3 	.word	0x8b60c8b3
 80117cc:	3fc68a28 	.word	0x3fc68a28
 80117d0:	509f79fb 	.word	0x509f79fb
 80117d4:	3fd34413 	.word	0x3fd34413
 80117d8:	080359cf 	.word	0x080359cf
 80117dc:	080359e6 	.word	0x080359e6
 80117e0:	7ff00000 	.word	0x7ff00000
 80117e4:	0803599f 	.word	0x0803599f
 80117e8:	3ff80000 	.word	0x3ff80000
 80117ec:	08035ae0 	.word	0x08035ae0
 80117f0:	08035a3e 	.word	0x08035a3e
 80117f4:	080359cb 	.word	0x080359cb
 80117f8:	0803599e 	.word	0x0803599e
 80117fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011800:	6018      	str	r0, [r3, #0]
 8011802:	9b07      	ldr	r3, [sp, #28]
 8011804:	2b0e      	cmp	r3, #14
 8011806:	f200 80a4 	bhi.w	8011952 <_dtoa_r+0x442>
 801180a:	2c00      	cmp	r4, #0
 801180c:	f000 80a1 	beq.w	8011952 <_dtoa_r+0x442>
 8011810:	2f00      	cmp	r7, #0
 8011812:	dd33      	ble.n	801187c <_dtoa_r+0x36c>
 8011814:	4bad      	ldr	r3, [pc, #692]	@ (8011acc <_dtoa_r+0x5bc>)
 8011816:	f007 020f 	and.w	r2, r7, #15
 801181a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801181e:	ed93 7b00 	vldr	d7, [r3]
 8011822:	05f8      	lsls	r0, r7, #23
 8011824:	ed8d 7b04 	vstr	d7, [sp, #16]
 8011828:	ea4f 1427 	mov.w	r4, r7, asr #4
 801182c:	d516      	bpl.n	801185c <_dtoa_r+0x34c>
 801182e:	4ba8      	ldr	r3, [pc, #672]	@ (8011ad0 <_dtoa_r+0x5c0>)
 8011830:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011834:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011838:	f7ef f828 	bl	800088c <__aeabi_ddiv>
 801183c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011840:	f004 040f 	and.w	r4, r4, #15
 8011844:	2603      	movs	r6, #3
 8011846:	4da2      	ldr	r5, [pc, #648]	@ (8011ad0 <_dtoa_r+0x5c0>)
 8011848:	b954      	cbnz	r4, 8011860 <_dtoa_r+0x350>
 801184a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801184e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011852:	f7ef f81b 	bl	800088c <__aeabi_ddiv>
 8011856:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801185a:	e028      	b.n	80118ae <_dtoa_r+0x39e>
 801185c:	2602      	movs	r6, #2
 801185e:	e7f2      	b.n	8011846 <_dtoa_r+0x336>
 8011860:	07e1      	lsls	r1, r4, #31
 8011862:	d508      	bpl.n	8011876 <_dtoa_r+0x366>
 8011864:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011868:	e9d5 2300 	ldrd	r2, r3, [r5]
 801186c:	f7ee fee4 	bl	8000638 <__aeabi_dmul>
 8011870:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011874:	3601      	adds	r6, #1
 8011876:	1064      	asrs	r4, r4, #1
 8011878:	3508      	adds	r5, #8
 801187a:	e7e5      	b.n	8011848 <_dtoa_r+0x338>
 801187c:	f000 80d2 	beq.w	8011a24 <_dtoa_r+0x514>
 8011880:	427c      	negs	r4, r7
 8011882:	4b92      	ldr	r3, [pc, #584]	@ (8011acc <_dtoa_r+0x5bc>)
 8011884:	4d92      	ldr	r5, [pc, #584]	@ (8011ad0 <_dtoa_r+0x5c0>)
 8011886:	f004 020f 	and.w	r2, r4, #15
 801188a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801188e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011892:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011896:	f7ee fecf 	bl	8000638 <__aeabi_dmul>
 801189a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801189e:	1124      	asrs	r4, r4, #4
 80118a0:	2300      	movs	r3, #0
 80118a2:	2602      	movs	r6, #2
 80118a4:	2c00      	cmp	r4, #0
 80118a6:	f040 80b2 	bne.w	8011a0e <_dtoa_r+0x4fe>
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d1d3      	bne.n	8011856 <_dtoa_r+0x346>
 80118ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80118b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	f000 80b7 	beq.w	8011a28 <_dtoa_r+0x518>
 80118ba:	4b86      	ldr	r3, [pc, #536]	@ (8011ad4 <_dtoa_r+0x5c4>)
 80118bc:	2200      	movs	r2, #0
 80118be:	4620      	mov	r0, r4
 80118c0:	4629      	mov	r1, r5
 80118c2:	f7ef f92b 	bl	8000b1c <__aeabi_dcmplt>
 80118c6:	2800      	cmp	r0, #0
 80118c8:	f000 80ae 	beq.w	8011a28 <_dtoa_r+0x518>
 80118cc:	9b07      	ldr	r3, [sp, #28]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	f000 80aa 	beq.w	8011a28 <_dtoa_r+0x518>
 80118d4:	9b00      	ldr	r3, [sp, #0]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	dd37      	ble.n	801194a <_dtoa_r+0x43a>
 80118da:	1e7b      	subs	r3, r7, #1
 80118dc:	9304      	str	r3, [sp, #16]
 80118de:	4620      	mov	r0, r4
 80118e0:	4b7d      	ldr	r3, [pc, #500]	@ (8011ad8 <_dtoa_r+0x5c8>)
 80118e2:	2200      	movs	r2, #0
 80118e4:	4629      	mov	r1, r5
 80118e6:	f7ee fea7 	bl	8000638 <__aeabi_dmul>
 80118ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80118ee:	9c00      	ldr	r4, [sp, #0]
 80118f0:	3601      	adds	r6, #1
 80118f2:	4630      	mov	r0, r6
 80118f4:	f7ee fe36 	bl	8000564 <__aeabi_i2d>
 80118f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80118fc:	f7ee fe9c 	bl	8000638 <__aeabi_dmul>
 8011900:	4b76      	ldr	r3, [pc, #472]	@ (8011adc <_dtoa_r+0x5cc>)
 8011902:	2200      	movs	r2, #0
 8011904:	f7ee fce2 	bl	80002cc <__adddf3>
 8011908:	4605      	mov	r5, r0
 801190a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801190e:	2c00      	cmp	r4, #0
 8011910:	f040 808d 	bne.w	8011a2e <_dtoa_r+0x51e>
 8011914:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011918:	4b71      	ldr	r3, [pc, #452]	@ (8011ae0 <_dtoa_r+0x5d0>)
 801191a:	2200      	movs	r2, #0
 801191c:	f7ee fcd4 	bl	80002c8 <__aeabi_dsub>
 8011920:	4602      	mov	r2, r0
 8011922:	460b      	mov	r3, r1
 8011924:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011928:	462a      	mov	r2, r5
 801192a:	4633      	mov	r3, r6
 801192c:	f7ef f914 	bl	8000b58 <__aeabi_dcmpgt>
 8011930:	2800      	cmp	r0, #0
 8011932:	f040 828b 	bne.w	8011e4c <_dtoa_r+0x93c>
 8011936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801193a:	462a      	mov	r2, r5
 801193c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011940:	f7ef f8ec 	bl	8000b1c <__aeabi_dcmplt>
 8011944:	2800      	cmp	r0, #0
 8011946:	f040 8128 	bne.w	8011b9a <_dtoa_r+0x68a>
 801194a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801194e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8011952:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011954:	2b00      	cmp	r3, #0
 8011956:	f2c0 815a 	blt.w	8011c0e <_dtoa_r+0x6fe>
 801195a:	2f0e      	cmp	r7, #14
 801195c:	f300 8157 	bgt.w	8011c0e <_dtoa_r+0x6fe>
 8011960:	4b5a      	ldr	r3, [pc, #360]	@ (8011acc <_dtoa_r+0x5bc>)
 8011962:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011966:	ed93 7b00 	vldr	d7, [r3]
 801196a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801196c:	2b00      	cmp	r3, #0
 801196e:	ed8d 7b00 	vstr	d7, [sp]
 8011972:	da03      	bge.n	801197c <_dtoa_r+0x46c>
 8011974:	9b07      	ldr	r3, [sp, #28]
 8011976:	2b00      	cmp	r3, #0
 8011978:	f340 8101 	ble.w	8011b7e <_dtoa_r+0x66e>
 801197c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011980:	4656      	mov	r6, sl
 8011982:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011986:	4620      	mov	r0, r4
 8011988:	4629      	mov	r1, r5
 801198a:	f7ee ff7f 	bl	800088c <__aeabi_ddiv>
 801198e:	f7ef f903 	bl	8000b98 <__aeabi_d2iz>
 8011992:	4680      	mov	r8, r0
 8011994:	f7ee fde6 	bl	8000564 <__aeabi_i2d>
 8011998:	e9dd 2300 	ldrd	r2, r3, [sp]
 801199c:	f7ee fe4c 	bl	8000638 <__aeabi_dmul>
 80119a0:	4602      	mov	r2, r0
 80119a2:	460b      	mov	r3, r1
 80119a4:	4620      	mov	r0, r4
 80119a6:	4629      	mov	r1, r5
 80119a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80119ac:	f7ee fc8c 	bl	80002c8 <__aeabi_dsub>
 80119b0:	f806 4b01 	strb.w	r4, [r6], #1
 80119b4:	9d07      	ldr	r5, [sp, #28]
 80119b6:	eba6 040a 	sub.w	r4, r6, sl
 80119ba:	42a5      	cmp	r5, r4
 80119bc:	4602      	mov	r2, r0
 80119be:	460b      	mov	r3, r1
 80119c0:	f040 8117 	bne.w	8011bf2 <_dtoa_r+0x6e2>
 80119c4:	f7ee fc82 	bl	80002cc <__adddf3>
 80119c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80119cc:	4604      	mov	r4, r0
 80119ce:	460d      	mov	r5, r1
 80119d0:	f7ef f8c2 	bl	8000b58 <__aeabi_dcmpgt>
 80119d4:	2800      	cmp	r0, #0
 80119d6:	f040 80f9 	bne.w	8011bcc <_dtoa_r+0x6bc>
 80119da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80119de:	4620      	mov	r0, r4
 80119e0:	4629      	mov	r1, r5
 80119e2:	f7ef f891 	bl	8000b08 <__aeabi_dcmpeq>
 80119e6:	b118      	cbz	r0, 80119f0 <_dtoa_r+0x4e0>
 80119e8:	f018 0f01 	tst.w	r8, #1
 80119ec:	f040 80ee 	bne.w	8011bcc <_dtoa_r+0x6bc>
 80119f0:	4649      	mov	r1, r9
 80119f2:	4658      	mov	r0, fp
 80119f4:	f000 fc90 	bl	8012318 <_Bfree>
 80119f8:	2300      	movs	r3, #0
 80119fa:	7033      	strb	r3, [r6, #0]
 80119fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80119fe:	3701      	adds	r7, #1
 8011a00:	601f      	str	r7, [r3, #0]
 8011a02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	f000 831d 	beq.w	8012044 <_dtoa_r+0xb34>
 8011a0a:	601e      	str	r6, [r3, #0]
 8011a0c:	e31a      	b.n	8012044 <_dtoa_r+0xb34>
 8011a0e:	07e2      	lsls	r2, r4, #31
 8011a10:	d505      	bpl.n	8011a1e <_dtoa_r+0x50e>
 8011a12:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011a16:	f7ee fe0f 	bl	8000638 <__aeabi_dmul>
 8011a1a:	3601      	adds	r6, #1
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	1064      	asrs	r4, r4, #1
 8011a20:	3508      	adds	r5, #8
 8011a22:	e73f      	b.n	80118a4 <_dtoa_r+0x394>
 8011a24:	2602      	movs	r6, #2
 8011a26:	e742      	b.n	80118ae <_dtoa_r+0x39e>
 8011a28:	9c07      	ldr	r4, [sp, #28]
 8011a2a:	9704      	str	r7, [sp, #16]
 8011a2c:	e761      	b.n	80118f2 <_dtoa_r+0x3e2>
 8011a2e:	4b27      	ldr	r3, [pc, #156]	@ (8011acc <_dtoa_r+0x5bc>)
 8011a30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011a32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011a36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011a3a:	4454      	add	r4, sl
 8011a3c:	2900      	cmp	r1, #0
 8011a3e:	d053      	beq.n	8011ae8 <_dtoa_r+0x5d8>
 8011a40:	4928      	ldr	r1, [pc, #160]	@ (8011ae4 <_dtoa_r+0x5d4>)
 8011a42:	2000      	movs	r0, #0
 8011a44:	f7ee ff22 	bl	800088c <__aeabi_ddiv>
 8011a48:	4633      	mov	r3, r6
 8011a4a:	462a      	mov	r2, r5
 8011a4c:	f7ee fc3c 	bl	80002c8 <__aeabi_dsub>
 8011a50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011a54:	4656      	mov	r6, sl
 8011a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011a5a:	f7ef f89d 	bl	8000b98 <__aeabi_d2iz>
 8011a5e:	4605      	mov	r5, r0
 8011a60:	f7ee fd80 	bl	8000564 <__aeabi_i2d>
 8011a64:	4602      	mov	r2, r0
 8011a66:	460b      	mov	r3, r1
 8011a68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011a6c:	f7ee fc2c 	bl	80002c8 <__aeabi_dsub>
 8011a70:	3530      	adds	r5, #48	@ 0x30
 8011a72:	4602      	mov	r2, r0
 8011a74:	460b      	mov	r3, r1
 8011a76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011a7a:	f806 5b01 	strb.w	r5, [r6], #1
 8011a7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011a82:	f7ef f84b 	bl	8000b1c <__aeabi_dcmplt>
 8011a86:	2800      	cmp	r0, #0
 8011a88:	d171      	bne.n	8011b6e <_dtoa_r+0x65e>
 8011a8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011a8e:	4911      	ldr	r1, [pc, #68]	@ (8011ad4 <_dtoa_r+0x5c4>)
 8011a90:	2000      	movs	r0, #0
 8011a92:	f7ee fc19 	bl	80002c8 <__aeabi_dsub>
 8011a96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011a9a:	f7ef f83f 	bl	8000b1c <__aeabi_dcmplt>
 8011a9e:	2800      	cmp	r0, #0
 8011aa0:	f040 8095 	bne.w	8011bce <_dtoa_r+0x6be>
 8011aa4:	42a6      	cmp	r6, r4
 8011aa6:	f43f af50 	beq.w	801194a <_dtoa_r+0x43a>
 8011aaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011aae:	4b0a      	ldr	r3, [pc, #40]	@ (8011ad8 <_dtoa_r+0x5c8>)
 8011ab0:	2200      	movs	r2, #0
 8011ab2:	f7ee fdc1 	bl	8000638 <__aeabi_dmul>
 8011ab6:	4b08      	ldr	r3, [pc, #32]	@ (8011ad8 <_dtoa_r+0x5c8>)
 8011ab8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011abc:	2200      	movs	r2, #0
 8011abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011ac2:	f7ee fdb9 	bl	8000638 <__aeabi_dmul>
 8011ac6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011aca:	e7c4      	b.n	8011a56 <_dtoa_r+0x546>
 8011acc:	08035ae0 	.word	0x08035ae0
 8011ad0:	08035ab8 	.word	0x08035ab8
 8011ad4:	3ff00000 	.word	0x3ff00000
 8011ad8:	40240000 	.word	0x40240000
 8011adc:	401c0000 	.word	0x401c0000
 8011ae0:	40140000 	.word	0x40140000
 8011ae4:	3fe00000 	.word	0x3fe00000
 8011ae8:	4631      	mov	r1, r6
 8011aea:	4628      	mov	r0, r5
 8011aec:	f7ee fda4 	bl	8000638 <__aeabi_dmul>
 8011af0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011af4:	9415      	str	r4, [sp, #84]	@ 0x54
 8011af6:	4656      	mov	r6, sl
 8011af8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011afc:	f7ef f84c 	bl	8000b98 <__aeabi_d2iz>
 8011b00:	4605      	mov	r5, r0
 8011b02:	f7ee fd2f 	bl	8000564 <__aeabi_i2d>
 8011b06:	4602      	mov	r2, r0
 8011b08:	460b      	mov	r3, r1
 8011b0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b0e:	f7ee fbdb 	bl	80002c8 <__aeabi_dsub>
 8011b12:	3530      	adds	r5, #48	@ 0x30
 8011b14:	f806 5b01 	strb.w	r5, [r6], #1
 8011b18:	4602      	mov	r2, r0
 8011b1a:	460b      	mov	r3, r1
 8011b1c:	42a6      	cmp	r6, r4
 8011b1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011b22:	f04f 0200 	mov.w	r2, #0
 8011b26:	d124      	bne.n	8011b72 <_dtoa_r+0x662>
 8011b28:	4bac      	ldr	r3, [pc, #688]	@ (8011ddc <_dtoa_r+0x8cc>)
 8011b2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011b2e:	f7ee fbcd 	bl	80002cc <__adddf3>
 8011b32:	4602      	mov	r2, r0
 8011b34:	460b      	mov	r3, r1
 8011b36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b3a:	f7ef f80d 	bl	8000b58 <__aeabi_dcmpgt>
 8011b3e:	2800      	cmp	r0, #0
 8011b40:	d145      	bne.n	8011bce <_dtoa_r+0x6be>
 8011b42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011b46:	49a5      	ldr	r1, [pc, #660]	@ (8011ddc <_dtoa_r+0x8cc>)
 8011b48:	2000      	movs	r0, #0
 8011b4a:	f7ee fbbd 	bl	80002c8 <__aeabi_dsub>
 8011b4e:	4602      	mov	r2, r0
 8011b50:	460b      	mov	r3, r1
 8011b52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b56:	f7ee ffe1 	bl	8000b1c <__aeabi_dcmplt>
 8011b5a:	2800      	cmp	r0, #0
 8011b5c:	f43f aef5 	beq.w	801194a <_dtoa_r+0x43a>
 8011b60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8011b62:	1e73      	subs	r3, r6, #1
 8011b64:	9315      	str	r3, [sp, #84]	@ 0x54
 8011b66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011b6a:	2b30      	cmp	r3, #48	@ 0x30
 8011b6c:	d0f8      	beq.n	8011b60 <_dtoa_r+0x650>
 8011b6e:	9f04      	ldr	r7, [sp, #16]
 8011b70:	e73e      	b.n	80119f0 <_dtoa_r+0x4e0>
 8011b72:	4b9b      	ldr	r3, [pc, #620]	@ (8011de0 <_dtoa_r+0x8d0>)
 8011b74:	f7ee fd60 	bl	8000638 <__aeabi_dmul>
 8011b78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b7c:	e7bc      	b.n	8011af8 <_dtoa_r+0x5e8>
 8011b7e:	d10c      	bne.n	8011b9a <_dtoa_r+0x68a>
 8011b80:	4b98      	ldr	r3, [pc, #608]	@ (8011de4 <_dtoa_r+0x8d4>)
 8011b82:	2200      	movs	r2, #0
 8011b84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011b88:	f7ee fd56 	bl	8000638 <__aeabi_dmul>
 8011b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011b90:	f7ee ffd8 	bl	8000b44 <__aeabi_dcmpge>
 8011b94:	2800      	cmp	r0, #0
 8011b96:	f000 8157 	beq.w	8011e48 <_dtoa_r+0x938>
 8011b9a:	2400      	movs	r4, #0
 8011b9c:	4625      	mov	r5, r4
 8011b9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011ba0:	43db      	mvns	r3, r3
 8011ba2:	9304      	str	r3, [sp, #16]
 8011ba4:	4656      	mov	r6, sl
 8011ba6:	2700      	movs	r7, #0
 8011ba8:	4621      	mov	r1, r4
 8011baa:	4658      	mov	r0, fp
 8011bac:	f000 fbb4 	bl	8012318 <_Bfree>
 8011bb0:	2d00      	cmp	r5, #0
 8011bb2:	d0dc      	beq.n	8011b6e <_dtoa_r+0x65e>
 8011bb4:	b12f      	cbz	r7, 8011bc2 <_dtoa_r+0x6b2>
 8011bb6:	42af      	cmp	r7, r5
 8011bb8:	d003      	beq.n	8011bc2 <_dtoa_r+0x6b2>
 8011bba:	4639      	mov	r1, r7
 8011bbc:	4658      	mov	r0, fp
 8011bbe:	f000 fbab 	bl	8012318 <_Bfree>
 8011bc2:	4629      	mov	r1, r5
 8011bc4:	4658      	mov	r0, fp
 8011bc6:	f000 fba7 	bl	8012318 <_Bfree>
 8011bca:	e7d0      	b.n	8011b6e <_dtoa_r+0x65e>
 8011bcc:	9704      	str	r7, [sp, #16]
 8011bce:	4633      	mov	r3, r6
 8011bd0:	461e      	mov	r6, r3
 8011bd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011bd6:	2a39      	cmp	r2, #57	@ 0x39
 8011bd8:	d107      	bne.n	8011bea <_dtoa_r+0x6da>
 8011bda:	459a      	cmp	sl, r3
 8011bdc:	d1f8      	bne.n	8011bd0 <_dtoa_r+0x6c0>
 8011bde:	9a04      	ldr	r2, [sp, #16]
 8011be0:	3201      	adds	r2, #1
 8011be2:	9204      	str	r2, [sp, #16]
 8011be4:	2230      	movs	r2, #48	@ 0x30
 8011be6:	f88a 2000 	strb.w	r2, [sl]
 8011bea:	781a      	ldrb	r2, [r3, #0]
 8011bec:	3201      	adds	r2, #1
 8011bee:	701a      	strb	r2, [r3, #0]
 8011bf0:	e7bd      	b.n	8011b6e <_dtoa_r+0x65e>
 8011bf2:	4b7b      	ldr	r3, [pc, #492]	@ (8011de0 <_dtoa_r+0x8d0>)
 8011bf4:	2200      	movs	r2, #0
 8011bf6:	f7ee fd1f 	bl	8000638 <__aeabi_dmul>
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	4604      	mov	r4, r0
 8011c00:	460d      	mov	r5, r1
 8011c02:	f7ee ff81 	bl	8000b08 <__aeabi_dcmpeq>
 8011c06:	2800      	cmp	r0, #0
 8011c08:	f43f aebb 	beq.w	8011982 <_dtoa_r+0x472>
 8011c0c:	e6f0      	b.n	80119f0 <_dtoa_r+0x4e0>
 8011c0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011c10:	2a00      	cmp	r2, #0
 8011c12:	f000 80db 	beq.w	8011dcc <_dtoa_r+0x8bc>
 8011c16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c18:	2a01      	cmp	r2, #1
 8011c1a:	f300 80bf 	bgt.w	8011d9c <_dtoa_r+0x88c>
 8011c1e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8011c20:	2a00      	cmp	r2, #0
 8011c22:	f000 80b7 	beq.w	8011d94 <_dtoa_r+0x884>
 8011c26:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011c2a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011c2c:	4646      	mov	r6, r8
 8011c2e:	9a08      	ldr	r2, [sp, #32]
 8011c30:	2101      	movs	r1, #1
 8011c32:	441a      	add	r2, r3
 8011c34:	4658      	mov	r0, fp
 8011c36:	4498      	add	r8, r3
 8011c38:	9208      	str	r2, [sp, #32]
 8011c3a:	f000 fc21 	bl	8012480 <__i2b>
 8011c3e:	4605      	mov	r5, r0
 8011c40:	b15e      	cbz	r6, 8011c5a <_dtoa_r+0x74a>
 8011c42:	9b08      	ldr	r3, [sp, #32]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	dd08      	ble.n	8011c5a <_dtoa_r+0x74a>
 8011c48:	42b3      	cmp	r3, r6
 8011c4a:	9a08      	ldr	r2, [sp, #32]
 8011c4c:	bfa8      	it	ge
 8011c4e:	4633      	movge	r3, r6
 8011c50:	eba8 0803 	sub.w	r8, r8, r3
 8011c54:	1af6      	subs	r6, r6, r3
 8011c56:	1ad3      	subs	r3, r2, r3
 8011c58:	9308      	str	r3, [sp, #32]
 8011c5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c5c:	b1f3      	cbz	r3, 8011c9c <_dtoa_r+0x78c>
 8011c5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	f000 80b7 	beq.w	8011dd4 <_dtoa_r+0x8c4>
 8011c66:	b18c      	cbz	r4, 8011c8c <_dtoa_r+0x77c>
 8011c68:	4629      	mov	r1, r5
 8011c6a:	4622      	mov	r2, r4
 8011c6c:	4658      	mov	r0, fp
 8011c6e:	f000 fcc7 	bl	8012600 <__pow5mult>
 8011c72:	464a      	mov	r2, r9
 8011c74:	4601      	mov	r1, r0
 8011c76:	4605      	mov	r5, r0
 8011c78:	4658      	mov	r0, fp
 8011c7a:	f000 fc17 	bl	80124ac <__multiply>
 8011c7e:	4649      	mov	r1, r9
 8011c80:	9004      	str	r0, [sp, #16]
 8011c82:	4658      	mov	r0, fp
 8011c84:	f000 fb48 	bl	8012318 <_Bfree>
 8011c88:	9b04      	ldr	r3, [sp, #16]
 8011c8a:	4699      	mov	r9, r3
 8011c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c8e:	1b1a      	subs	r2, r3, r4
 8011c90:	d004      	beq.n	8011c9c <_dtoa_r+0x78c>
 8011c92:	4649      	mov	r1, r9
 8011c94:	4658      	mov	r0, fp
 8011c96:	f000 fcb3 	bl	8012600 <__pow5mult>
 8011c9a:	4681      	mov	r9, r0
 8011c9c:	2101      	movs	r1, #1
 8011c9e:	4658      	mov	r0, fp
 8011ca0:	f000 fbee 	bl	8012480 <__i2b>
 8011ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ca6:	4604      	mov	r4, r0
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	f000 81cf 	beq.w	801204c <_dtoa_r+0xb3c>
 8011cae:	461a      	mov	r2, r3
 8011cb0:	4601      	mov	r1, r0
 8011cb2:	4658      	mov	r0, fp
 8011cb4:	f000 fca4 	bl	8012600 <__pow5mult>
 8011cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cba:	2b01      	cmp	r3, #1
 8011cbc:	4604      	mov	r4, r0
 8011cbe:	f300 8095 	bgt.w	8011dec <_dtoa_r+0x8dc>
 8011cc2:	9b02      	ldr	r3, [sp, #8]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	f040 8087 	bne.w	8011dd8 <_dtoa_r+0x8c8>
 8011cca:	9b03      	ldr	r3, [sp, #12]
 8011ccc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	f040 8089 	bne.w	8011de8 <_dtoa_r+0x8d8>
 8011cd6:	9b03      	ldr	r3, [sp, #12]
 8011cd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011cdc:	0d1b      	lsrs	r3, r3, #20
 8011cde:	051b      	lsls	r3, r3, #20
 8011ce0:	b12b      	cbz	r3, 8011cee <_dtoa_r+0x7de>
 8011ce2:	9b08      	ldr	r3, [sp, #32]
 8011ce4:	3301      	adds	r3, #1
 8011ce6:	9308      	str	r3, [sp, #32]
 8011ce8:	f108 0801 	add.w	r8, r8, #1
 8011cec:	2301      	movs	r3, #1
 8011cee:	930a      	str	r3, [sp, #40]	@ 0x28
 8011cf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	f000 81b0 	beq.w	8012058 <_dtoa_r+0xb48>
 8011cf8:	6923      	ldr	r3, [r4, #16]
 8011cfa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011cfe:	6918      	ldr	r0, [r3, #16]
 8011d00:	f000 fb72 	bl	80123e8 <__hi0bits>
 8011d04:	f1c0 0020 	rsb	r0, r0, #32
 8011d08:	9b08      	ldr	r3, [sp, #32]
 8011d0a:	4418      	add	r0, r3
 8011d0c:	f010 001f 	ands.w	r0, r0, #31
 8011d10:	d077      	beq.n	8011e02 <_dtoa_r+0x8f2>
 8011d12:	f1c0 0320 	rsb	r3, r0, #32
 8011d16:	2b04      	cmp	r3, #4
 8011d18:	dd6b      	ble.n	8011df2 <_dtoa_r+0x8e2>
 8011d1a:	9b08      	ldr	r3, [sp, #32]
 8011d1c:	f1c0 001c 	rsb	r0, r0, #28
 8011d20:	4403      	add	r3, r0
 8011d22:	4480      	add	r8, r0
 8011d24:	4406      	add	r6, r0
 8011d26:	9308      	str	r3, [sp, #32]
 8011d28:	f1b8 0f00 	cmp.w	r8, #0
 8011d2c:	dd05      	ble.n	8011d3a <_dtoa_r+0x82a>
 8011d2e:	4649      	mov	r1, r9
 8011d30:	4642      	mov	r2, r8
 8011d32:	4658      	mov	r0, fp
 8011d34:	f000 fcbe 	bl	80126b4 <__lshift>
 8011d38:	4681      	mov	r9, r0
 8011d3a:	9b08      	ldr	r3, [sp, #32]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	dd05      	ble.n	8011d4c <_dtoa_r+0x83c>
 8011d40:	4621      	mov	r1, r4
 8011d42:	461a      	mov	r2, r3
 8011d44:	4658      	mov	r0, fp
 8011d46:	f000 fcb5 	bl	80126b4 <__lshift>
 8011d4a:	4604      	mov	r4, r0
 8011d4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d059      	beq.n	8011e06 <_dtoa_r+0x8f6>
 8011d52:	4621      	mov	r1, r4
 8011d54:	4648      	mov	r0, r9
 8011d56:	f000 fd19 	bl	801278c <__mcmp>
 8011d5a:	2800      	cmp	r0, #0
 8011d5c:	da53      	bge.n	8011e06 <_dtoa_r+0x8f6>
 8011d5e:	1e7b      	subs	r3, r7, #1
 8011d60:	9304      	str	r3, [sp, #16]
 8011d62:	4649      	mov	r1, r9
 8011d64:	2300      	movs	r3, #0
 8011d66:	220a      	movs	r2, #10
 8011d68:	4658      	mov	r0, fp
 8011d6a:	f000 faf7 	bl	801235c <__multadd>
 8011d6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011d70:	4681      	mov	r9, r0
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	f000 8172 	beq.w	801205c <_dtoa_r+0xb4c>
 8011d78:	2300      	movs	r3, #0
 8011d7a:	4629      	mov	r1, r5
 8011d7c:	220a      	movs	r2, #10
 8011d7e:	4658      	mov	r0, fp
 8011d80:	f000 faec 	bl	801235c <__multadd>
 8011d84:	9b00      	ldr	r3, [sp, #0]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	4605      	mov	r5, r0
 8011d8a:	dc67      	bgt.n	8011e5c <_dtoa_r+0x94c>
 8011d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d8e:	2b02      	cmp	r3, #2
 8011d90:	dc41      	bgt.n	8011e16 <_dtoa_r+0x906>
 8011d92:	e063      	b.n	8011e5c <_dtoa_r+0x94c>
 8011d94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011d96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011d9a:	e746      	b.n	8011c2a <_dtoa_r+0x71a>
 8011d9c:	9b07      	ldr	r3, [sp, #28]
 8011d9e:	1e5c      	subs	r4, r3, #1
 8011da0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011da2:	42a3      	cmp	r3, r4
 8011da4:	bfbf      	itttt	lt
 8011da6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011da8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8011daa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8011dac:	1ae3      	sublt	r3, r4, r3
 8011dae:	bfb4      	ite	lt
 8011db0:	18d2      	addlt	r2, r2, r3
 8011db2:	1b1c      	subge	r4, r3, r4
 8011db4:	9b07      	ldr	r3, [sp, #28]
 8011db6:	bfbc      	itt	lt
 8011db8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8011dba:	2400      	movlt	r4, #0
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	bfb5      	itete	lt
 8011dc0:	eba8 0603 	sublt.w	r6, r8, r3
 8011dc4:	9b07      	ldrge	r3, [sp, #28]
 8011dc6:	2300      	movlt	r3, #0
 8011dc8:	4646      	movge	r6, r8
 8011dca:	e730      	b.n	8011c2e <_dtoa_r+0x71e>
 8011dcc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011dce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8011dd0:	4646      	mov	r6, r8
 8011dd2:	e735      	b.n	8011c40 <_dtoa_r+0x730>
 8011dd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011dd6:	e75c      	b.n	8011c92 <_dtoa_r+0x782>
 8011dd8:	2300      	movs	r3, #0
 8011dda:	e788      	b.n	8011cee <_dtoa_r+0x7de>
 8011ddc:	3fe00000 	.word	0x3fe00000
 8011de0:	40240000 	.word	0x40240000
 8011de4:	40140000 	.word	0x40140000
 8011de8:	9b02      	ldr	r3, [sp, #8]
 8011dea:	e780      	b.n	8011cee <_dtoa_r+0x7de>
 8011dec:	2300      	movs	r3, #0
 8011dee:	930a      	str	r3, [sp, #40]	@ 0x28
 8011df0:	e782      	b.n	8011cf8 <_dtoa_r+0x7e8>
 8011df2:	d099      	beq.n	8011d28 <_dtoa_r+0x818>
 8011df4:	9a08      	ldr	r2, [sp, #32]
 8011df6:	331c      	adds	r3, #28
 8011df8:	441a      	add	r2, r3
 8011dfa:	4498      	add	r8, r3
 8011dfc:	441e      	add	r6, r3
 8011dfe:	9208      	str	r2, [sp, #32]
 8011e00:	e792      	b.n	8011d28 <_dtoa_r+0x818>
 8011e02:	4603      	mov	r3, r0
 8011e04:	e7f6      	b.n	8011df4 <_dtoa_r+0x8e4>
 8011e06:	9b07      	ldr	r3, [sp, #28]
 8011e08:	9704      	str	r7, [sp, #16]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	dc20      	bgt.n	8011e50 <_dtoa_r+0x940>
 8011e0e:	9300      	str	r3, [sp, #0]
 8011e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e12:	2b02      	cmp	r3, #2
 8011e14:	dd1e      	ble.n	8011e54 <_dtoa_r+0x944>
 8011e16:	9b00      	ldr	r3, [sp, #0]
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	f47f aec0 	bne.w	8011b9e <_dtoa_r+0x68e>
 8011e1e:	4621      	mov	r1, r4
 8011e20:	2205      	movs	r2, #5
 8011e22:	4658      	mov	r0, fp
 8011e24:	f000 fa9a 	bl	801235c <__multadd>
 8011e28:	4601      	mov	r1, r0
 8011e2a:	4604      	mov	r4, r0
 8011e2c:	4648      	mov	r0, r9
 8011e2e:	f000 fcad 	bl	801278c <__mcmp>
 8011e32:	2800      	cmp	r0, #0
 8011e34:	f77f aeb3 	ble.w	8011b9e <_dtoa_r+0x68e>
 8011e38:	4656      	mov	r6, sl
 8011e3a:	2331      	movs	r3, #49	@ 0x31
 8011e3c:	f806 3b01 	strb.w	r3, [r6], #1
 8011e40:	9b04      	ldr	r3, [sp, #16]
 8011e42:	3301      	adds	r3, #1
 8011e44:	9304      	str	r3, [sp, #16]
 8011e46:	e6ae      	b.n	8011ba6 <_dtoa_r+0x696>
 8011e48:	9c07      	ldr	r4, [sp, #28]
 8011e4a:	9704      	str	r7, [sp, #16]
 8011e4c:	4625      	mov	r5, r4
 8011e4e:	e7f3      	b.n	8011e38 <_dtoa_r+0x928>
 8011e50:	9b07      	ldr	r3, [sp, #28]
 8011e52:	9300      	str	r3, [sp, #0]
 8011e54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	f000 8104 	beq.w	8012064 <_dtoa_r+0xb54>
 8011e5c:	2e00      	cmp	r6, #0
 8011e5e:	dd05      	ble.n	8011e6c <_dtoa_r+0x95c>
 8011e60:	4629      	mov	r1, r5
 8011e62:	4632      	mov	r2, r6
 8011e64:	4658      	mov	r0, fp
 8011e66:	f000 fc25 	bl	80126b4 <__lshift>
 8011e6a:	4605      	mov	r5, r0
 8011e6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d05a      	beq.n	8011f28 <_dtoa_r+0xa18>
 8011e72:	6869      	ldr	r1, [r5, #4]
 8011e74:	4658      	mov	r0, fp
 8011e76:	f000 fa0f 	bl	8012298 <_Balloc>
 8011e7a:	4606      	mov	r6, r0
 8011e7c:	b928      	cbnz	r0, 8011e8a <_dtoa_r+0x97a>
 8011e7e:	4b84      	ldr	r3, [pc, #528]	@ (8012090 <_dtoa_r+0xb80>)
 8011e80:	4602      	mov	r2, r0
 8011e82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011e86:	f7ff bb5a 	b.w	801153e <_dtoa_r+0x2e>
 8011e8a:	692a      	ldr	r2, [r5, #16]
 8011e8c:	3202      	adds	r2, #2
 8011e8e:	0092      	lsls	r2, r2, #2
 8011e90:	f105 010c 	add.w	r1, r5, #12
 8011e94:	300c      	adds	r0, #12
 8011e96:	f7ff faa2 	bl	80113de <memcpy>
 8011e9a:	2201      	movs	r2, #1
 8011e9c:	4631      	mov	r1, r6
 8011e9e:	4658      	mov	r0, fp
 8011ea0:	f000 fc08 	bl	80126b4 <__lshift>
 8011ea4:	f10a 0301 	add.w	r3, sl, #1
 8011ea8:	9307      	str	r3, [sp, #28]
 8011eaa:	9b00      	ldr	r3, [sp, #0]
 8011eac:	4453      	add	r3, sl
 8011eae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011eb0:	9b02      	ldr	r3, [sp, #8]
 8011eb2:	f003 0301 	and.w	r3, r3, #1
 8011eb6:	462f      	mov	r7, r5
 8011eb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8011eba:	4605      	mov	r5, r0
 8011ebc:	9b07      	ldr	r3, [sp, #28]
 8011ebe:	4621      	mov	r1, r4
 8011ec0:	3b01      	subs	r3, #1
 8011ec2:	4648      	mov	r0, r9
 8011ec4:	9300      	str	r3, [sp, #0]
 8011ec6:	f7ff fa98 	bl	80113fa <quorem>
 8011eca:	4639      	mov	r1, r7
 8011ecc:	9002      	str	r0, [sp, #8]
 8011ece:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8011ed2:	4648      	mov	r0, r9
 8011ed4:	f000 fc5a 	bl	801278c <__mcmp>
 8011ed8:	462a      	mov	r2, r5
 8011eda:	9008      	str	r0, [sp, #32]
 8011edc:	4621      	mov	r1, r4
 8011ede:	4658      	mov	r0, fp
 8011ee0:	f000 fc70 	bl	80127c4 <__mdiff>
 8011ee4:	68c2      	ldr	r2, [r0, #12]
 8011ee6:	4606      	mov	r6, r0
 8011ee8:	bb02      	cbnz	r2, 8011f2c <_dtoa_r+0xa1c>
 8011eea:	4601      	mov	r1, r0
 8011eec:	4648      	mov	r0, r9
 8011eee:	f000 fc4d 	bl	801278c <__mcmp>
 8011ef2:	4602      	mov	r2, r0
 8011ef4:	4631      	mov	r1, r6
 8011ef6:	4658      	mov	r0, fp
 8011ef8:	920e      	str	r2, [sp, #56]	@ 0x38
 8011efa:	f000 fa0d 	bl	8012318 <_Bfree>
 8011efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011f02:	9e07      	ldr	r6, [sp, #28]
 8011f04:	ea43 0102 	orr.w	r1, r3, r2
 8011f08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011f0a:	4319      	orrs	r1, r3
 8011f0c:	d110      	bne.n	8011f30 <_dtoa_r+0xa20>
 8011f0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011f12:	d029      	beq.n	8011f68 <_dtoa_r+0xa58>
 8011f14:	9b08      	ldr	r3, [sp, #32]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	dd02      	ble.n	8011f20 <_dtoa_r+0xa10>
 8011f1a:	9b02      	ldr	r3, [sp, #8]
 8011f1c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8011f20:	9b00      	ldr	r3, [sp, #0]
 8011f22:	f883 8000 	strb.w	r8, [r3]
 8011f26:	e63f      	b.n	8011ba8 <_dtoa_r+0x698>
 8011f28:	4628      	mov	r0, r5
 8011f2a:	e7bb      	b.n	8011ea4 <_dtoa_r+0x994>
 8011f2c:	2201      	movs	r2, #1
 8011f2e:	e7e1      	b.n	8011ef4 <_dtoa_r+0x9e4>
 8011f30:	9b08      	ldr	r3, [sp, #32]
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	db04      	blt.n	8011f40 <_dtoa_r+0xa30>
 8011f36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011f38:	430b      	orrs	r3, r1
 8011f3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011f3c:	430b      	orrs	r3, r1
 8011f3e:	d120      	bne.n	8011f82 <_dtoa_r+0xa72>
 8011f40:	2a00      	cmp	r2, #0
 8011f42:	dded      	ble.n	8011f20 <_dtoa_r+0xa10>
 8011f44:	4649      	mov	r1, r9
 8011f46:	2201      	movs	r2, #1
 8011f48:	4658      	mov	r0, fp
 8011f4a:	f000 fbb3 	bl	80126b4 <__lshift>
 8011f4e:	4621      	mov	r1, r4
 8011f50:	4681      	mov	r9, r0
 8011f52:	f000 fc1b 	bl	801278c <__mcmp>
 8011f56:	2800      	cmp	r0, #0
 8011f58:	dc03      	bgt.n	8011f62 <_dtoa_r+0xa52>
 8011f5a:	d1e1      	bne.n	8011f20 <_dtoa_r+0xa10>
 8011f5c:	f018 0f01 	tst.w	r8, #1
 8011f60:	d0de      	beq.n	8011f20 <_dtoa_r+0xa10>
 8011f62:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011f66:	d1d8      	bne.n	8011f1a <_dtoa_r+0xa0a>
 8011f68:	9a00      	ldr	r2, [sp, #0]
 8011f6a:	2339      	movs	r3, #57	@ 0x39
 8011f6c:	7013      	strb	r3, [r2, #0]
 8011f6e:	4633      	mov	r3, r6
 8011f70:	461e      	mov	r6, r3
 8011f72:	3b01      	subs	r3, #1
 8011f74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011f78:	2a39      	cmp	r2, #57	@ 0x39
 8011f7a:	d052      	beq.n	8012022 <_dtoa_r+0xb12>
 8011f7c:	3201      	adds	r2, #1
 8011f7e:	701a      	strb	r2, [r3, #0]
 8011f80:	e612      	b.n	8011ba8 <_dtoa_r+0x698>
 8011f82:	2a00      	cmp	r2, #0
 8011f84:	dd07      	ble.n	8011f96 <_dtoa_r+0xa86>
 8011f86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011f8a:	d0ed      	beq.n	8011f68 <_dtoa_r+0xa58>
 8011f8c:	9a00      	ldr	r2, [sp, #0]
 8011f8e:	f108 0301 	add.w	r3, r8, #1
 8011f92:	7013      	strb	r3, [r2, #0]
 8011f94:	e608      	b.n	8011ba8 <_dtoa_r+0x698>
 8011f96:	9b07      	ldr	r3, [sp, #28]
 8011f98:	9a07      	ldr	r2, [sp, #28]
 8011f9a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8011f9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011fa0:	4293      	cmp	r3, r2
 8011fa2:	d028      	beq.n	8011ff6 <_dtoa_r+0xae6>
 8011fa4:	4649      	mov	r1, r9
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	220a      	movs	r2, #10
 8011faa:	4658      	mov	r0, fp
 8011fac:	f000 f9d6 	bl	801235c <__multadd>
 8011fb0:	42af      	cmp	r7, r5
 8011fb2:	4681      	mov	r9, r0
 8011fb4:	f04f 0300 	mov.w	r3, #0
 8011fb8:	f04f 020a 	mov.w	r2, #10
 8011fbc:	4639      	mov	r1, r7
 8011fbe:	4658      	mov	r0, fp
 8011fc0:	d107      	bne.n	8011fd2 <_dtoa_r+0xac2>
 8011fc2:	f000 f9cb 	bl	801235c <__multadd>
 8011fc6:	4607      	mov	r7, r0
 8011fc8:	4605      	mov	r5, r0
 8011fca:	9b07      	ldr	r3, [sp, #28]
 8011fcc:	3301      	adds	r3, #1
 8011fce:	9307      	str	r3, [sp, #28]
 8011fd0:	e774      	b.n	8011ebc <_dtoa_r+0x9ac>
 8011fd2:	f000 f9c3 	bl	801235c <__multadd>
 8011fd6:	4629      	mov	r1, r5
 8011fd8:	4607      	mov	r7, r0
 8011fda:	2300      	movs	r3, #0
 8011fdc:	220a      	movs	r2, #10
 8011fde:	4658      	mov	r0, fp
 8011fe0:	f000 f9bc 	bl	801235c <__multadd>
 8011fe4:	4605      	mov	r5, r0
 8011fe6:	e7f0      	b.n	8011fca <_dtoa_r+0xaba>
 8011fe8:	9b00      	ldr	r3, [sp, #0]
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	bfcc      	ite	gt
 8011fee:	461e      	movgt	r6, r3
 8011ff0:	2601      	movle	r6, #1
 8011ff2:	4456      	add	r6, sl
 8011ff4:	2700      	movs	r7, #0
 8011ff6:	4649      	mov	r1, r9
 8011ff8:	2201      	movs	r2, #1
 8011ffa:	4658      	mov	r0, fp
 8011ffc:	f000 fb5a 	bl	80126b4 <__lshift>
 8012000:	4621      	mov	r1, r4
 8012002:	4681      	mov	r9, r0
 8012004:	f000 fbc2 	bl	801278c <__mcmp>
 8012008:	2800      	cmp	r0, #0
 801200a:	dcb0      	bgt.n	8011f6e <_dtoa_r+0xa5e>
 801200c:	d102      	bne.n	8012014 <_dtoa_r+0xb04>
 801200e:	f018 0f01 	tst.w	r8, #1
 8012012:	d1ac      	bne.n	8011f6e <_dtoa_r+0xa5e>
 8012014:	4633      	mov	r3, r6
 8012016:	461e      	mov	r6, r3
 8012018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801201c:	2a30      	cmp	r2, #48	@ 0x30
 801201e:	d0fa      	beq.n	8012016 <_dtoa_r+0xb06>
 8012020:	e5c2      	b.n	8011ba8 <_dtoa_r+0x698>
 8012022:	459a      	cmp	sl, r3
 8012024:	d1a4      	bne.n	8011f70 <_dtoa_r+0xa60>
 8012026:	9b04      	ldr	r3, [sp, #16]
 8012028:	3301      	adds	r3, #1
 801202a:	9304      	str	r3, [sp, #16]
 801202c:	2331      	movs	r3, #49	@ 0x31
 801202e:	f88a 3000 	strb.w	r3, [sl]
 8012032:	e5b9      	b.n	8011ba8 <_dtoa_r+0x698>
 8012034:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012036:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012094 <_dtoa_r+0xb84>
 801203a:	b11b      	cbz	r3, 8012044 <_dtoa_r+0xb34>
 801203c:	f10a 0308 	add.w	r3, sl, #8
 8012040:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012042:	6013      	str	r3, [r2, #0]
 8012044:	4650      	mov	r0, sl
 8012046:	b019      	add	sp, #100	@ 0x64
 8012048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801204c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801204e:	2b01      	cmp	r3, #1
 8012050:	f77f ae37 	ble.w	8011cc2 <_dtoa_r+0x7b2>
 8012054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012056:	930a      	str	r3, [sp, #40]	@ 0x28
 8012058:	2001      	movs	r0, #1
 801205a:	e655      	b.n	8011d08 <_dtoa_r+0x7f8>
 801205c:	9b00      	ldr	r3, [sp, #0]
 801205e:	2b00      	cmp	r3, #0
 8012060:	f77f aed6 	ble.w	8011e10 <_dtoa_r+0x900>
 8012064:	4656      	mov	r6, sl
 8012066:	4621      	mov	r1, r4
 8012068:	4648      	mov	r0, r9
 801206a:	f7ff f9c6 	bl	80113fa <quorem>
 801206e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012072:	f806 8b01 	strb.w	r8, [r6], #1
 8012076:	9b00      	ldr	r3, [sp, #0]
 8012078:	eba6 020a 	sub.w	r2, r6, sl
 801207c:	4293      	cmp	r3, r2
 801207e:	ddb3      	ble.n	8011fe8 <_dtoa_r+0xad8>
 8012080:	4649      	mov	r1, r9
 8012082:	2300      	movs	r3, #0
 8012084:	220a      	movs	r2, #10
 8012086:	4658      	mov	r0, fp
 8012088:	f000 f968 	bl	801235c <__multadd>
 801208c:	4681      	mov	r9, r0
 801208e:	e7ea      	b.n	8012066 <_dtoa_r+0xb56>
 8012090:	08035a3e 	.word	0x08035a3e
 8012094:	080359c2 	.word	0x080359c2

08012098 <_free_r>:
 8012098:	b538      	push	{r3, r4, r5, lr}
 801209a:	4605      	mov	r5, r0
 801209c:	2900      	cmp	r1, #0
 801209e:	d041      	beq.n	8012124 <_free_r+0x8c>
 80120a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80120a4:	1f0c      	subs	r4, r1, #4
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	bfb8      	it	lt
 80120aa:	18e4      	addlt	r4, r4, r3
 80120ac:	f000 f8e8 	bl	8012280 <__malloc_lock>
 80120b0:	4a1d      	ldr	r2, [pc, #116]	@ (8012128 <_free_r+0x90>)
 80120b2:	6813      	ldr	r3, [r2, #0]
 80120b4:	b933      	cbnz	r3, 80120c4 <_free_r+0x2c>
 80120b6:	6063      	str	r3, [r4, #4]
 80120b8:	6014      	str	r4, [r2, #0]
 80120ba:	4628      	mov	r0, r5
 80120bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120c0:	f000 b8e4 	b.w	801228c <__malloc_unlock>
 80120c4:	42a3      	cmp	r3, r4
 80120c6:	d908      	bls.n	80120da <_free_r+0x42>
 80120c8:	6820      	ldr	r0, [r4, #0]
 80120ca:	1821      	adds	r1, r4, r0
 80120cc:	428b      	cmp	r3, r1
 80120ce:	bf01      	itttt	eq
 80120d0:	6819      	ldreq	r1, [r3, #0]
 80120d2:	685b      	ldreq	r3, [r3, #4]
 80120d4:	1809      	addeq	r1, r1, r0
 80120d6:	6021      	streq	r1, [r4, #0]
 80120d8:	e7ed      	b.n	80120b6 <_free_r+0x1e>
 80120da:	461a      	mov	r2, r3
 80120dc:	685b      	ldr	r3, [r3, #4]
 80120de:	b10b      	cbz	r3, 80120e4 <_free_r+0x4c>
 80120e0:	42a3      	cmp	r3, r4
 80120e2:	d9fa      	bls.n	80120da <_free_r+0x42>
 80120e4:	6811      	ldr	r1, [r2, #0]
 80120e6:	1850      	adds	r0, r2, r1
 80120e8:	42a0      	cmp	r0, r4
 80120ea:	d10b      	bne.n	8012104 <_free_r+0x6c>
 80120ec:	6820      	ldr	r0, [r4, #0]
 80120ee:	4401      	add	r1, r0
 80120f0:	1850      	adds	r0, r2, r1
 80120f2:	4283      	cmp	r3, r0
 80120f4:	6011      	str	r1, [r2, #0]
 80120f6:	d1e0      	bne.n	80120ba <_free_r+0x22>
 80120f8:	6818      	ldr	r0, [r3, #0]
 80120fa:	685b      	ldr	r3, [r3, #4]
 80120fc:	6053      	str	r3, [r2, #4]
 80120fe:	4408      	add	r0, r1
 8012100:	6010      	str	r0, [r2, #0]
 8012102:	e7da      	b.n	80120ba <_free_r+0x22>
 8012104:	d902      	bls.n	801210c <_free_r+0x74>
 8012106:	230c      	movs	r3, #12
 8012108:	602b      	str	r3, [r5, #0]
 801210a:	e7d6      	b.n	80120ba <_free_r+0x22>
 801210c:	6820      	ldr	r0, [r4, #0]
 801210e:	1821      	adds	r1, r4, r0
 8012110:	428b      	cmp	r3, r1
 8012112:	bf04      	itt	eq
 8012114:	6819      	ldreq	r1, [r3, #0]
 8012116:	685b      	ldreq	r3, [r3, #4]
 8012118:	6063      	str	r3, [r4, #4]
 801211a:	bf04      	itt	eq
 801211c:	1809      	addeq	r1, r1, r0
 801211e:	6021      	streq	r1, [r4, #0]
 8012120:	6054      	str	r4, [r2, #4]
 8012122:	e7ca      	b.n	80120ba <_free_r+0x22>
 8012124:	bd38      	pop	{r3, r4, r5, pc}
 8012126:	bf00      	nop
 8012128:	200053c8 	.word	0x200053c8

0801212c <malloc>:
 801212c:	4b02      	ldr	r3, [pc, #8]	@ (8012138 <malloc+0xc>)
 801212e:	4601      	mov	r1, r0
 8012130:	6818      	ldr	r0, [r3, #0]
 8012132:	f000 b825 	b.w	8012180 <_malloc_r>
 8012136:	bf00      	nop
 8012138:	200001d0 	.word	0x200001d0

0801213c <sbrk_aligned>:
 801213c:	b570      	push	{r4, r5, r6, lr}
 801213e:	4e0f      	ldr	r6, [pc, #60]	@ (801217c <sbrk_aligned+0x40>)
 8012140:	460c      	mov	r4, r1
 8012142:	6831      	ldr	r1, [r6, #0]
 8012144:	4605      	mov	r5, r0
 8012146:	b911      	cbnz	r1, 801214e <sbrk_aligned+0x12>
 8012148:	f000 fe9a 	bl	8012e80 <_sbrk_r>
 801214c:	6030      	str	r0, [r6, #0]
 801214e:	4621      	mov	r1, r4
 8012150:	4628      	mov	r0, r5
 8012152:	f000 fe95 	bl	8012e80 <_sbrk_r>
 8012156:	1c43      	adds	r3, r0, #1
 8012158:	d103      	bne.n	8012162 <sbrk_aligned+0x26>
 801215a:	f04f 34ff 	mov.w	r4, #4294967295
 801215e:	4620      	mov	r0, r4
 8012160:	bd70      	pop	{r4, r5, r6, pc}
 8012162:	1cc4      	adds	r4, r0, #3
 8012164:	f024 0403 	bic.w	r4, r4, #3
 8012168:	42a0      	cmp	r0, r4
 801216a:	d0f8      	beq.n	801215e <sbrk_aligned+0x22>
 801216c:	1a21      	subs	r1, r4, r0
 801216e:	4628      	mov	r0, r5
 8012170:	f000 fe86 	bl	8012e80 <_sbrk_r>
 8012174:	3001      	adds	r0, #1
 8012176:	d1f2      	bne.n	801215e <sbrk_aligned+0x22>
 8012178:	e7ef      	b.n	801215a <sbrk_aligned+0x1e>
 801217a:	bf00      	nop
 801217c:	200053c4 	.word	0x200053c4

08012180 <_malloc_r>:
 8012180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012184:	1ccd      	adds	r5, r1, #3
 8012186:	f025 0503 	bic.w	r5, r5, #3
 801218a:	3508      	adds	r5, #8
 801218c:	2d0c      	cmp	r5, #12
 801218e:	bf38      	it	cc
 8012190:	250c      	movcc	r5, #12
 8012192:	2d00      	cmp	r5, #0
 8012194:	4606      	mov	r6, r0
 8012196:	db01      	blt.n	801219c <_malloc_r+0x1c>
 8012198:	42a9      	cmp	r1, r5
 801219a:	d904      	bls.n	80121a6 <_malloc_r+0x26>
 801219c:	230c      	movs	r3, #12
 801219e:	6033      	str	r3, [r6, #0]
 80121a0:	2000      	movs	r0, #0
 80121a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801227c <_malloc_r+0xfc>
 80121aa:	f000 f869 	bl	8012280 <__malloc_lock>
 80121ae:	f8d8 3000 	ldr.w	r3, [r8]
 80121b2:	461c      	mov	r4, r3
 80121b4:	bb44      	cbnz	r4, 8012208 <_malloc_r+0x88>
 80121b6:	4629      	mov	r1, r5
 80121b8:	4630      	mov	r0, r6
 80121ba:	f7ff ffbf 	bl	801213c <sbrk_aligned>
 80121be:	1c43      	adds	r3, r0, #1
 80121c0:	4604      	mov	r4, r0
 80121c2:	d158      	bne.n	8012276 <_malloc_r+0xf6>
 80121c4:	f8d8 4000 	ldr.w	r4, [r8]
 80121c8:	4627      	mov	r7, r4
 80121ca:	2f00      	cmp	r7, #0
 80121cc:	d143      	bne.n	8012256 <_malloc_r+0xd6>
 80121ce:	2c00      	cmp	r4, #0
 80121d0:	d04b      	beq.n	801226a <_malloc_r+0xea>
 80121d2:	6823      	ldr	r3, [r4, #0]
 80121d4:	4639      	mov	r1, r7
 80121d6:	4630      	mov	r0, r6
 80121d8:	eb04 0903 	add.w	r9, r4, r3
 80121dc:	f000 fe50 	bl	8012e80 <_sbrk_r>
 80121e0:	4581      	cmp	r9, r0
 80121e2:	d142      	bne.n	801226a <_malloc_r+0xea>
 80121e4:	6821      	ldr	r1, [r4, #0]
 80121e6:	1a6d      	subs	r5, r5, r1
 80121e8:	4629      	mov	r1, r5
 80121ea:	4630      	mov	r0, r6
 80121ec:	f7ff ffa6 	bl	801213c <sbrk_aligned>
 80121f0:	3001      	adds	r0, #1
 80121f2:	d03a      	beq.n	801226a <_malloc_r+0xea>
 80121f4:	6823      	ldr	r3, [r4, #0]
 80121f6:	442b      	add	r3, r5
 80121f8:	6023      	str	r3, [r4, #0]
 80121fa:	f8d8 3000 	ldr.w	r3, [r8]
 80121fe:	685a      	ldr	r2, [r3, #4]
 8012200:	bb62      	cbnz	r2, 801225c <_malloc_r+0xdc>
 8012202:	f8c8 7000 	str.w	r7, [r8]
 8012206:	e00f      	b.n	8012228 <_malloc_r+0xa8>
 8012208:	6822      	ldr	r2, [r4, #0]
 801220a:	1b52      	subs	r2, r2, r5
 801220c:	d420      	bmi.n	8012250 <_malloc_r+0xd0>
 801220e:	2a0b      	cmp	r2, #11
 8012210:	d917      	bls.n	8012242 <_malloc_r+0xc2>
 8012212:	1961      	adds	r1, r4, r5
 8012214:	42a3      	cmp	r3, r4
 8012216:	6025      	str	r5, [r4, #0]
 8012218:	bf18      	it	ne
 801221a:	6059      	strne	r1, [r3, #4]
 801221c:	6863      	ldr	r3, [r4, #4]
 801221e:	bf08      	it	eq
 8012220:	f8c8 1000 	streq.w	r1, [r8]
 8012224:	5162      	str	r2, [r4, r5]
 8012226:	604b      	str	r3, [r1, #4]
 8012228:	4630      	mov	r0, r6
 801222a:	f000 f82f 	bl	801228c <__malloc_unlock>
 801222e:	f104 000b 	add.w	r0, r4, #11
 8012232:	1d23      	adds	r3, r4, #4
 8012234:	f020 0007 	bic.w	r0, r0, #7
 8012238:	1ac2      	subs	r2, r0, r3
 801223a:	bf1c      	itt	ne
 801223c:	1a1b      	subne	r3, r3, r0
 801223e:	50a3      	strne	r3, [r4, r2]
 8012240:	e7af      	b.n	80121a2 <_malloc_r+0x22>
 8012242:	6862      	ldr	r2, [r4, #4]
 8012244:	42a3      	cmp	r3, r4
 8012246:	bf0c      	ite	eq
 8012248:	f8c8 2000 	streq.w	r2, [r8]
 801224c:	605a      	strne	r2, [r3, #4]
 801224e:	e7eb      	b.n	8012228 <_malloc_r+0xa8>
 8012250:	4623      	mov	r3, r4
 8012252:	6864      	ldr	r4, [r4, #4]
 8012254:	e7ae      	b.n	80121b4 <_malloc_r+0x34>
 8012256:	463c      	mov	r4, r7
 8012258:	687f      	ldr	r7, [r7, #4]
 801225a:	e7b6      	b.n	80121ca <_malloc_r+0x4a>
 801225c:	461a      	mov	r2, r3
 801225e:	685b      	ldr	r3, [r3, #4]
 8012260:	42a3      	cmp	r3, r4
 8012262:	d1fb      	bne.n	801225c <_malloc_r+0xdc>
 8012264:	2300      	movs	r3, #0
 8012266:	6053      	str	r3, [r2, #4]
 8012268:	e7de      	b.n	8012228 <_malloc_r+0xa8>
 801226a:	230c      	movs	r3, #12
 801226c:	6033      	str	r3, [r6, #0]
 801226e:	4630      	mov	r0, r6
 8012270:	f000 f80c 	bl	801228c <__malloc_unlock>
 8012274:	e794      	b.n	80121a0 <_malloc_r+0x20>
 8012276:	6005      	str	r5, [r0, #0]
 8012278:	e7d6      	b.n	8012228 <_malloc_r+0xa8>
 801227a:	bf00      	nop
 801227c:	200053c8 	.word	0x200053c8

08012280 <__malloc_lock>:
 8012280:	4801      	ldr	r0, [pc, #4]	@ (8012288 <__malloc_lock+0x8>)
 8012282:	f7ff b8aa 	b.w	80113da <__retarget_lock_acquire_recursive>
 8012286:	bf00      	nop
 8012288:	200053c0 	.word	0x200053c0

0801228c <__malloc_unlock>:
 801228c:	4801      	ldr	r0, [pc, #4]	@ (8012294 <__malloc_unlock+0x8>)
 801228e:	f7ff b8a5 	b.w	80113dc <__retarget_lock_release_recursive>
 8012292:	bf00      	nop
 8012294:	200053c0 	.word	0x200053c0

08012298 <_Balloc>:
 8012298:	b570      	push	{r4, r5, r6, lr}
 801229a:	69c6      	ldr	r6, [r0, #28]
 801229c:	4604      	mov	r4, r0
 801229e:	460d      	mov	r5, r1
 80122a0:	b976      	cbnz	r6, 80122c0 <_Balloc+0x28>
 80122a2:	2010      	movs	r0, #16
 80122a4:	f7ff ff42 	bl	801212c <malloc>
 80122a8:	4602      	mov	r2, r0
 80122aa:	61e0      	str	r0, [r4, #28]
 80122ac:	b920      	cbnz	r0, 80122b8 <_Balloc+0x20>
 80122ae:	4b18      	ldr	r3, [pc, #96]	@ (8012310 <_Balloc+0x78>)
 80122b0:	4818      	ldr	r0, [pc, #96]	@ (8012314 <_Balloc+0x7c>)
 80122b2:	216b      	movs	r1, #107	@ 0x6b
 80122b4:	f000 fdf4 	bl	8012ea0 <__assert_func>
 80122b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80122bc:	6006      	str	r6, [r0, #0]
 80122be:	60c6      	str	r6, [r0, #12]
 80122c0:	69e6      	ldr	r6, [r4, #28]
 80122c2:	68f3      	ldr	r3, [r6, #12]
 80122c4:	b183      	cbz	r3, 80122e8 <_Balloc+0x50>
 80122c6:	69e3      	ldr	r3, [r4, #28]
 80122c8:	68db      	ldr	r3, [r3, #12]
 80122ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80122ce:	b9b8      	cbnz	r0, 8012300 <_Balloc+0x68>
 80122d0:	2101      	movs	r1, #1
 80122d2:	fa01 f605 	lsl.w	r6, r1, r5
 80122d6:	1d72      	adds	r2, r6, #5
 80122d8:	0092      	lsls	r2, r2, #2
 80122da:	4620      	mov	r0, r4
 80122dc:	f000 fdfe 	bl	8012edc <_calloc_r>
 80122e0:	b160      	cbz	r0, 80122fc <_Balloc+0x64>
 80122e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80122e6:	e00e      	b.n	8012306 <_Balloc+0x6e>
 80122e8:	2221      	movs	r2, #33	@ 0x21
 80122ea:	2104      	movs	r1, #4
 80122ec:	4620      	mov	r0, r4
 80122ee:	f000 fdf5 	bl	8012edc <_calloc_r>
 80122f2:	69e3      	ldr	r3, [r4, #28]
 80122f4:	60f0      	str	r0, [r6, #12]
 80122f6:	68db      	ldr	r3, [r3, #12]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d1e4      	bne.n	80122c6 <_Balloc+0x2e>
 80122fc:	2000      	movs	r0, #0
 80122fe:	bd70      	pop	{r4, r5, r6, pc}
 8012300:	6802      	ldr	r2, [r0, #0]
 8012302:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012306:	2300      	movs	r3, #0
 8012308:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801230c:	e7f7      	b.n	80122fe <_Balloc+0x66>
 801230e:	bf00      	nop
 8012310:	080359cf 	.word	0x080359cf
 8012314:	08035a4f 	.word	0x08035a4f

08012318 <_Bfree>:
 8012318:	b570      	push	{r4, r5, r6, lr}
 801231a:	69c6      	ldr	r6, [r0, #28]
 801231c:	4605      	mov	r5, r0
 801231e:	460c      	mov	r4, r1
 8012320:	b976      	cbnz	r6, 8012340 <_Bfree+0x28>
 8012322:	2010      	movs	r0, #16
 8012324:	f7ff ff02 	bl	801212c <malloc>
 8012328:	4602      	mov	r2, r0
 801232a:	61e8      	str	r0, [r5, #28]
 801232c:	b920      	cbnz	r0, 8012338 <_Bfree+0x20>
 801232e:	4b09      	ldr	r3, [pc, #36]	@ (8012354 <_Bfree+0x3c>)
 8012330:	4809      	ldr	r0, [pc, #36]	@ (8012358 <_Bfree+0x40>)
 8012332:	218f      	movs	r1, #143	@ 0x8f
 8012334:	f000 fdb4 	bl	8012ea0 <__assert_func>
 8012338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801233c:	6006      	str	r6, [r0, #0]
 801233e:	60c6      	str	r6, [r0, #12]
 8012340:	b13c      	cbz	r4, 8012352 <_Bfree+0x3a>
 8012342:	69eb      	ldr	r3, [r5, #28]
 8012344:	6862      	ldr	r2, [r4, #4]
 8012346:	68db      	ldr	r3, [r3, #12]
 8012348:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801234c:	6021      	str	r1, [r4, #0]
 801234e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012352:	bd70      	pop	{r4, r5, r6, pc}
 8012354:	080359cf 	.word	0x080359cf
 8012358:	08035a4f 	.word	0x08035a4f

0801235c <__multadd>:
 801235c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012360:	690d      	ldr	r5, [r1, #16]
 8012362:	4607      	mov	r7, r0
 8012364:	460c      	mov	r4, r1
 8012366:	461e      	mov	r6, r3
 8012368:	f101 0c14 	add.w	ip, r1, #20
 801236c:	2000      	movs	r0, #0
 801236e:	f8dc 3000 	ldr.w	r3, [ip]
 8012372:	b299      	uxth	r1, r3
 8012374:	fb02 6101 	mla	r1, r2, r1, r6
 8012378:	0c1e      	lsrs	r6, r3, #16
 801237a:	0c0b      	lsrs	r3, r1, #16
 801237c:	fb02 3306 	mla	r3, r2, r6, r3
 8012380:	b289      	uxth	r1, r1
 8012382:	3001      	adds	r0, #1
 8012384:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012388:	4285      	cmp	r5, r0
 801238a:	f84c 1b04 	str.w	r1, [ip], #4
 801238e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012392:	dcec      	bgt.n	801236e <__multadd+0x12>
 8012394:	b30e      	cbz	r6, 80123da <__multadd+0x7e>
 8012396:	68a3      	ldr	r3, [r4, #8]
 8012398:	42ab      	cmp	r3, r5
 801239a:	dc19      	bgt.n	80123d0 <__multadd+0x74>
 801239c:	6861      	ldr	r1, [r4, #4]
 801239e:	4638      	mov	r0, r7
 80123a0:	3101      	adds	r1, #1
 80123a2:	f7ff ff79 	bl	8012298 <_Balloc>
 80123a6:	4680      	mov	r8, r0
 80123a8:	b928      	cbnz	r0, 80123b6 <__multadd+0x5a>
 80123aa:	4602      	mov	r2, r0
 80123ac:	4b0c      	ldr	r3, [pc, #48]	@ (80123e0 <__multadd+0x84>)
 80123ae:	480d      	ldr	r0, [pc, #52]	@ (80123e4 <__multadd+0x88>)
 80123b0:	21ba      	movs	r1, #186	@ 0xba
 80123b2:	f000 fd75 	bl	8012ea0 <__assert_func>
 80123b6:	6922      	ldr	r2, [r4, #16]
 80123b8:	3202      	adds	r2, #2
 80123ba:	f104 010c 	add.w	r1, r4, #12
 80123be:	0092      	lsls	r2, r2, #2
 80123c0:	300c      	adds	r0, #12
 80123c2:	f7ff f80c 	bl	80113de <memcpy>
 80123c6:	4621      	mov	r1, r4
 80123c8:	4638      	mov	r0, r7
 80123ca:	f7ff ffa5 	bl	8012318 <_Bfree>
 80123ce:	4644      	mov	r4, r8
 80123d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80123d4:	3501      	adds	r5, #1
 80123d6:	615e      	str	r6, [r3, #20]
 80123d8:	6125      	str	r5, [r4, #16]
 80123da:	4620      	mov	r0, r4
 80123dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123e0:	08035a3e 	.word	0x08035a3e
 80123e4:	08035a4f 	.word	0x08035a4f

080123e8 <__hi0bits>:
 80123e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80123ec:	4603      	mov	r3, r0
 80123ee:	bf36      	itet	cc
 80123f0:	0403      	lslcc	r3, r0, #16
 80123f2:	2000      	movcs	r0, #0
 80123f4:	2010      	movcc	r0, #16
 80123f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80123fa:	bf3c      	itt	cc
 80123fc:	021b      	lslcc	r3, r3, #8
 80123fe:	3008      	addcc	r0, #8
 8012400:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012404:	bf3c      	itt	cc
 8012406:	011b      	lslcc	r3, r3, #4
 8012408:	3004      	addcc	r0, #4
 801240a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801240e:	bf3c      	itt	cc
 8012410:	009b      	lslcc	r3, r3, #2
 8012412:	3002      	addcc	r0, #2
 8012414:	2b00      	cmp	r3, #0
 8012416:	db05      	blt.n	8012424 <__hi0bits+0x3c>
 8012418:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801241c:	f100 0001 	add.w	r0, r0, #1
 8012420:	bf08      	it	eq
 8012422:	2020      	moveq	r0, #32
 8012424:	4770      	bx	lr

08012426 <__lo0bits>:
 8012426:	6803      	ldr	r3, [r0, #0]
 8012428:	4602      	mov	r2, r0
 801242a:	f013 0007 	ands.w	r0, r3, #7
 801242e:	d00b      	beq.n	8012448 <__lo0bits+0x22>
 8012430:	07d9      	lsls	r1, r3, #31
 8012432:	d421      	bmi.n	8012478 <__lo0bits+0x52>
 8012434:	0798      	lsls	r0, r3, #30
 8012436:	bf49      	itett	mi
 8012438:	085b      	lsrmi	r3, r3, #1
 801243a:	089b      	lsrpl	r3, r3, #2
 801243c:	2001      	movmi	r0, #1
 801243e:	6013      	strmi	r3, [r2, #0]
 8012440:	bf5c      	itt	pl
 8012442:	6013      	strpl	r3, [r2, #0]
 8012444:	2002      	movpl	r0, #2
 8012446:	4770      	bx	lr
 8012448:	b299      	uxth	r1, r3
 801244a:	b909      	cbnz	r1, 8012450 <__lo0bits+0x2a>
 801244c:	0c1b      	lsrs	r3, r3, #16
 801244e:	2010      	movs	r0, #16
 8012450:	b2d9      	uxtb	r1, r3
 8012452:	b909      	cbnz	r1, 8012458 <__lo0bits+0x32>
 8012454:	3008      	adds	r0, #8
 8012456:	0a1b      	lsrs	r3, r3, #8
 8012458:	0719      	lsls	r1, r3, #28
 801245a:	bf04      	itt	eq
 801245c:	091b      	lsreq	r3, r3, #4
 801245e:	3004      	addeq	r0, #4
 8012460:	0799      	lsls	r1, r3, #30
 8012462:	bf04      	itt	eq
 8012464:	089b      	lsreq	r3, r3, #2
 8012466:	3002      	addeq	r0, #2
 8012468:	07d9      	lsls	r1, r3, #31
 801246a:	d403      	bmi.n	8012474 <__lo0bits+0x4e>
 801246c:	085b      	lsrs	r3, r3, #1
 801246e:	f100 0001 	add.w	r0, r0, #1
 8012472:	d003      	beq.n	801247c <__lo0bits+0x56>
 8012474:	6013      	str	r3, [r2, #0]
 8012476:	4770      	bx	lr
 8012478:	2000      	movs	r0, #0
 801247a:	4770      	bx	lr
 801247c:	2020      	movs	r0, #32
 801247e:	4770      	bx	lr

08012480 <__i2b>:
 8012480:	b510      	push	{r4, lr}
 8012482:	460c      	mov	r4, r1
 8012484:	2101      	movs	r1, #1
 8012486:	f7ff ff07 	bl	8012298 <_Balloc>
 801248a:	4602      	mov	r2, r0
 801248c:	b928      	cbnz	r0, 801249a <__i2b+0x1a>
 801248e:	4b05      	ldr	r3, [pc, #20]	@ (80124a4 <__i2b+0x24>)
 8012490:	4805      	ldr	r0, [pc, #20]	@ (80124a8 <__i2b+0x28>)
 8012492:	f240 1145 	movw	r1, #325	@ 0x145
 8012496:	f000 fd03 	bl	8012ea0 <__assert_func>
 801249a:	2301      	movs	r3, #1
 801249c:	6144      	str	r4, [r0, #20]
 801249e:	6103      	str	r3, [r0, #16]
 80124a0:	bd10      	pop	{r4, pc}
 80124a2:	bf00      	nop
 80124a4:	08035a3e 	.word	0x08035a3e
 80124a8:	08035a4f 	.word	0x08035a4f

080124ac <__multiply>:
 80124ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124b0:	4614      	mov	r4, r2
 80124b2:	690a      	ldr	r2, [r1, #16]
 80124b4:	6923      	ldr	r3, [r4, #16]
 80124b6:	429a      	cmp	r2, r3
 80124b8:	bfa8      	it	ge
 80124ba:	4623      	movge	r3, r4
 80124bc:	460f      	mov	r7, r1
 80124be:	bfa4      	itt	ge
 80124c0:	460c      	movge	r4, r1
 80124c2:	461f      	movge	r7, r3
 80124c4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80124c8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80124cc:	68a3      	ldr	r3, [r4, #8]
 80124ce:	6861      	ldr	r1, [r4, #4]
 80124d0:	eb0a 0609 	add.w	r6, sl, r9
 80124d4:	42b3      	cmp	r3, r6
 80124d6:	b085      	sub	sp, #20
 80124d8:	bfb8      	it	lt
 80124da:	3101      	addlt	r1, #1
 80124dc:	f7ff fedc 	bl	8012298 <_Balloc>
 80124e0:	b930      	cbnz	r0, 80124f0 <__multiply+0x44>
 80124e2:	4602      	mov	r2, r0
 80124e4:	4b44      	ldr	r3, [pc, #272]	@ (80125f8 <__multiply+0x14c>)
 80124e6:	4845      	ldr	r0, [pc, #276]	@ (80125fc <__multiply+0x150>)
 80124e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80124ec:	f000 fcd8 	bl	8012ea0 <__assert_func>
 80124f0:	f100 0514 	add.w	r5, r0, #20
 80124f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80124f8:	462b      	mov	r3, r5
 80124fa:	2200      	movs	r2, #0
 80124fc:	4543      	cmp	r3, r8
 80124fe:	d321      	bcc.n	8012544 <__multiply+0x98>
 8012500:	f107 0114 	add.w	r1, r7, #20
 8012504:	f104 0214 	add.w	r2, r4, #20
 8012508:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801250c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8012510:	9302      	str	r3, [sp, #8]
 8012512:	1b13      	subs	r3, r2, r4
 8012514:	3b15      	subs	r3, #21
 8012516:	f023 0303 	bic.w	r3, r3, #3
 801251a:	3304      	adds	r3, #4
 801251c:	f104 0715 	add.w	r7, r4, #21
 8012520:	42ba      	cmp	r2, r7
 8012522:	bf38      	it	cc
 8012524:	2304      	movcc	r3, #4
 8012526:	9301      	str	r3, [sp, #4]
 8012528:	9b02      	ldr	r3, [sp, #8]
 801252a:	9103      	str	r1, [sp, #12]
 801252c:	428b      	cmp	r3, r1
 801252e:	d80c      	bhi.n	801254a <__multiply+0x9e>
 8012530:	2e00      	cmp	r6, #0
 8012532:	dd03      	ble.n	801253c <__multiply+0x90>
 8012534:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012538:	2b00      	cmp	r3, #0
 801253a:	d05b      	beq.n	80125f4 <__multiply+0x148>
 801253c:	6106      	str	r6, [r0, #16]
 801253e:	b005      	add	sp, #20
 8012540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012544:	f843 2b04 	str.w	r2, [r3], #4
 8012548:	e7d8      	b.n	80124fc <__multiply+0x50>
 801254a:	f8b1 a000 	ldrh.w	sl, [r1]
 801254e:	f1ba 0f00 	cmp.w	sl, #0
 8012552:	d024      	beq.n	801259e <__multiply+0xf2>
 8012554:	f104 0e14 	add.w	lr, r4, #20
 8012558:	46a9      	mov	r9, r5
 801255a:	f04f 0c00 	mov.w	ip, #0
 801255e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012562:	f8d9 3000 	ldr.w	r3, [r9]
 8012566:	fa1f fb87 	uxth.w	fp, r7
 801256a:	b29b      	uxth	r3, r3
 801256c:	fb0a 330b 	mla	r3, sl, fp, r3
 8012570:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8012574:	f8d9 7000 	ldr.w	r7, [r9]
 8012578:	4463      	add	r3, ip
 801257a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801257e:	fb0a c70b 	mla	r7, sl, fp, ip
 8012582:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8012586:	b29b      	uxth	r3, r3
 8012588:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801258c:	4572      	cmp	r2, lr
 801258e:	f849 3b04 	str.w	r3, [r9], #4
 8012592:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012596:	d8e2      	bhi.n	801255e <__multiply+0xb2>
 8012598:	9b01      	ldr	r3, [sp, #4]
 801259a:	f845 c003 	str.w	ip, [r5, r3]
 801259e:	9b03      	ldr	r3, [sp, #12]
 80125a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80125a4:	3104      	adds	r1, #4
 80125a6:	f1b9 0f00 	cmp.w	r9, #0
 80125aa:	d021      	beq.n	80125f0 <__multiply+0x144>
 80125ac:	682b      	ldr	r3, [r5, #0]
 80125ae:	f104 0c14 	add.w	ip, r4, #20
 80125b2:	46ae      	mov	lr, r5
 80125b4:	f04f 0a00 	mov.w	sl, #0
 80125b8:	f8bc b000 	ldrh.w	fp, [ip]
 80125bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80125c0:	fb09 770b 	mla	r7, r9, fp, r7
 80125c4:	4457      	add	r7, sl
 80125c6:	b29b      	uxth	r3, r3
 80125c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80125cc:	f84e 3b04 	str.w	r3, [lr], #4
 80125d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80125d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80125d8:	f8be 3000 	ldrh.w	r3, [lr]
 80125dc:	fb09 330a 	mla	r3, r9, sl, r3
 80125e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80125e4:	4562      	cmp	r2, ip
 80125e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80125ea:	d8e5      	bhi.n	80125b8 <__multiply+0x10c>
 80125ec:	9f01      	ldr	r7, [sp, #4]
 80125ee:	51eb      	str	r3, [r5, r7]
 80125f0:	3504      	adds	r5, #4
 80125f2:	e799      	b.n	8012528 <__multiply+0x7c>
 80125f4:	3e01      	subs	r6, #1
 80125f6:	e79b      	b.n	8012530 <__multiply+0x84>
 80125f8:	08035a3e 	.word	0x08035a3e
 80125fc:	08035a4f 	.word	0x08035a4f

08012600 <__pow5mult>:
 8012600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012604:	4615      	mov	r5, r2
 8012606:	f012 0203 	ands.w	r2, r2, #3
 801260a:	4607      	mov	r7, r0
 801260c:	460e      	mov	r6, r1
 801260e:	d007      	beq.n	8012620 <__pow5mult+0x20>
 8012610:	4c25      	ldr	r4, [pc, #148]	@ (80126a8 <__pow5mult+0xa8>)
 8012612:	3a01      	subs	r2, #1
 8012614:	2300      	movs	r3, #0
 8012616:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801261a:	f7ff fe9f 	bl	801235c <__multadd>
 801261e:	4606      	mov	r6, r0
 8012620:	10ad      	asrs	r5, r5, #2
 8012622:	d03d      	beq.n	80126a0 <__pow5mult+0xa0>
 8012624:	69fc      	ldr	r4, [r7, #28]
 8012626:	b97c      	cbnz	r4, 8012648 <__pow5mult+0x48>
 8012628:	2010      	movs	r0, #16
 801262a:	f7ff fd7f 	bl	801212c <malloc>
 801262e:	4602      	mov	r2, r0
 8012630:	61f8      	str	r0, [r7, #28]
 8012632:	b928      	cbnz	r0, 8012640 <__pow5mult+0x40>
 8012634:	4b1d      	ldr	r3, [pc, #116]	@ (80126ac <__pow5mult+0xac>)
 8012636:	481e      	ldr	r0, [pc, #120]	@ (80126b0 <__pow5mult+0xb0>)
 8012638:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801263c:	f000 fc30 	bl	8012ea0 <__assert_func>
 8012640:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012644:	6004      	str	r4, [r0, #0]
 8012646:	60c4      	str	r4, [r0, #12]
 8012648:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801264c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012650:	b94c      	cbnz	r4, 8012666 <__pow5mult+0x66>
 8012652:	f240 2171 	movw	r1, #625	@ 0x271
 8012656:	4638      	mov	r0, r7
 8012658:	f7ff ff12 	bl	8012480 <__i2b>
 801265c:	2300      	movs	r3, #0
 801265e:	f8c8 0008 	str.w	r0, [r8, #8]
 8012662:	4604      	mov	r4, r0
 8012664:	6003      	str	r3, [r0, #0]
 8012666:	f04f 0900 	mov.w	r9, #0
 801266a:	07eb      	lsls	r3, r5, #31
 801266c:	d50a      	bpl.n	8012684 <__pow5mult+0x84>
 801266e:	4631      	mov	r1, r6
 8012670:	4622      	mov	r2, r4
 8012672:	4638      	mov	r0, r7
 8012674:	f7ff ff1a 	bl	80124ac <__multiply>
 8012678:	4631      	mov	r1, r6
 801267a:	4680      	mov	r8, r0
 801267c:	4638      	mov	r0, r7
 801267e:	f7ff fe4b 	bl	8012318 <_Bfree>
 8012682:	4646      	mov	r6, r8
 8012684:	106d      	asrs	r5, r5, #1
 8012686:	d00b      	beq.n	80126a0 <__pow5mult+0xa0>
 8012688:	6820      	ldr	r0, [r4, #0]
 801268a:	b938      	cbnz	r0, 801269c <__pow5mult+0x9c>
 801268c:	4622      	mov	r2, r4
 801268e:	4621      	mov	r1, r4
 8012690:	4638      	mov	r0, r7
 8012692:	f7ff ff0b 	bl	80124ac <__multiply>
 8012696:	6020      	str	r0, [r4, #0]
 8012698:	f8c0 9000 	str.w	r9, [r0]
 801269c:	4604      	mov	r4, r0
 801269e:	e7e4      	b.n	801266a <__pow5mult+0x6a>
 80126a0:	4630      	mov	r0, r6
 80126a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80126a6:	bf00      	nop
 80126a8:	08035aa8 	.word	0x08035aa8
 80126ac:	080359cf 	.word	0x080359cf
 80126b0:	08035a4f 	.word	0x08035a4f

080126b4 <__lshift>:
 80126b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80126b8:	460c      	mov	r4, r1
 80126ba:	6849      	ldr	r1, [r1, #4]
 80126bc:	6923      	ldr	r3, [r4, #16]
 80126be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80126c2:	68a3      	ldr	r3, [r4, #8]
 80126c4:	4607      	mov	r7, r0
 80126c6:	4691      	mov	r9, r2
 80126c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80126cc:	f108 0601 	add.w	r6, r8, #1
 80126d0:	42b3      	cmp	r3, r6
 80126d2:	db0b      	blt.n	80126ec <__lshift+0x38>
 80126d4:	4638      	mov	r0, r7
 80126d6:	f7ff fddf 	bl	8012298 <_Balloc>
 80126da:	4605      	mov	r5, r0
 80126dc:	b948      	cbnz	r0, 80126f2 <__lshift+0x3e>
 80126de:	4602      	mov	r2, r0
 80126e0:	4b28      	ldr	r3, [pc, #160]	@ (8012784 <__lshift+0xd0>)
 80126e2:	4829      	ldr	r0, [pc, #164]	@ (8012788 <__lshift+0xd4>)
 80126e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80126e8:	f000 fbda 	bl	8012ea0 <__assert_func>
 80126ec:	3101      	adds	r1, #1
 80126ee:	005b      	lsls	r3, r3, #1
 80126f0:	e7ee      	b.n	80126d0 <__lshift+0x1c>
 80126f2:	2300      	movs	r3, #0
 80126f4:	f100 0114 	add.w	r1, r0, #20
 80126f8:	f100 0210 	add.w	r2, r0, #16
 80126fc:	4618      	mov	r0, r3
 80126fe:	4553      	cmp	r3, sl
 8012700:	db33      	blt.n	801276a <__lshift+0xb6>
 8012702:	6920      	ldr	r0, [r4, #16]
 8012704:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012708:	f104 0314 	add.w	r3, r4, #20
 801270c:	f019 091f 	ands.w	r9, r9, #31
 8012710:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012714:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012718:	d02b      	beq.n	8012772 <__lshift+0xbe>
 801271a:	f1c9 0e20 	rsb	lr, r9, #32
 801271e:	468a      	mov	sl, r1
 8012720:	2200      	movs	r2, #0
 8012722:	6818      	ldr	r0, [r3, #0]
 8012724:	fa00 f009 	lsl.w	r0, r0, r9
 8012728:	4310      	orrs	r0, r2
 801272a:	f84a 0b04 	str.w	r0, [sl], #4
 801272e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012732:	459c      	cmp	ip, r3
 8012734:	fa22 f20e 	lsr.w	r2, r2, lr
 8012738:	d8f3      	bhi.n	8012722 <__lshift+0x6e>
 801273a:	ebac 0304 	sub.w	r3, ip, r4
 801273e:	3b15      	subs	r3, #21
 8012740:	f023 0303 	bic.w	r3, r3, #3
 8012744:	3304      	adds	r3, #4
 8012746:	f104 0015 	add.w	r0, r4, #21
 801274a:	4584      	cmp	ip, r0
 801274c:	bf38      	it	cc
 801274e:	2304      	movcc	r3, #4
 8012750:	50ca      	str	r2, [r1, r3]
 8012752:	b10a      	cbz	r2, 8012758 <__lshift+0xa4>
 8012754:	f108 0602 	add.w	r6, r8, #2
 8012758:	3e01      	subs	r6, #1
 801275a:	4638      	mov	r0, r7
 801275c:	612e      	str	r6, [r5, #16]
 801275e:	4621      	mov	r1, r4
 8012760:	f7ff fdda 	bl	8012318 <_Bfree>
 8012764:	4628      	mov	r0, r5
 8012766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801276a:	f842 0f04 	str.w	r0, [r2, #4]!
 801276e:	3301      	adds	r3, #1
 8012770:	e7c5      	b.n	80126fe <__lshift+0x4a>
 8012772:	3904      	subs	r1, #4
 8012774:	f853 2b04 	ldr.w	r2, [r3], #4
 8012778:	f841 2f04 	str.w	r2, [r1, #4]!
 801277c:	459c      	cmp	ip, r3
 801277e:	d8f9      	bhi.n	8012774 <__lshift+0xc0>
 8012780:	e7ea      	b.n	8012758 <__lshift+0xa4>
 8012782:	bf00      	nop
 8012784:	08035a3e 	.word	0x08035a3e
 8012788:	08035a4f 	.word	0x08035a4f

0801278c <__mcmp>:
 801278c:	690a      	ldr	r2, [r1, #16]
 801278e:	4603      	mov	r3, r0
 8012790:	6900      	ldr	r0, [r0, #16]
 8012792:	1a80      	subs	r0, r0, r2
 8012794:	b530      	push	{r4, r5, lr}
 8012796:	d10e      	bne.n	80127b6 <__mcmp+0x2a>
 8012798:	3314      	adds	r3, #20
 801279a:	3114      	adds	r1, #20
 801279c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80127a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80127a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80127a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80127ac:	4295      	cmp	r5, r2
 80127ae:	d003      	beq.n	80127b8 <__mcmp+0x2c>
 80127b0:	d205      	bcs.n	80127be <__mcmp+0x32>
 80127b2:	f04f 30ff 	mov.w	r0, #4294967295
 80127b6:	bd30      	pop	{r4, r5, pc}
 80127b8:	42a3      	cmp	r3, r4
 80127ba:	d3f3      	bcc.n	80127a4 <__mcmp+0x18>
 80127bc:	e7fb      	b.n	80127b6 <__mcmp+0x2a>
 80127be:	2001      	movs	r0, #1
 80127c0:	e7f9      	b.n	80127b6 <__mcmp+0x2a>
	...

080127c4 <__mdiff>:
 80127c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127c8:	4689      	mov	r9, r1
 80127ca:	4606      	mov	r6, r0
 80127cc:	4611      	mov	r1, r2
 80127ce:	4648      	mov	r0, r9
 80127d0:	4614      	mov	r4, r2
 80127d2:	f7ff ffdb 	bl	801278c <__mcmp>
 80127d6:	1e05      	subs	r5, r0, #0
 80127d8:	d112      	bne.n	8012800 <__mdiff+0x3c>
 80127da:	4629      	mov	r1, r5
 80127dc:	4630      	mov	r0, r6
 80127de:	f7ff fd5b 	bl	8012298 <_Balloc>
 80127e2:	4602      	mov	r2, r0
 80127e4:	b928      	cbnz	r0, 80127f2 <__mdiff+0x2e>
 80127e6:	4b3f      	ldr	r3, [pc, #252]	@ (80128e4 <__mdiff+0x120>)
 80127e8:	f240 2137 	movw	r1, #567	@ 0x237
 80127ec:	483e      	ldr	r0, [pc, #248]	@ (80128e8 <__mdiff+0x124>)
 80127ee:	f000 fb57 	bl	8012ea0 <__assert_func>
 80127f2:	2301      	movs	r3, #1
 80127f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80127f8:	4610      	mov	r0, r2
 80127fa:	b003      	add	sp, #12
 80127fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012800:	bfbc      	itt	lt
 8012802:	464b      	movlt	r3, r9
 8012804:	46a1      	movlt	r9, r4
 8012806:	4630      	mov	r0, r6
 8012808:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801280c:	bfba      	itte	lt
 801280e:	461c      	movlt	r4, r3
 8012810:	2501      	movlt	r5, #1
 8012812:	2500      	movge	r5, #0
 8012814:	f7ff fd40 	bl	8012298 <_Balloc>
 8012818:	4602      	mov	r2, r0
 801281a:	b918      	cbnz	r0, 8012824 <__mdiff+0x60>
 801281c:	4b31      	ldr	r3, [pc, #196]	@ (80128e4 <__mdiff+0x120>)
 801281e:	f240 2145 	movw	r1, #581	@ 0x245
 8012822:	e7e3      	b.n	80127ec <__mdiff+0x28>
 8012824:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012828:	6926      	ldr	r6, [r4, #16]
 801282a:	60c5      	str	r5, [r0, #12]
 801282c:	f109 0310 	add.w	r3, r9, #16
 8012830:	f109 0514 	add.w	r5, r9, #20
 8012834:	f104 0e14 	add.w	lr, r4, #20
 8012838:	f100 0b14 	add.w	fp, r0, #20
 801283c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012840:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012844:	9301      	str	r3, [sp, #4]
 8012846:	46d9      	mov	r9, fp
 8012848:	f04f 0c00 	mov.w	ip, #0
 801284c:	9b01      	ldr	r3, [sp, #4]
 801284e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012852:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012856:	9301      	str	r3, [sp, #4]
 8012858:	fa1f f38a 	uxth.w	r3, sl
 801285c:	4619      	mov	r1, r3
 801285e:	b283      	uxth	r3, r0
 8012860:	1acb      	subs	r3, r1, r3
 8012862:	0c00      	lsrs	r0, r0, #16
 8012864:	4463      	add	r3, ip
 8012866:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801286a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801286e:	b29b      	uxth	r3, r3
 8012870:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012874:	4576      	cmp	r6, lr
 8012876:	f849 3b04 	str.w	r3, [r9], #4
 801287a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801287e:	d8e5      	bhi.n	801284c <__mdiff+0x88>
 8012880:	1b33      	subs	r3, r6, r4
 8012882:	3b15      	subs	r3, #21
 8012884:	f023 0303 	bic.w	r3, r3, #3
 8012888:	3415      	adds	r4, #21
 801288a:	3304      	adds	r3, #4
 801288c:	42a6      	cmp	r6, r4
 801288e:	bf38      	it	cc
 8012890:	2304      	movcc	r3, #4
 8012892:	441d      	add	r5, r3
 8012894:	445b      	add	r3, fp
 8012896:	461e      	mov	r6, r3
 8012898:	462c      	mov	r4, r5
 801289a:	4544      	cmp	r4, r8
 801289c:	d30e      	bcc.n	80128bc <__mdiff+0xf8>
 801289e:	f108 0103 	add.w	r1, r8, #3
 80128a2:	1b49      	subs	r1, r1, r5
 80128a4:	f021 0103 	bic.w	r1, r1, #3
 80128a8:	3d03      	subs	r5, #3
 80128aa:	45a8      	cmp	r8, r5
 80128ac:	bf38      	it	cc
 80128ae:	2100      	movcc	r1, #0
 80128b0:	440b      	add	r3, r1
 80128b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80128b6:	b191      	cbz	r1, 80128de <__mdiff+0x11a>
 80128b8:	6117      	str	r7, [r2, #16]
 80128ba:	e79d      	b.n	80127f8 <__mdiff+0x34>
 80128bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80128c0:	46e6      	mov	lr, ip
 80128c2:	0c08      	lsrs	r0, r1, #16
 80128c4:	fa1c fc81 	uxtah	ip, ip, r1
 80128c8:	4471      	add	r1, lr
 80128ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80128ce:	b289      	uxth	r1, r1
 80128d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80128d4:	f846 1b04 	str.w	r1, [r6], #4
 80128d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80128dc:	e7dd      	b.n	801289a <__mdiff+0xd6>
 80128de:	3f01      	subs	r7, #1
 80128e0:	e7e7      	b.n	80128b2 <__mdiff+0xee>
 80128e2:	bf00      	nop
 80128e4:	08035a3e 	.word	0x08035a3e
 80128e8:	08035a4f 	.word	0x08035a4f

080128ec <__d2b>:
 80128ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80128f0:	460f      	mov	r7, r1
 80128f2:	2101      	movs	r1, #1
 80128f4:	ec59 8b10 	vmov	r8, r9, d0
 80128f8:	4616      	mov	r6, r2
 80128fa:	f7ff fccd 	bl	8012298 <_Balloc>
 80128fe:	4604      	mov	r4, r0
 8012900:	b930      	cbnz	r0, 8012910 <__d2b+0x24>
 8012902:	4602      	mov	r2, r0
 8012904:	4b23      	ldr	r3, [pc, #140]	@ (8012994 <__d2b+0xa8>)
 8012906:	4824      	ldr	r0, [pc, #144]	@ (8012998 <__d2b+0xac>)
 8012908:	f240 310f 	movw	r1, #783	@ 0x30f
 801290c:	f000 fac8 	bl	8012ea0 <__assert_func>
 8012910:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012914:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012918:	b10d      	cbz	r5, 801291e <__d2b+0x32>
 801291a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801291e:	9301      	str	r3, [sp, #4]
 8012920:	f1b8 0300 	subs.w	r3, r8, #0
 8012924:	d023      	beq.n	801296e <__d2b+0x82>
 8012926:	4668      	mov	r0, sp
 8012928:	9300      	str	r3, [sp, #0]
 801292a:	f7ff fd7c 	bl	8012426 <__lo0bits>
 801292e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012932:	b1d0      	cbz	r0, 801296a <__d2b+0x7e>
 8012934:	f1c0 0320 	rsb	r3, r0, #32
 8012938:	fa02 f303 	lsl.w	r3, r2, r3
 801293c:	430b      	orrs	r3, r1
 801293e:	40c2      	lsrs	r2, r0
 8012940:	6163      	str	r3, [r4, #20]
 8012942:	9201      	str	r2, [sp, #4]
 8012944:	9b01      	ldr	r3, [sp, #4]
 8012946:	61a3      	str	r3, [r4, #24]
 8012948:	2b00      	cmp	r3, #0
 801294a:	bf0c      	ite	eq
 801294c:	2201      	moveq	r2, #1
 801294e:	2202      	movne	r2, #2
 8012950:	6122      	str	r2, [r4, #16]
 8012952:	b1a5      	cbz	r5, 801297e <__d2b+0x92>
 8012954:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012958:	4405      	add	r5, r0
 801295a:	603d      	str	r5, [r7, #0]
 801295c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012960:	6030      	str	r0, [r6, #0]
 8012962:	4620      	mov	r0, r4
 8012964:	b003      	add	sp, #12
 8012966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801296a:	6161      	str	r1, [r4, #20]
 801296c:	e7ea      	b.n	8012944 <__d2b+0x58>
 801296e:	a801      	add	r0, sp, #4
 8012970:	f7ff fd59 	bl	8012426 <__lo0bits>
 8012974:	9b01      	ldr	r3, [sp, #4]
 8012976:	6163      	str	r3, [r4, #20]
 8012978:	3020      	adds	r0, #32
 801297a:	2201      	movs	r2, #1
 801297c:	e7e8      	b.n	8012950 <__d2b+0x64>
 801297e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012982:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012986:	6038      	str	r0, [r7, #0]
 8012988:	6918      	ldr	r0, [r3, #16]
 801298a:	f7ff fd2d 	bl	80123e8 <__hi0bits>
 801298e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012992:	e7e5      	b.n	8012960 <__d2b+0x74>
 8012994:	08035a3e 	.word	0x08035a3e
 8012998:	08035a4f 	.word	0x08035a4f

0801299c <__sfputc_r>:
 801299c:	6893      	ldr	r3, [r2, #8]
 801299e:	3b01      	subs	r3, #1
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	b410      	push	{r4}
 80129a4:	6093      	str	r3, [r2, #8]
 80129a6:	da08      	bge.n	80129ba <__sfputc_r+0x1e>
 80129a8:	6994      	ldr	r4, [r2, #24]
 80129aa:	42a3      	cmp	r3, r4
 80129ac:	db01      	blt.n	80129b2 <__sfputc_r+0x16>
 80129ae:	290a      	cmp	r1, #10
 80129b0:	d103      	bne.n	80129ba <__sfputc_r+0x1e>
 80129b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129b6:	f7fe bbfe 	b.w	80111b6 <__swbuf_r>
 80129ba:	6813      	ldr	r3, [r2, #0]
 80129bc:	1c58      	adds	r0, r3, #1
 80129be:	6010      	str	r0, [r2, #0]
 80129c0:	7019      	strb	r1, [r3, #0]
 80129c2:	4608      	mov	r0, r1
 80129c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129c8:	4770      	bx	lr

080129ca <__sfputs_r>:
 80129ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129cc:	4606      	mov	r6, r0
 80129ce:	460f      	mov	r7, r1
 80129d0:	4614      	mov	r4, r2
 80129d2:	18d5      	adds	r5, r2, r3
 80129d4:	42ac      	cmp	r4, r5
 80129d6:	d101      	bne.n	80129dc <__sfputs_r+0x12>
 80129d8:	2000      	movs	r0, #0
 80129da:	e007      	b.n	80129ec <__sfputs_r+0x22>
 80129dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129e0:	463a      	mov	r2, r7
 80129e2:	4630      	mov	r0, r6
 80129e4:	f7ff ffda 	bl	801299c <__sfputc_r>
 80129e8:	1c43      	adds	r3, r0, #1
 80129ea:	d1f3      	bne.n	80129d4 <__sfputs_r+0xa>
 80129ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080129f0 <_vfiprintf_r>:
 80129f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129f4:	460d      	mov	r5, r1
 80129f6:	b09d      	sub	sp, #116	@ 0x74
 80129f8:	4614      	mov	r4, r2
 80129fa:	4698      	mov	r8, r3
 80129fc:	4606      	mov	r6, r0
 80129fe:	b118      	cbz	r0, 8012a08 <_vfiprintf_r+0x18>
 8012a00:	6a03      	ldr	r3, [r0, #32]
 8012a02:	b90b      	cbnz	r3, 8012a08 <_vfiprintf_r+0x18>
 8012a04:	f7fe fb4c 	bl	80110a0 <__sinit>
 8012a08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a0a:	07d9      	lsls	r1, r3, #31
 8012a0c:	d405      	bmi.n	8012a1a <_vfiprintf_r+0x2a>
 8012a0e:	89ab      	ldrh	r3, [r5, #12]
 8012a10:	059a      	lsls	r2, r3, #22
 8012a12:	d402      	bmi.n	8012a1a <_vfiprintf_r+0x2a>
 8012a14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a16:	f7fe fce0 	bl	80113da <__retarget_lock_acquire_recursive>
 8012a1a:	89ab      	ldrh	r3, [r5, #12]
 8012a1c:	071b      	lsls	r3, r3, #28
 8012a1e:	d501      	bpl.n	8012a24 <_vfiprintf_r+0x34>
 8012a20:	692b      	ldr	r3, [r5, #16]
 8012a22:	b99b      	cbnz	r3, 8012a4c <_vfiprintf_r+0x5c>
 8012a24:	4629      	mov	r1, r5
 8012a26:	4630      	mov	r0, r6
 8012a28:	f7fe fc04 	bl	8011234 <__swsetup_r>
 8012a2c:	b170      	cbz	r0, 8012a4c <_vfiprintf_r+0x5c>
 8012a2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a30:	07dc      	lsls	r4, r3, #31
 8012a32:	d504      	bpl.n	8012a3e <_vfiprintf_r+0x4e>
 8012a34:	f04f 30ff 	mov.w	r0, #4294967295
 8012a38:	b01d      	add	sp, #116	@ 0x74
 8012a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a3e:	89ab      	ldrh	r3, [r5, #12]
 8012a40:	0598      	lsls	r0, r3, #22
 8012a42:	d4f7      	bmi.n	8012a34 <_vfiprintf_r+0x44>
 8012a44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a46:	f7fe fcc9 	bl	80113dc <__retarget_lock_release_recursive>
 8012a4a:	e7f3      	b.n	8012a34 <_vfiprintf_r+0x44>
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a50:	2320      	movs	r3, #32
 8012a52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012a56:	f8cd 800c 	str.w	r8, [sp, #12]
 8012a5a:	2330      	movs	r3, #48	@ 0x30
 8012a5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012c0c <_vfiprintf_r+0x21c>
 8012a60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012a64:	f04f 0901 	mov.w	r9, #1
 8012a68:	4623      	mov	r3, r4
 8012a6a:	469a      	mov	sl, r3
 8012a6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a70:	b10a      	cbz	r2, 8012a76 <_vfiprintf_r+0x86>
 8012a72:	2a25      	cmp	r2, #37	@ 0x25
 8012a74:	d1f9      	bne.n	8012a6a <_vfiprintf_r+0x7a>
 8012a76:	ebba 0b04 	subs.w	fp, sl, r4
 8012a7a:	d00b      	beq.n	8012a94 <_vfiprintf_r+0xa4>
 8012a7c:	465b      	mov	r3, fp
 8012a7e:	4622      	mov	r2, r4
 8012a80:	4629      	mov	r1, r5
 8012a82:	4630      	mov	r0, r6
 8012a84:	f7ff ffa1 	bl	80129ca <__sfputs_r>
 8012a88:	3001      	adds	r0, #1
 8012a8a:	f000 80a7 	beq.w	8012bdc <_vfiprintf_r+0x1ec>
 8012a8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012a90:	445a      	add	r2, fp
 8012a92:	9209      	str	r2, [sp, #36]	@ 0x24
 8012a94:	f89a 3000 	ldrb.w	r3, [sl]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	f000 809f 	beq.w	8012bdc <_vfiprintf_r+0x1ec>
 8012a9e:	2300      	movs	r3, #0
 8012aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8012aa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012aa8:	f10a 0a01 	add.w	sl, sl, #1
 8012aac:	9304      	str	r3, [sp, #16]
 8012aae:	9307      	str	r3, [sp, #28]
 8012ab0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012ab4:	931a      	str	r3, [sp, #104]	@ 0x68
 8012ab6:	4654      	mov	r4, sl
 8012ab8:	2205      	movs	r2, #5
 8012aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012abe:	4853      	ldr	r0, [pc, #332]	@ (8012c0c <_vfiprintf_r+0x21c>)
 8012ac0:	f7ed fba6 	bl	8000210 <memchr>
 8012ac4:	9a04      	ldr	r2, [sp, #16]
 8012ac6:	b9d8      	cbnz	r0, 8012b00 <_vfiprintf_r+0x110>
 8012ac8:	06d1      	lsls	r1, r2, #27
 8012aca:	bf44      	itt	mi
 8012acc:	2320      	movmi	r3, #32
 8012ace:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ad2:	0713      	lsls	r3, r2, #28
 8012ad4:	bf44      	itt	mi
 8012ad6:	232b      	movmi	r3, #43	@ 0x2b
 8012ad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012adc:	f89a 3000 	ldrb.w	r3, [sl]
 8012ae0:	2b2a      	cmp	r3, #42	@ 0x2a
 8012ae2:	d015      	beq.n	8012b10 <_vfiprintf_r+0x120>
 8012ae4:	9a07      	ldr	r2, [sp, #28]
 8012ae6:	4654      	mov	r4, sl
 8012ae8:	2000      	movs	r0, #0
 8012aea:	f04f 0c0a 	mov.w	ip, #10
 8012aee:	4621      	mov	r1, r4
 8012af0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012af4:	3b30      	subs	r3, #48	@ 0x30
 8012af6:	2b09      	cmp	r3, #9
 8012af8:	d94b      	bls.n	8012b92 <_vfiprintf_r+0x1a2>
 8012afa:	b1b0      	cbz	r0, 8012b2a <_vfiprintf_r+0x13a>
 8012afc:	9207      	str	r2, [sp, #28]
 8012afe:	e014      	b.n	8012b2a <_vfiprintf_r+0x13a>
 8012b00:	eba0 0308 	sub.w	r3, r0, r8
 8012b04:	fa09 f303 	lsl.w	r3, r9, r3
 8012b08:	4313      	orrs	r3, r2
 8012b0a:	9304      	str	r3, [sp, #16]
 8012b0c:	46a2      	mov	sl, r4
 8012b0e:	e7d2      	b.n	8012ab6 <_vfiprintf_r+0xc6>
 8012b10:	9b03      	ldr	r3, [sp, #12]
 8012b12:	1d19      	adds	r1, r3, #4
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	9103      	str	r1, [sp, #12]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	bfbb      	ittet	lt
 8012b1c:	425b      	neglt	r3, r3
 8012b1e:	f042 0202 	orrlt.w	r2, r2, #2
 8012b22:	9307      	strge	r3, [sp, #28]
 8012b24:	9307      	strlt	r3, [sp, #28]
 8012b26:	bfb8      	it	lt
 8012b28:	9204      	strlt	r2, [sp, #16]
 8012b2a:	7823      	ldrb	r3, [r4, #0]
 8012b2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b2e:	d10a      	bne.n	8012b46 <_vfiprintf_r+0x156>
 8012b30:	7863      	ldrb	r3, [r4, #1]
 8012b32:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b34:	d132      	bne.n	8012b9c <_vfiprintf_r+0x1ac>
 8012b36:	9b03      	ldr	r3, [sp, #12]
 8012b38:	1d1a      	adds	r2, r3, #4
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	9203      	str	r2, [sp, #12]
 8012b3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012b42:	3402      	adds	r4, #2
 8012b44:	9305      	str	r3, [sp, #20]
 8012b46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012c1c <_vfiprintf_r+0x22c>
 8012b4a:	7821      	ldrb	r1, [r4, #0]
 8012b4c:	2203      	movs	r2, #3
 8012b4e:	4650      	mov	r0, sl
 8012b50:	f7ed fb5e 	bl	8000210 <memchr>
 8012b54:	b138      	cbz	r0, 8012b66 <_vfiprintf_r+0x176>
 8012b56:	9b04      	ldr	r3, [sp, #16]
 8012b58:	eba0 000a 	sub.w	r0, r0, sl
 8012b5c:	2240      	movs	r2, #64	@ 0x40
 8012b5e:	4082      	lsls	r2, r0
 8012b60:	4313      	orrs	r3, r2
 8012b62:	3401      	adds	r4, #1
 8012b64:	9304      	str	r3, [sp, #16]
 8012b66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b6a:	4829      	ldr	r0, [pc, #164]	@ (8012c10 <_vfiprintf_r+0x220>)
 8012b6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012b70:	2206      	movs	r2, #6
 8012b72:	f7ed fb4d 	bl	8000210 <memchr>
 8012b76:	2800      	cmp	r0, #0
 8012b78:	d03f      	beq.n	8012bfa <_vfiprintf_r+0x20a>
 8012b7a:	4b26      	ldr	r3, [pc, #152]	@ (8012c14 <_vfiprintf_r+0x224>)
 8012b7c:	bb1b      	cbnz	r3, 8012bc6 <_vfiprintf_r+0x1d6>
 8012b7e:	9b03      	ldr	r3, [sp, #12]
 8012b80:	3307      	adds	r3, #7
 8012b82:	f023 0307 	bic.w	r3, r3, #7
 8012b86:	3308      	adds	r3, #8
 8012b88:	9303      	str	r3, [sp, #12]
 8012b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b8c:	443b      	add	r3, r7
 8012b8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b90:	e76a      	b.n	8012a68 <_vfiprintf_r+0x78>
 8012b92:	fb0c 3202 	mla	r2, ip, r2, r3
 8012b96:	460c      	mov	r4, r1
 8012b98:	2001      	movs	r0, #1
 8012b9a:	e7a8      	b.n	8012aee <_vfiprintf_r+0xfe>
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	3401      	adds	r4, #1
 8012ba0:	9305      	str	r3, [sp, #20]
 8012ba2:	4619      	mov	r1, r3
 8012ba4:	f04f 0c0a 	mov.w	ip, #10
 8012ba8:	4620      	mov	r0, r4
 8012baa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012bae:	3a30      	subs	r2, #48	@ 0x30
 8012bb0:	2a09      	cmp	r2, #9
 8012bb2:	d903      	bls.n	8012bbc <_vfiprintf_r+0x1cc>
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d0c6      	beq.n	8012b46 <_vfiprintf_r+0x156>
 8012bb8:	9105      	str	r1, [sp, #20]
 8012bba:	e7c4      	b.n	8012b46 <_vfiprintf_r+0x156>
 8012bbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8012bc0:	4604      	mov	r4, r0
 8012bc2:	2301      	movs	r3, #1
 8012bc4:	e7f0      	b.n	8012ba8 <_vfiprintf_r+0x1b8>
 8012bc6:	ab03      	add	r3, sp, #12
 8012bc8:	9300      	str	r3, [sp, #0]
 8012bca:	462a      	mov	r2, r5
 8012bcc:	4b12      	ldr	r3, [pc, #72]	@ (8012c18 <_vfiprintf_r+0x228>)
 8012bce:	a904      	add	r1, sp, #16
 8012bd0:	4630      	mov	r0, r6
 8012bd2:	f7fd fe21 	bl	8010818 <_printf_float>
 8012bd6:	4607      	mov	r7, r0
 8012bd8:	1c78      	adds	r0, r7, #1
 8012bda:	d1d6      	bne.n	8012b8a <_vfiprintf_r+0x19a>
 8012bdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012bde:	07d9      	lsls	r1, r3, #31
 8012be0:	d405      	bmi.n	8012bee <_vfiprintf_r+0x1fe>
 8012be2:	89ab      	ldrh	r3, [r5, #12]
 8012be4:	059a      	lsls	r2, r3, #22
 8012be6:	d402      	bmi.n	8012bee <_vfiprintf_r+0x1fe>
 8012be8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012bea:	f7fe fbf7 	bl	80113dc <__retarget_lock_release_recursive>
 8012bee:	89ab      	ldrh	r3, [r5, #12]
 8012bf0:	065b      	lsls	r3, r3, #25
 8012bf2:	f53f af1f 	bmi.w	8012a34 <_vfiprintf_r+0x44>
 8012bf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012bf8:	e71e      	b.n	8012a38 <_vfiprintf_r+0x48>
 8012bfa:	ab03      	add	r3, sp, #12
 8012bfc:	9300      	str	r3, [sp, #0]
 8012bfe:	462a      	mov	r2, r5
 8012c00:	4b05      	ldr	r3, [pc, #20]	@ (8012c18 <_vfiprintf_r+0x228>)
 8012c02:	a904      	add	r1, sp, #16
 8012c04:	4630      	mov	r0, r6
 8012c06:	f7fe f89f 	bl	8010d48 <_printf_i>
 8012c0a:	e7e4      	b.n	8012bd6 <_vfiprintf_r+0x1e6>
 8012c0c:	08035ba8 	.word	0x08035ba8
 8012c10:	08035bb2 	.word	0x08035bb2
 8012c14:	08010819 	.word	0x08010819
 8012c18:	080129cb 	.word	0x080129cb
 8012c1c:	08035bae 	.word	0x08035bae

08012c20 <__sflush_r>:
 8012c20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c28:	0716      	lsls	r6, r2, #28
 8012c2a:	4605      	mov	r5, r0
 8012c2c:	460c      	mov	r4, r1
 8012c2e:	d454      	bmi.n	8012cda <__sflush_r+0xba>
 8012c30:	684b      	ldr	r3, [r1, #4]
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	dc02      	bgt.n	8012c3c <__sflush_r+0x1c>
 8012c36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	dd48      	ble.n	8012cce <__sflush_r+0xae>
 8012c3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012c3e:	2e00      	cmp	r6, #0
 8012c40:	d045      	beq.n	8012cce <__sflush_r+0xae>
 8012c42:	2300      	movs	r3, #0
 8012c44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012c48:	682f      	ldr	r7, [r5, #0]
 8012c4a:	6a21      	ldr	r1, [r4, #32]
 8012c4c:	602b      	str	r3, [r5, #0]
 8012c4e:	d030      	beq.n	8012cb2 <__sflush_r+0x92>
 8012c50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012c52:	89a3      	ldrh	r3, [r4, #12]
 8012c54:	0759      	lsls	r1, r3, #29
 8012c56:	d505      	bpl.n	8012c64 <__sflush_r+0x44>
 8012c58:	6863      	ldr	r3, [r4, #4]
 8012c5a:	1ad2      	subs	r2, r2, r3
 8012c5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012c5e:	b10b      	cbz	r3, 8012c64 <__sflush_r+0x44>
 8012c60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012c62:	1ad2      	subs	r2, r2, r3
 8012c64:	2300      	movs	r3, #0
 8012c66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012c68:	6a21      	ldr	r1, [r4, #32]
 8012c6a:	4628      	mov	r0, r5
 8012c6c:	47b0      	blx	r6
 8012c6e:	1c43      	adds	r3, r0, #1
 8012c70:	89a3      	ldrh	r3, [r4, #12]
 8012c72:	d106      	bne.n	8012c82 <__sflush_r+0x62>
 8012c74:	6829      	ldr	r1, [r5, #0]
 8012c76:	291d      	cmp	r1, #29
 8012c78:	d82b      	bhi.n	8012cd2 <__sflush_r+0xb2>
 8012c7a:	4a2a      	ldr	r2, [pc, #168]	@ (8012d24 <__sflush_r+0x104>)
 8012c7c:	410a      	asrs	r2, r1
 8012c7e:	07d6      	lsls	r6, r2, #31
 8012c80:	d427      	bmi.n	8012cd2 <__sflush_r+0xb2>
 8012c82:	2200      	movs	r2, #0
 8012c84:	6062      	str	r2, [r4, #4]
 8012c86:	04d9      	lsls	r1, r3, #19
 8012c88:	6922      	ldr	r2, [r4, #16]
 8012c8a:	6022      	str	r2, [r4, #0]
 8012c8c:	d504      	bpl.n	8012c98 <__sflush_r+0x78>
 8012c8e:	1c42      	adds	r2, r0, #1
 8012c90:	d101      	bne.n	8012c96 <__sflush_r+0x76>
 8012c92:	682b      	ldr	r3, [r5, #0]
 8012c94:	b903      	cbnz	r3, 8012c98 <__sflush_r+0x78>
 8012c96:	6560      	str	r0, [r4, #84]	@ 0x54
 8012c98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012c9a:	602f      	str	r7, [r5, #0]
 8012c9c:	b1b9      	cbz	r1, 8012cce <__sflush_r+0xae>
 8012c9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ca2:	4299      	cmp	r1, r3
 8012ca4:	d002      	beq.n	8012cac <__sflush_r+0x8c>
 8012ca6:	4628      	mov	r0, r5
 8012ca8:	f7ff f9f6 	bl	8012098 <_free_r>
 8012cac:	2300      	movs	r3, #0
 8012cae:	6363      	str	r3, [r4, #52]	@ 0x34
 8012cb0:	e00d      	b.n	8012cce <__sflush_r+0xae>
 8012cb2:	2301      	movs	r3, #1
 8012cb4:	4628      	mov	r0, r5
 8012cb6:	47b0      	blx	r6
 8012cb8:	4602      	mov	r2, r0
 8012cba:	1c50      	adds	r0, r2, #1
 8012cbc:	d1c9      	bne.n	8012c52 <__sflush_r+0x32>
 8012cbe:	682b      	ldr	r3, [r5, #0]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d0c6      	beq.n	8012c52 <__sflush_r+0x32>
 8012cc4:	2b1d      	cmp	r3, #29
 8012cc6:	d001      	beq.n	8012ccc <__sflush_r+0xac>
 8012cc8:	2b16      	cmp	r3, #22
 8012cca:	d11e      	bne.n	8012d0a <__sflush_r+0xea>
 8012ccc:	602f      	str	r7, [r5, #0]
 8012cce:	2000      	movs	r0, #0
 8012cd0:	e022      	b.n	8012d18 <__sflush_r+0xf8>
 8012cd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012cd6:	b21b      	sxth	r3, r3
 8012cd8:	e01b      	b.n	8012d12 <__sflush_r+0xf2>
 8012cda:	690f      	ldr	r7, [r1, #16]
 8012cdc:	2f00      	cmp	r7, #0
 8012cde:	d0f6      	beq.n	8012cce <__sflush_r+0xae>
 8012ce0:	0793      	lsls	r3, r2, #30
 8012ce2:	680e      	ldr	r6, [r1, #0]
 8012ce4:	bf08      	it	eq
 8012ce6:	694b      	ldreq	r3, [r1, #20]
 8012ce8:	600f      	str	r7, [r1, #0]
 8012cea:	bf18      	it	ne
 8012cec:	2300      	movne	r3, #0
 8012cee:	eba6 0807 	sub.w	r8, r6, r7
 8012cf2:	608b      	str	r3, [r1, #8]
 8012cf4:	f1b8 0f00 	cmp.w	r8, #0
 8012cf8:	dde9      	ble.n	8012cce <__sflush_r+0xae>
 8012cfa:	6a21      	ldr	r1, [r4, #32]
 8012cfc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012cfe:	4643      	mov	r3, r8
 8012d00:	463a      	mov	r2, r7
 8012d02:	4628      	mov	r0, r5
 8012d04:	47b0      	blx	r6
 8012d06:	2800      	cmp	r0, #0
 8012d08:	dc08      	bgt.n	8012d1c <__sflush_r+0xfc>
 8012d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d12:	81a3      	strh	r3, [r4, #12]
 8012d14:	f04f 30ff 	mov.w	r0, #4294967295
 8012d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d1c:	4407      	add	r7, r0
 8012d1e:	eba8 0800 	sub.w	r8, r8, r0
 8012d22:	e7e7      	b.n	8012cf4 <__sflush_r+0xd4>
 8012d24:	dfbffffe 	.word	0xdfbffffe

08012d28 <_fflush_r>:
 8012d28:	b538      	push	{r3, r4, r5, lr}
 8012d2a:	690b      	ldr	r3, [r1, #16]
 8012d2c:	4605      	mov	r5, r0
 8012d2e:	460c      	mov	r4, r1
 8012d30:	b913      	cbnz	r3, 8012d38 <_fflush_r+0x10>
 8012d32:	2500      	movs	r5, #0
 8012d34:	4628      	mov	r0, r5
 8012d36:	bd38      	pop	{r3, r4, r5, pc}
 8012d38:	b118      	cbz	r0, 8012d42 <_fflush_r+0x1a>
 8012d3a:	6a03      	ldr	r3, [r0, #32]
 8012d3c:	b90b      	cbnz	r3, 8012d42 <_fflush_r+0x1a>
 8012d3e:	f7fe f9af 	bl	80110a0 <__sinit>
 8012d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d0f3      	beq.n	8012d32 <_fflush_r+0xa>
 8012d4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012d4c:	07d0      	lsls	r0, r2, #31
 8012d4e:	d404      	bmi.n	8012d5a <_fflush_r+0x32>
 8012d50:	0599      	lsls	r1, r3, #22
 8012d52:	d402      	bmi.n	8012d5a <_fflush_r+0x32>
 8012d54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012d56:	f7fe fb40 	bl	80113da <__retarget_lock_acquire_recursive>
 8012d5a:	4628      	mov	r0, r5
 8012d5c:	4621      	mov	r1, r4
 8012d5e:	f7ff ff5f 	bl	8012c20 <__sflush_r>
 8012d62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012d64:	07da      	lsls	r2, r3, #31
 8012d66:	4605      	mov	r5, r0
 8012d68:	d4e4      	bmi.n	8012d34 <_fflush_r+0xc>
 8012d6a:	89a3      	ldrh	r3, [r4, #12]
 8012d6c:	059b      	lsls	r3, r3, #22
 8012d6e:	d4e1      	bmi.n	8012d34 <_fflush_r+0xc>
 8012d70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012d72:	f7fe fb33 	bl	80113dc <__retarget_lock_release_recursive>
 8012d76:	e7dd      	b.n	8012d34 <_fflush_r+0xc>

08012d78 <__swhatbuf_r>:
 8012d78:	b570      	push	{r4, r5, r6, lr}
 8012d7a:	460c      	mov	r4, r1
 8012d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d80:	2900      	cmp	r1, #0
 8012d82:	b096      	sub	sp, #88	@ 0x58
 8012d84:	4615      	mov	r5, r2
 8012d86:	461e      	mov	r6, r3
 8012d88:	da0d      	bge.n	8012da6 <__swhatbuf_r+0x2e>
 8012d8a:	89a3      	ldrh	r3, [r4, #12]
 8012d8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012d90:	f04f 0100 	mov.w	r1, #0
 8012d94:	bf14      	ite	ne
 8012d96:	2340      	movne	r3, #64	@ 0x40
 8012d98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012d9c:	2000      	movs	r0, #0
 8012d9e:	6031      	str	r1, [r6, #0]
 8012da0:	602b      	str	r3, [r5, #0]
 8012da2:	b016      	add	sp, #88	@ 0x58
 8012da4:	bd70      	pop	{r4, r5, r6, pc}
 8012da6:	466a      	mov	r2, sp
 8012da8:	f000 f848 	bl	8012e3c <_fstat_r>
 8012dac:	2800      	cmp	r0, #0
 8012dae:	dbec      	blt.n	8012d8a <__swhatbuf_r+0x12>
 8012db0:	9901      	ldr	r1, [sp, #4]
 8012db2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012db6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012dba:	4259      	negs	r1, r3
 8012dbc:	4159      	adcs	r1, r3
 8012dbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012dc2:	e7eb      	b.n	8012d9c <__swhatbuf_r+0x24>

08012dc4 <__smakebuf_r>:
 8012dc4:	898b      	ldrh	r3, [r1, #12]
 8012dc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012dc8:	079d      	lsls	r5, r3, #30
 8012dca:	4606      	mov	r6, r0
 8012dcc:	460c      	mov	r4, r1
 8012dce:	d507      	bpl.n	8012de0 <__smakebuf_r+0x1c>
 8012dd0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012dd4:	6023      	str	r3, [r4, #0]
 8012dd6:	6123      	str	r3, [r4, #16]
 8012dd8:	2301      	movs	r3, #1
 8012dda:	6163      	str	r3, [r4, #20]
 8012ddc:	b003      	add	sp, #12
 8012dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012de0:	ab01      	add	r3, sp, #4
 8012de2:	466a      	mov	r2, sp
 8012de4:	f7ff ffc8 	bl	8012d78 <__swhatbuf_r>
 8012de8:	9f00      	ldr	r7, [sp, #0]
 8012dea:	4605      	mov	r5, r0
 8012dec:	4639      	mov	r1, r7
 8012dee:	4630      	mov	r0, r6
 8012df0:	f7ff f9c6 	bl	8012180 <_malloc_r>
 8012df4:	b948      	cbnz	r0, 8012e0a <__smakebuf_r+0x46>
 8012df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dfa:	059a      	lsls	r2, r3, #22
 8012dfc:	d4ee      	bmi.n	8012ddc <__smakebuf_r+0x18>
 8012dfe:	f023 0303 	bic.w	r3, r3, #3
 8012e02:	f043 0302 	orr.w	r3, r3, #2
 8012e06:	81a3      	strh	r3, [r4, #12]
 8012e08:	e7e2      	b.n	8012dd0 <__smakebuf_r+0xc>
 8012e0a:	89a3      	ldrh	r3, [r4, #12]
 8012e0c:	6020      	str	r0, [r4, #0]
 8012e0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e12:	81a3      	strh	r3, [r4, #12]
 8012e14:	9b01      	ldr	r3, [sp, #4]
 8012e16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012e1a:	b15b      	cbz	r3, 8012e34 <__smakebuf_r+0x70>
 8012e1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012e20:	4630      	mov	r0, r6
 8012e22:	f000 f81d 	bl	8012e60 <_isatty_r>
 8012e26:	b128      	cbz	r0, 8012e34 <__smakebuf_r+0x70>
 8012e28:	89a3      	ldrh	r3, [r4, #12]
 8012e2a:	f023 0303 	bic.w	r3, r3, #3
 8012e2e:	f043 0301 	orr.w	r3, r3, #1
 8012e32:	81a3      	strh	r3, [r4, #12]
 8012e34:	89a3      	ldrh	r3, [r4, #12]
 8012e36:	431d      	orrs	r5, r3
 8012e38:	81a5      	strh	r5, [r4, #12]
 8012e3a:	e7cf      	b.n	8012ddc <__smakebuf_r+0x18>

08012e3c <_fstat_r>:
 8012e3c:	b538      	push	{r3, r4, r5, lr}
 8012e3e:	4d07      	ldr	r5, [pc, #28]	@ (8012e5c <_fstat_r+0x20>)
 8012e40:	2300      	movs	r3, #0
 8012e42:	4604      	mov	r4, r0
 8012e44:	4608      	mov	r0, r1
 8012e46:	4611      	mov	r1, r2
 8012e48:	602b      	str	r3, [r5, #0]
 8012e4a:	f7f0 febc 	bl	8003bc6 <_fstat>
 8012e4e:	1c43      	adds	r3, r0, #1
 8012e50:	d102      	bne.n	8012e58 <_fstat_r+0x1c>
 8012e52:	682b      	ldr	r3, [r5, #0]
 8012e54:	b103      	cbz	r3, 8012e58 <_fstat_r+0x1c>
 8012e56:	6023      	str	r3, [r4, #0]
 8012e58:	bd38      	pop	{r3, r4, r5, pc}
 8012e5a:	bf00      	nop
 8012e5c:	200053bc 	.word	0x200053bc

08012e60 <_isatty_r>:
 8012e60:	b538      	push	{r3, r4, r5, lr}
 8012e62:	4d06      	ldr	r5, [pc, #24]	@ (8012e7c <_isatty_r+0x1c>)
 8012e64:	2300      	movs	r3, #0
 8012e66:	4604      	mov	r4, r0
 8012e68:	4608      	mov	r0, r1
 8012e6a:	602b      	str	r3, [r5, #0]
 8012e6c:	f7f0 febb 	bl	8003be6 <_isatty>
 8012e70:	1c43      	adds	r3, r0, #1
 8012e72:	d102      	bne.n	8012e7a <_isatty_r+0x1a>
 8012e74:	682b      	ldr	r3, [r5, #0]
 8012e76:	b103      	cbz	r3, 8012e7a <_isatty_r+0x1a>
 8012e78:	6023      	str	r3, [r4, #0]
 8012e7a:	bd38      	pop	{r3, r4, r5, pc}
 8012e7c:	200053bc 	.word	0x200053bc

08012e80 <_sbrk_r>:
 8012e80:	b538      	push	{r3, r4, r5, lr}
 8012e82:	4d06      	ldr	r5, [pc, #24]	@ (8012e9c <_sbrk_r+0x1c>)
 8012e84:	2300      	movs	r3, #0
 8012e86:	4604      	mov	r4, r0
 8012e88:	4608      	mov	r0, r1
 8012e8a:	602b      	str	r3, [r5, #0]
 8012e8c:	f7f0 fec4 	bl	8003c18 <_sbrk>
 8012e90:	1c43      	adds	r3, r0, #1
 8012e92:	d102      	bne.n	8012e9a <_sbrk_r+0x1a>
 8012e94:	682b      	ldr	r3, [r5, #0]
 8012e96:	b103      	cbz	r3, 8012e9a <_sbrk_r+0x1a>
 8012e98:	6023      	str	r3, [r4, #0]
 8012e9a:	bd38      	pop	{r3, r4, r5, pc}
 8012e9c:	200053bc 	.word	0x200053bc

08012ea0 <__assert_func>:
 8012ea0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012ea2:	4614      	mov	r4, r2
 8012ea4:	461a      	mov	r2, r3
 8012ea6:	4b09      	ldr	r3, [pc, #36]	@ (8012ecc <__assert_func+0x2c>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	4605      	mov	r5, r0
 8012eac:	68d8      	ldr	r0, [r3, #12]
 8012eae:	b954      	cbnz	r4, 8012ec6 <__assert_func+0x26>
 8012eb0:	4b07      	ldr	r3, [pc, #28]	@ (8012ed0 <__assert_func+0x30>)
 8012eb2:	461c      	mov	r4, r3
 8012eb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012eb8:	9100      	str	r1, [sp, #0]
 8012eba:	462b      	mov	r3, r5
 8012ebc:	4905      	ldr	r1, [pc, #20]	@ (8012ed4 <__assert_func+0x34>)
 8012ebe:	f000 f841 	bl	8012f44 <fiprintf>
 8012ec2:	f000 f851 	bl	8012f68 <abort>
 8012ec6:	4b04      	ldr	r3, [pc, #16]	@ (8012ed8 <__assert_func+0x38>)
 8012ec8:	e7f4      	b.n	8012eb4 <__assert_func+0x14>
 8012eca:	bf00      	nop
 8012ecc:	200001d0 	.word	0x200001d0
 8012ed0:	08035bfe 	.word	0x08035bfe
 8012ed4:	08035bd0 	.word	0x08035bd0
 8012ed8:	08035bc3 	.word	0x08035bc3

08012edc <_calloc_r>:
 8012edc:	b570      	push	{r4, r5, r6, lr}
 8012ede:	fba1 5402 	umull	r5, r4, r1, r2
 8012ee2:	b93c      	cbnz	r4, 8012ef4 <_calloc_r+0x18>
 8012ee4:	4629      	mov	r1, r5
 8012ee6:	f7ff f94b 	bl	8012180 <_malloc_r>
 8012eea:	4606      	mov	r6, r0
 8012eec:	b928      	cbnz	r0, 8012efa <_calloc_r+0x1e>
 8012eee:	2600      	movs	r6, #0
 8012ef0:	4630      	mov	r0, r6
 8012ef2:	bd70      	pop	{r4, r5, r6, pc}
 8012ef4:	220c      	movs	r2, #12
 8012ef6:	6002      	str	r2, [r0, #0]
 8012ef8:	e7f9      	b.n	8012eee <_calloc_r+0x12>
 8012efa:	462a      	mov	r2, r5
 8012efc:	4621      	mov	r1, r4
 8012efe:	f7fe f9ef 	bl	80112e0 <memset>
 8012f02:	e7f5      	b.n	8012ef0 <_calloc_r+0x14>

08012f04 <__ascii_mbtowc>:
 8012f04:	b082      	sub	sp, #8
 8012f06:	b901      	cbnz	r1, 8012f0a <__ascii_mbtowc+0x6>
 8012f08:	a901      	add	r1, sp, #4
 8012f0a:	b142      	cbz	r2, 8012f1e <__ascii_mbtowc+0x1a>
 8012f0c:	b14b      	cbz	r3, 8012f22 <__ascii_mbtowc+0x1e>
 8012f0e:	7813      	ldrb	r3, [r2, #0]
 8012f10:	600b      	str	r3, [r1, #0]
 8012f12:	7812      	ldrb	r2, [r2, #0]
 8012f14:	1e10      	subs	r0, r2, #0
 8012f16:	bf18      	it	ne
 8012f18:	2001      	movne	r0, #1
 8012f1a:	b002      	add	sp, #8
 8012f1c:	4770      	bx	lr
 8012f1e:	4610      	mov	r0, r2
 8012f20:	e7fb      	b.n	8012f1a <__ascii_mbtowc+0x16>
 8012f22:	f06f 0001 	mvn.w	r0, #1
 8012f26:	e7f8      	b.n	8012f1a <__ascii_mbtowc+0x16>

08012f28 <__ascii_wctomb>:
 8012f28:	4603      	mov	r3, r0
 8012f2a:	4608      	mov	r0, r1
 8012f2c:	b141      	cbz	r1, 8012f40 <__ascii_wctomb+0x18>
 8012f2e:	2aff      	cmp	r2, #255	@ 0xff
 8012f30:	d904      	bls.n	8012f3c <__ascii_wctomb+0x14>
 8012f32:	228a      	movs	r2, #138	@ 0x8a
 8012f34:	601a      	str	r2, [r3, #0]
 8012f36:	f04f 30ff 	mov.w	r0, #4294967295
 8012f3a:	4770      	bx	lr
 8012f3c:	700a      	strb	r2, [r1, #0]
 8012f3e:	2001      	movs	r0, #1
 8012f40:	4770      	bx	lr
	...

08012f44 <fiprintf>:
 8012f44:	b40e      	push	{r1, r2, r3}
 8012f46:	b503      	push	{r0, r1, lr}
 8012f48:	4601      	mov	r1, r0
 8012f4a:	ab03      	add	r3, sp, #12
 8012f4c:	4805      	ldr	r0, [pc, #20]	@ (8012f64 <fiprintf+0x20>)
 8012f4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012f52:	6800      	ldr	r0, [r0, #0]
 8012f54:	9301      	str	r3, [sp, #4]
 8012f56:	f7ff fd4b 	bl	80129f0 <_vfiprintf_r>
 8012f5a:	b002      	add	sp, #8
 8012f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f60:	b003      	add	sp, #12
 8012f62:	4770      	bx	lr
 8012f64:	200001d0 	.word	0x200001d0

08012f68 <abort>:
 8012f68:	b508      	push	{r3, lr}
 8012f6a:	2006      	movs	r0, #6
 8012f6c:	f000 f82c 	bl	8012fc8 <raise>
 8012f70:	2001      	movs	r0, #1
 8012f72:	f7f0 fdf4 	bl	8003b5e <_exit>

08012f76 <_raise_r>:
 8012f76:	291f      	cmp	r1, #31
 8012f78:	b538      	push	{r3, r4, r5, lr}
 8012f7a:	4605      	mov	r5, r0
 8012f7c:	460c      	mov	r4, r1
 8012f7e:	d904      	bls.n	8012f8a <_raise_r+0x14>
 8012f80:	2316      	movs	r3, #22
 8012f82:	6003      	str	r3, [r0, #0]
 8012f84:	f04f 30ff 	mov.w	r0, #4294967295
 8012f88:	bd38      	pop	{r3, r4, r5, pc}
 8012f8a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012f8c:	b112      	cbz	r2, 8012f94 <_raise_r+0x1e>
 8012f8e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012f92:	b94b      	cbnz	r3, 8012fa8 <_raise_r+0x32>
 8012f94:	4628      	mov	r0, r5
 8012f96:	f000 f831 	bl	8012ffc <_getpid_r>
 8012f9a:	4622      	mov	r2, r4
 8012f9c:	4601      	mov	r1, r0
 8012f9e:	4628      	mov	r0, r5
 8012fa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012fa4:	f000 b818 	b.w	8012fd8 <_kill_r>
 8012fa8:	2b01      	cmp	r3, #1
 8012faa:	d00a      	beq.n	8012fc2 <_raise_r+0x4c>
 8012fac:	1c59      	adds	r1, r3, #1
 8012fae:	d103      	bne.n	8012fb8 <_raise_r+0x42>
 8012fb0:	2316      	movs	r3, #22
 8012fb2:	6003      	str	r3, [r0, #0]
 8012fb4:	2001      	movs	r0, #1
 8012fb6:	e7e7      	b.n	8012f88 <_raise_r+0x12>
 8012fb8:	2100      	movs	r1, #0
 8012fba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012fbe:	4620      	mov	r0, r4
 8012fc0:	4798      	blx	r3
 8012fc2:	2000      	movs	r0, #0
 8012fc4:	e7e0      	b.n	8012f88 <_raise_r+0x12>
	...

08012fc8 <raise>:
 8012fc8:	4b02      	ldr	r3, [pc, #8]	@ (8012fd4 <raise+0xc>)
 8012fca:	4601      	mov	r1, r0
 8012fcc:	6818      	ldr	r0, [r3, #0]
 8012fce:	f7ff bfd2 	b.w	8012f76 <_raise_r>
 8012fd2:	bf00      	nop
 8012fd4:	200001d0 	.word	0x200001d0

08012fd8 <_kill_r>:
 8012fd8:	b538      	push	{r3, r4, r5, lr}
 8012fda:	4d07      	ldr	r5, [pc, #28]	@ (8012ff8 <_kill_r+0x20>)
 8012fdc:	2300      	movs	r3, #0
 8012fde:	4604      	mov	r4, r0
 8012fe0:	4608      	mov	r0, r1
 8012fe2:	4611      	mov	r1, r2
 8012fe4:	602b      	str	r3, [r5, #0]
 8012fe6:	f7f0 fdaa 	bl	8003b3e <_kill>
 8012fea:	1c43      	adds	r3, r0, #1
 8012fec:	d102      	bne.n	8012ff4 <_kill_r+0x1c>
 8012fee:	682b      	ldr	r3, [r5, #0]
 8012ff0:	b103      	cbz	r3, 8012ff4 <_kill_r+0x1c>
 8012ff2:	6023      	str	r3, [r4, #0]
 8012ff4:	bd38      	pop	{r3, r4, r5, pc}
 8012ff6:	bf00      	nop
 8012ff8:	200053bc 	.word	0x200053bc

08012ffc <_getpid_r>:
 8012ffc:	f7f0 bd97 	b.w	8003b2e <_getpid>

08013000 <_init>:
 8013000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013002:	bf00      	nop
 8013004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013006:	bc08      	pop	{r3}
 8013008:	469e      	mov	lr, r3
 801300a:	4770      	bx	lr

0801300c <_fini>:
 801300c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801300e:	bf00      	nop
 8013010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013012:	bc08      	pop	{r3}
 8013014:	469e      	mov	lr, r3
 8013016:	4770      	bx	lr
