

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_150_5'
================================================================
* Date:           Thu Oct  2 22:22:22 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.667 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_150_5  |      768|      768|         2|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [llama_layer.cpp:150]   --->   Operation 5 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln100"   --->   Operation 6 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i62 %sext_ln100_read"   --->   Operation 7 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_52, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.39ns)   --->   "%store_ln150 = store i10 0, i10 %i_10" [llama_layer.cpp:150]   --->   Operation 25 'store' 'store_ln150' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc65"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i10 %i_10" [llama_layer.cpp:150]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%add_ln150 = add i10 %i, i10 1" [llama_layer.cpp:150]   --->   Operation 28 'add' 'add_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "%icmp_ln150 = icmp_eq  i10 %i, i10 768" [llama_layer.cpp:150]   --->   Operation 30 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %for.inc65.split, void %for.inc68.exitStub" [llama_layer.cpp:150]   --->   Operation 31 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i10 %i" [llama_layer.cpp:150]   --->   Operation 32 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [llama_layer.cpp:150]   --->   Operation 33 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i6 %lshr_ln6" [llama_layer.cpp:150]   --->   Operation 34 'zext' 'zext_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 35 'getelementptr' 'current_token_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 36 'getelementptr' 'current_token_19_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 37 'getelementptr' 'current_token_20_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 38 'getelementptr' 'current_token_21_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 39 'getelementptr' 'current_token_22_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 40 'getelementptr' 'current_token_23_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 41 'getelementptr' 'current_token_24_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 42 'getelementptr' 'current_token_25_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 43 'getelementptr' 'current_token_26_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 44 'getelementptr' 'current_token_27_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 45 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 46 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 47 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 48 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 49 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln150" [llama_layer.cpp:152]   --->   Operation 50 'getelementptr' 'llama_layer_current_token' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_load = muxlogic i6 %current_token_addr"   --->   Operation 51 'muxlogic' 'muxLogicRAMAddr_to_current_token_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 52 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [llama_layer.cpp:152]   --->   Operation 52 'load' 'current_token_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 53 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_19_load = muxlogic i6 %current_token_19_addr"   --->   Operation 53 'muxlogic' 'muxLogicRAMAddr_to_current_token_19_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 54 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [llama_layer.cpp:152]   --->   Operation 54 'load' 'current_token_19_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 55 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_20_load = muxlogic i6 %current_token_20_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_current_token_20_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 56 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [llama_layer.cpp:152]   --->   Operation 56 'load' 'current_token_20_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_21_load = muxlogic i6 %current_token_21_addr"   --->   Operation 57 'muxlogic' 'muxLogicRAMAddr_to_current_token_21_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 58 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [llama_layer.cpp:152]   --->   Operation 58 'load' 'current_token_21_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 59 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_22_load = muxlogic i6 %current_token_22_addr"   --->   Operation 59 'muxlogic' 'muxLogicRAMAddr_to_current_token_22_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 60 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [llama_layer.cpp:152]   --->   Operation 60 'load' 'current_token_22_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_23_load = muxlogic i6 %current_token_23_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_current_token_23_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 62 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [llama_layer.cpp:152]   --->   Operation 62 'load' 'current_token_23_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_24_load = muxlogic i6 %current_token_24_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_current_token_24_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 64 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [llama_layer.cpp:152]   --->   Operation 64 'load' 'current_token_24_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_25_load = muxlogic i6 %current_token_25_addr"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_current_token_25_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 66 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [llama_layer.cpp:152]   --->   Operation 66 'load' 'current_token_25_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_26_load = muxlogic i6 %current_token_26_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_current_token_26_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 68 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [llama_layer.cpp:152]   --->   Operation 68 'load' 'current_token_26_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_27_load = muxlogic i6 %current_token_27_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_current_token_27_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 70 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [llama_layer.cpp:152]   --->   Operation 70 'load' 'current_token_27_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 72 [2/2] (0.62ns) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [llama_layer.cpp:152]   --->   Operation 72 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_233 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_233' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 74 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_233 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [llama_layer.cpp:152]   --->   Operation 74 'load' 'llama_layer_current_token_233' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 75 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_234 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_234' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 76 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_234 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [llama_layer.cpp:152]   --->   Operation 76 'load' 'llama_layer_current_token_234' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_235 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_235' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 78 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_235 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [llama_layer.cpp:152]   --->   Operation 78 'load' 'llama_layer_current_token_235' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 79 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_236 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_236' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 80 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_236 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [llama_layer.cpp:152]   --->   Operation 80 'load' 'llama_layer_current_token_236' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_237 = muxlogic i6 %llama_layer_current_token"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_237' <Predicate = (!icmp_ln150)> <Delay = 0.70>
ST_1 : Operation 82 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_237 = load i6 %llama_layer_current_token" [llama_layer.cpp:152]   --->   Operation 82 'load' 'llama_layer_current_token_237' <Predicate = (!icmp_ln150)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.39ns)   --->   "%store_ln150 = store i10 %add_ln150, i10 %i_10" [llama_layer.cpp:150]   --->   Operation 83 'store' 'store_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.39>
ST_1 : Operation 110 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln150)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln100_cast" [llama_layer.cpp:100]   --->   Operation 84 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [llama_layer.cpp:151]   --->   Operation 85 'specpipeline' 'specpipeline_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [llama_layer.cpp:150]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_76" [llama_layer.cpp:150]   --->   Operation 87 'specloopname' 'specloopname_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [llama_layer.cpp:152]   --->   Operation 88 'load' 'current_token_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 89 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [llama_layer.cpp:152]   --->   Operation 89 'load' 'current_token_19_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 90 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [llama_layer.cpp:152]   --->   Operation 90 'load' 'current_token_20_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 91 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [llama_layer.cpp:152]   --->   Operation 91 'load' 'current_token_21_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 92 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [llama_layer.cpp:152]   --->   Operation 92 'load' 'current_token_22_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 93 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [llama_layer.cpp:152]   --->   Operation 93 'load' 'current_token_23_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 94 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [llama_layer.cpp:152]   --->   Operation 94 'load' 'current_token_24_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 95 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [llama_layer.cpp:152]   --->   Operation 95 'load' 'current_token_25_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 96 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [llama_layer.cpp:152]   --->   Operation 96 'load' 'current_token_26_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 97 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [llama_layer.cpp:152]   --->   Operation 97 'load' 'current_token_27_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 98 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [llama_layer.cpp:152]   --->   Operation 98 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 99 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_233 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [llama_layer.cpp:152]   --->   Operation 99 'load' 'llama_layer_current_token_233' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_234 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [llama_layer.cpp:152]   --->   Operation 100 'load' 'llama_layer_current_token_234' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 101 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_235 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [llama_layer.cpp:152]   --->   Operation 101 'load' 'llama_layer_current_token_235' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 102 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_236 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [llama_layer.cpp:152]   --->   Operation 102 'load' 'llama_layer_current_token_236' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 103 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_237 = load i6 %llama_layer_current_token" [llama_layer.cpp:152]   --->   Operation 103 'load' 'llama_layer_current_token_237' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/1] (0.79ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %current_token_load, i4 1, i32 %current_token_19_load, i4 2, i32 %current_token_20_load, i4 3, i32 %current_token_21_load, i4 4, i32 %current_token_22_load, i4 5, i32 %current_token_23_load, i4 6, i32 %current_token_24_load, i4 7, i32 %current_token_25_load, i4 8, i32 %current_token_26_load, i4 9, i32 %current_token_27_load, i4 10, i32 %p_ZZ11llama_layerE13current_token_10_load, i4 11, i32 %llama_layer_current_token_233, i4 12, i32 %llama_layer_current_token_234, i4 13, i32 %llama_layer_current_token_235, i4 14, i32 %llama_layer_current_token_236, i4 15, i32 %llama_layer_current_token_237, i32 <undef>, i4 %trunc_ln150" [llama_layer.cpp:152]   --->   Operation 104 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln152 = bitcast i32 %tmp_1" [llama_layer.cpp:152]   --->   Operation 105 'bitcast' 'bitcast_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln152 = muxlogic i32 %bitcast_ln152"   --->   Operation 106 'muxlogic' 'muxLogicAXIMData_to_write_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln152 = muxlogic i4 15"   --->   Operation 107 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.99ns)   --->   "%write_ln152 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %bitcast_ln152, i4 15" [llama_layer.cpp:152]   --->   Operation 108 'write' 'write_ln152' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc65" [llama_layer.cpp:150]   --->   Operation 109 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.333ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln150', llama_layer.cpp:150) of constant 0 on local variable 'i', llama_layer.cpp:150 [39]  (0.393 ns)
	'load' operation 10 bit ('i', llama_layer.cpp:150) on local variable 'i', llama_layer.cpp:150 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln150', llama_layer.cpp:150) [45]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_current_token_load') [71]  (0.705 ns)
	'load' operation 32 bit ('current_token_load', llama_layer.cpp:152) on array 'current_token' [72]  (0.628 ns)

 <State 2>: 2.667ns
The critical path consists of the following:
	'load' operation 32 bit ('current_token_load', llama_layer.cpp:152) on array 'current_token' [72]  (0.883 ns)
	'sparsemux' operation 32 bit ('tmp_1', llama_layer.cpp:152) [103]  (0.790 ns)
	'muxlogic' operation 0 bit ('muxLogicAXIMData_to_write_ln152') [105]  (0.000 ns)
	bus write operation ('write_ln152', llama_layer.cpp:152) on port 'gmem0' (llama_layer.cpp:152) [107]  (0.994 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
