Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 22 17:47:37 2019
| Host         : DESKTOP-6RNCOV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_HDMI_wrapper_timing_summary_routed.rpt -pb Testing_HDMI_wrapper_timing_summary_routed.pb -rpx Testing_HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_HDMI_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 547 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.233        0.000                      0                  911        0.079        0.000                      0                  911        1.500        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
sys_clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0    {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                            {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0_1  {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0         30.673        0.000                      0                  146        0.188        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0          1.499        0.000                      0                   39        0.219        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0          4.307        0.000                      0                  528        0.151        0.000                      0                  528        4.500        0.000                       0                   357  
  clk_out4_Testing_HDMI_clk_wiz_0_0         55.407        0.000                      0                  196        0.287        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.675        0.000                      0                  146        0.188        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.500        0.000                      0                   39        0.219        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.307        0.000                      0                  528        0.151        0.000                      0                  528        4.500        0.000                       0                   357  
  clk_out4_Testing_HDMI_clk_wiz_0_0_1       55.409        0.000                      0                  196        0.287        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0          4.865        0.000                      0                   24        0.159        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0         30.673        0.000                      0                  146        0.098        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0          4.865        0.000                      0                   24        0.159        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0          1.233        0.000                      0                   30        0.114        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.235        0.000                      0                   30        0.116        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.499        0.000                      0                   39        0.156        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0          4.595        0.000                      0                   39        0.123        0.000                      0                   39  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0          4.840        0.000                      0                   43        0.171        0.000                      0                   43  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.597        0.000                      0                   39        0.125        0.000                      0                   39  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.307        0.000                      0                  528        0.079        0.000                      0                  528  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.842        0.000                      0                   43        0.173        0.000                      0                   43  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out4_Testing_HDMI_clk_wiz_0_0         55.407        0.000                      0                  196        0.191        0.000                      0                  196  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.673        0.000                      0                  146        0.098        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1        4.867        0.000                      0                   24        0.161        0.000                      0                   24  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0_1        4.867        0.000                      0                   24        0.161        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.233        0.000                      0                   30        0.114        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.499        0.000                      0                   39        0.156        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.235        0.000                      0                   30        0.116        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.595        0.000                      0                   39        0.123        0.000                      0                   39  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.307        0.000                      0                  528        0.079        0.000                      0                  528  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.840        0.000                      0                   43        0.171        0.000                      0                   43  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.597        0.000                      0                   39        0.125        0.000                      0                   39  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.842        0.000                      0                   43        0.173        0.000                      0                   43  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out4_Testing_HDMI_clk_wiz_0_0_1       55.407        0.000                      0                  196        0.191        0.000                      0                  196  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.673ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.226ns (24.048%)  route 7.031ns (75.952%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.883     6.324    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.331     6.655 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9/O
                         net (fo=1, routed)           0.666     7.321    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.948     8.393    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X102Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.517    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.081    39.191    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 30.673    

Slack (MET) :             30.695ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 2.456ns (26.605%)  route 6.775ns (73.395%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT3 (Prop_lut3_I0_O)        0.328     8.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.492    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.077    39.187    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 30.695    

Slack (MET) :             30.714ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 2.478ns (26.779%)  route 6.775ns (73.221%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT5 (Prop_lut5_I0_O)        0.350     8.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.118    39.228    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 30.714    

Slack (MET) :             31.291ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.706ns (19.678%)  route 6.964ns (80.322%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.334     2.976    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I4_O)        0.150     3.126 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.652     3.778    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I1_O)        0.328     4.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.821     4.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X108Y102       LUT5 (Prop_lut5_I1_O)        0.124     5.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.822     5.872    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.124     5.996 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0/O
                         net (fo=1, routed)           0.879     6.876    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.124     7.000 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.857     7.856    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y102       LUT5 (Prop_lut5_I3_O)        0.152     8.008 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.008    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.075    39.300    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.300    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                 31.291    

Slack (MET) :             31.327ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.684ns (19.609%)  route 6.904ns (80.392%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.834     7.803    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.927    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.029    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 31.327    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 1.684ns (19.625%)  route 6.897ns (80.375%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.826     7.796    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124     7.920 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.920    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.031    39.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.450ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.102ns (25.055%)  route 6.288ns (74.945%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.613     6.912    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.614     7.650    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)       -0.045    39.101    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 31.450    

Slack (MET) :             31.606ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 2.179ns (26.066%)  route 6.181ns (73.934%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          0.922     0.638    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X104Y108       LUT3 (Prop_lut3_I1_O)        0.124     0.762 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.783     1.545    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X103Y107       LUT6 (Prop_lut6_I1_O)        0.124     1.669 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.843     2.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X104Y107       LUT3 (Prop_lut3_I2_O)        0.152     2.664 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.846     3.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X104Y109       LUT6 (Prop_lut6_I3_O)        0.348     3.858 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.826     4.684    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X103Y108       LUT5 (Prop_lut5_I4_O)        0.124     4.808 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.264     5.072    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X103Y108       LUT4 (Prop_lut4_I3_O)        0.119     5.191 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.998     6.189    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X102Y108       LUT3 (Prop_lut3_I0_O)        0.358     6.547 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.699     7.245    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X102Y108       LUT4 (Prop_lut4_I0_O)        0.374     7.619 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     7.619    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.782    38.613    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.198    
                         clock uncertainty           -0.090    39.108    
    SLICE_X102Y108       FDRE (Setup_fdre_C_D)        0.118    39.226    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.226    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                 31.606    

Slack (MET) :             31.614ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.102ns (25.179%)  route 6.246ns (74.821%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.185     7.485    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X104Y104       LUT2 (Prop_lut2_I1_O)        0.124     7.609 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.609    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)        0.077    39.223    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 31.614    

Slack (MET) :             31.615ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 2.102ns (25.457%)  route 6.155ns (74.543%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.617     6.916    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.040 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.478     7.518    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDSE (Setup_fdse_C_D)       -0.013    39.133    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.133    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 31.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.135    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.120    -0.409    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.139    -0.262    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X104Y107       FDSE (Hold_fdse_C_D)         0.121    -0.408    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.391%)  route 0.162ns (46.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/Q
                         net (fo=13, routed)          0.162    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[4]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.121    -0.408    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.949%)  route 0.146ns (41.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.203    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.121    -0.376    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.794%)  route 0.141ns (43.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/Q
                         net (fo=16, routed)          0.141    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[0]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.501    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.409    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.242%)  route 0.145ns (43.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.406    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/Q
                         net (fo=11, routed)          0.166    -0.206    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]_0
    SLICE_X109Y106       LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092    -0.386    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.663%)  route 0.148ns (44.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.148    -0.224    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y104       LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.497    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.405    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=16, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.091    -0.409    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.735%)  route 0.130ns (38.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.130    -0.219    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.497    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.405    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.393%)  route 1.537ns (72.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.124     1.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.081     3.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.608ns (28.341%)  route 1.537ns (71.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.152     1.407 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.407    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     3.253    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          3.253    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.675%)  route 1.374ns (70.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.124     1.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     3.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.608ns (30.669%)  route 1.374ns (69.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     3.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.210    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.638%)  route 1.377ns (70.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.219    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.172    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.029     3.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.201    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.606ns (30.560%)  route 1.377ns (69.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.150     1.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.172    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.075     3.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.300    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.099    -0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.121    -0.420    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.990%)  route 0.156ns (45.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.049    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.433    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.230ns (62.198%)  route 0.140ns (37.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.107    -0.418    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.092    -0.448    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[2]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.271    -0.504    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092    -0.412    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT2 (Prop_lut2_I0_O)        0.042    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.433    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[4]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.099    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.434    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.230ns (53.628%)  route 0.199ns (46.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.199    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.112 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.271    -0.504    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131    -0.373    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.091    -0.449    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.434    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.827ns (32.687%)  route 3.762ns (67.313%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.405     4.619    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.918 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     4.918    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.827ns (34.045%)  route 3.539ns (65.955%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.182     4.396    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.695 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.695    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.032     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.827ns (34.718%)  route 3.435ns (65.282%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.078     4.292    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y115       LUT4 (Prop_lut4_I2_O)        0.299     4.591 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     4.591    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.851     8.682    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.584     9.267    
                         clock uncertainty           -0.072     9.195    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.031     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.827ns (35.139%)  route 3.372ns (64.861%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.015     4.229    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.528 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.528    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.072     9.193    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.032     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.827ns (35.160%)  route 3.369ns (64.840%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.012     4.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.525 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     4.525    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.072     9.193    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.031     9.224    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.007ns (20.495%)  route 3.906ns (79.505%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     3.416    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.533 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     4.247    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.072     9.242    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.990    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.007ns (20.622%)  route 3.876ns (79.378%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.693 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     4.217    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.072     9.242    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     9.002    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.827ns (35.912%)  route 3.260ns (64.088%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.903     4.117    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.416 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     4.416    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.029     9.223    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.827ns (35.933%)  route 3.257ns (64.067%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.900     4.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.413 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     4.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.811ns (35.975%)  route 3.223ns (64.025%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.191 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=1, routed)           0.866     4.057    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6_n_4
    SLICE_X107Y121       LUT4 (Prop_lut4_I3_O)        0.306     4.363 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1/O
                         net (fo=1, routed)           0.000     4.363    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X107Y121       FDRE (Setup_fdre_C_D)        0.032     9.221    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.506%)  route 0.100ns (41.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.277    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[12]
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.076    -0.428    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[9]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.072    -0.410    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[12]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.412    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/remd[10]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.412    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/remd[11]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.066    -0.416    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/Q
                         net (fo=1, routed)           0.118    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[23]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
                         clock pessimism              0.249    -0.505    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.076    -0.429    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[21]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/C
                         clock pessimism              0.249    -0.505    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.075    -0.430    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.708    -0.523    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/Q
                         net (fo=1, routed)           0.116    -0.266    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[29]
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.983    -0.757    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.071    -0.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.714    -0.517    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070    -0.432    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/remd[7]
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/C
                         clock pessimism              0.251    -0.504    
    SLICE_X106Y115       FDRE (Hold_fdre_C_D)         0.070    -0.434    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y115   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y119   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       55.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.096    59.215    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.837    

Slack (MET) :             55.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.096    59.215    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.380    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.094 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.233    -0.515    
    SLICE_X112Y110       FDSE (Hold_fdse_C_D)         0.134    -0.381    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X112Y107       FDSE (Hold_fdse_C_D)         0.134    -0.380    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.134    -0.380    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X107Y112       FDSE (Hold_fdse_C_D)         0.105    -0.412    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X107Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
    SLICE_X107Y113       FDSE (Hold_fdse_C_D)         0.105    -0.413    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X107Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X107Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.105    -0.411    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X107Y111       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X107Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X107Y111       FDSE (Hold_fdse_C_D)         0.105    -0.411    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X109Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X109Y112       FDSE (Hold_fdse_C_D)         0.105    -0.412    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X109Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X109Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
    SLICE_X109Y113       FDSE (Hold_fdse_C_D)         0.105    -0.413    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y113   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y113   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y113   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y112   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y111   Testing_HDMI_i/clean_button_1/inst/press_reset_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X106Y110   Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X112Y107   Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X106Y110   Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.675ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.226ns (24.048%)  route 7.031ns (75.952%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.883     6.324    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.331     6.655 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9/O
                         net (fo=1, routed)           0.666     7.321    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.948     8.393    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X102Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.517    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.088    39.112    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.081    39.193    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.193    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 30.675    

Slack (MET) :             30.697ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 2.456ns (26.605%)  route 6.775ns (73.395%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT3 (Prop_lut3_I0_O)        0.328     8.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.492    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.088    39.112    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.077    39.189    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.189    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 30.697    

Slack (MET) :             30.716ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 2.478ns (26.779%)  route 6.775ns (73.221%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT5 (Prop_lut5_I0_O)        0.350     8.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.088    39.112    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.118    39.230    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.230    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 30.716    

Slack (MET) :             31.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.706ns (19.678%)  route 6.964ns (80.322%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.334     2.976    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I4_O)        0.150     3.126 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.652     3.778    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I1_O)        0.328     4.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.821     4.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X108Y102       LUT5 (Prop_lut5_I1_O)        0.124     5.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.822     5.872    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.124     5.996 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0/O
                         net (fo=1, routed)           0.879     6.876    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.124     7.000 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.857     7.856    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y102       LUT5 (Prop_lut5_I3_O)        0.152     8.008 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.008    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.088    39.227    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.075    39.302    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                 31.293    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.684ns (19.609%)  route 6.904ns (80.392%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.834     7.803    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.927    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.088    39.227    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.029    39.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.338ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 1.684ns (19.625%)  route 6.897ns (80.375%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.826     7.796    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124     7.920 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.920    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.088    39.227    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.031    39.258    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.258    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 31.338    

Slack (MET) :             31.452ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.102ns (25.055%)  route 6.288ns (74.945%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.613     6.912    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.614     7.650    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.088    39.148    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)       -0.045    39.103    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         39.103    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 31.452    

Slack (MET) :             31.608ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 2.179ns (26.066%)  route 6.181ns (73.934%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          0.922     0.638    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X104Y108       LUT3 (Prop_lut3_I1_O)        0.124     0.762 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.783     1.545    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X103Y107       LUT6 (Prop_lut6_I1_O)        0.124     1.669 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.843     2.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X104Y107       LUT3 (Prop_lut3_I2_O)        0.152     2.664 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.846     3.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X104Y109       LUT6 (Prop_lut6_I3_O)        0.348     3.858 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.826     4.684    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X103Y108       LUT5 (Prop_lut5_I4_O)        0.124     4.808 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.264     5.072    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X103Y108       LUT4 (Prop_lut4_I3_O)        0.119     5.191 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.998     6.189    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X102Y108       LUT3 (Prop_lut3_I0_O)        0.358     6.547 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.699     7.245    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X102Y108       LUT4 (Prop_lut4_I0_O)        0.374     7.619 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     7.619    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.782    38.613    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.198    
                         clock uncertainty           -0.088    39.110    
    SLICE_X102Y108       FDRE (Setup_fdre_C_D)        0.118    39.228    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                 31.608    

Slack (MET) :             31.616ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.102ns (25.179%)  route 6.246ns (74.821%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.185     7.485    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X104Y104       LUT2 (Prop_lut2_I1_O)        0.124     7.609 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.609    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.088    39.148    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)        0.077    39.225    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         39.225    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 31.616    

Slack (MET) :             31.617ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 2.102ns (25.457%)  route 6.155ns (74.543%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.617     6.916    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.040 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.478     7.518    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.088    39.148    
    SLICE_X104Y104       FDSE (Setup_fdse_C_D)       -0.013    39.135    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.135    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 31.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.135    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.120    -0.409    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.139    -0.262    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X104Y107       FDSE (Hold_fdse_C_D)         0.121    -0.408    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.391%)  route 0.162ns (46.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/Q
                         net (fo=13, routed)          0.162    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[4]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.247    -0.529    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.121    -0.408    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.949%)  route 0.146ns (41.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.203    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.121    -0.376    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.794%)  route 0.141ns (43.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/Q
                         net (fo=16, routed)          0.141    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[0]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.501    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.409    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.242%)  route 0.145ns (43.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.251    -0.498    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.406    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/Q
                         net (fo=11, routed)          0.166    -0.206    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]_0
    SLICE_X109Y106       LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092    -0.386    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.663%)  route 0.148ns (44.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.148    -0.224    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y104       LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.497    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.405    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=16, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.091    -0.409    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.735%)  route 0.130ns (38.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.130    -0.219    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.497    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.405    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y104   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y103   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y106   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.199    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.770    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.393%)  route 1.537ns (72.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.124     1.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.136    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.081     3.217    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          3.217    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.608ns (28.341%)  route 1.537ns (71.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.152     1.407 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.407    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.136    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     3.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          3.254    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.675%)  route 1.374ns (70.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.124     1.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.136    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     3.167    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.167    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.608ns (30.669%)  route 1.374ns (69.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.136    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     3.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.211    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.638%)  route 1.377ns (70.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.219    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.173    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.029     3.202    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.202    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.606ns (30.560%)  route 1.377ns (69.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.150     1.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.173    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.075     3.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.248    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.300    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.099    -0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.121    -0.420    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.990%)  route 0.156ns (45.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.049    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.433    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.230ns (62.198%)  route 0.140ns (37.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.107    -0.418    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.092    -0.448    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[2]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.271    -0.504    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092    -0.412    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT2 (Prop_lut2_I0_O)        0.042    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.433    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[4]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.099    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.434    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.230ns (53.628%)  route 0.199ns (46.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.199    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.112 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.271    -0.504    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131    -0.373    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.091    -0.449    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.234    -0.541    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.434    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y104   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y105   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y106   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y101   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.827ns (32.687%)  route 3.762ns (67.313%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.405     4.619    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.918 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     4.918    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.071     9.195    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.827ns (34.045%)  route 3.539ns (65.955%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.182     4.396    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.695 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.695    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.071     9.195    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.032     9.227    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.827ns (34.718%)  route 3.435ns (65.282%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.078     4.292    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y115       LUT4 (Prop_lut4_I2_O)        0.299     4.591 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     4.591    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.851     8.682    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.584     9.267    
                         clock uncertainty           -0.071     9.196    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.031     9.227    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.827ns (35.139%)  route 3.372ns (64.861%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.015     4.229    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.528 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.528    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.071     9.194    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.032     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.827ns (35.160%)  route 3.369ns (64.840%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.012     4.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.525 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     4.525    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.071     9.194    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.031     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.007ns (20.495%)  route 3.906ns (79.505%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     3.416    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.533 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     4.247    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.071     9.243    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.991    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.007ns (20.622%)  route 3.876ns (79.378%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.693 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     4.217    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.071     9.243    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     9.003    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.827ns (35.912%)  route 3.260ns (64.088%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.903     4.117    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.416 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     4.416    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.071     9.195    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.029     9.224    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.827ns (35.933%)  route 3.257ns (64.067%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.900     4.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.413 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     4.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.071     9.195    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.811ns (35.975%)  route 3.223ns (64.025%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.191 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=1, routed)           0.866     4.057    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6_n_4
    SLICE_X107Y121       LUT4 (Prop_lut4_I3_O)        0.306     4.363 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1/O
                         net (fo=1, routed)           0.000     4.363    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.071     9.190    
    SLICE_X107Y121       FDRE (Setup_fdre_C_D)        0.032     9.222    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.506%)  route 0.100ns (41.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.277    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[12]
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.076    -0.428    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[9]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.072    -0.410    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[12]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.412    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/remd[10]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.412    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/remd[11]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.066    -0.416    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/Q
                         net (fo=1, routed)           0.118    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[23]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
                         clock pessimism              0.249    -0.505    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.076    -0.429    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[21]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/C
                         clock pessimism              0.249    -0.505    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.075    -0.430    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.708    -0.523    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/Q
                         net (fo=1, routed)           0.116    -0.266    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[29]
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.983    -0.757    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.071    -0.437    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.714    -0.517    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070    -0.432    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/remd[7]
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/C
                         clock pessimism              0.251    -0.504    
    SLICE_X106Y115       FDRE (Hold_fdre_C_D)         0.070    -0.434    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y115   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y116   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y117   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y119   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       55.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.094    59.215    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.409    

Slack (MET) :             55.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.094    59.215    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.409    

Slack (MET) :             55.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.094    59.215    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.409    

Slack (MET) :             55.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.094    59.215    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.409    

Slack (MET) :             55.715ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.094    59.242    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.813    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.813    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.715    

Slack (MET) :             55.715ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.094    59.242    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.813    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.813    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.715    

Slack (MET) :             55.715ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.094    59.242    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.813    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]
  -------------------------------------------------------------------
                         required time                         58.813    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.715    

Slack (MET) :             55.715ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.094    59.242    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.813    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                         58.813    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.715    

Slack (MET) :             55.840ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.094    59.218    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.789    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.789    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.840    

Slack (MET) :             55.840ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.094    59.218    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.789    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.789    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.380    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.094 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.233    -0.515    
    SLICE_X112Y110       FDSE (Hold_fdse_C_D)         0.134    -0.381    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X112Y107       FDSE (Hold_fdse_C_D)         0.134    -0.380    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.134    -0.380    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X107Y112       FDSE (Hold_fdse_C_D)         0.105    -0.412    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X107Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
    SLICE_X107Y113       FDSE (Hold_fdse_C_D)         0.105    -0.413    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X107Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X107Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.105    -0.411    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X107Y111       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X107Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X107Y111       FDSE (Hold_fdse_C_D)         0.105    -0.411    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X109Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X109Y112       FDSE (Hold_fdse_C_D)         0.105    -0.412    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X109Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X109Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
    SLICE_X109Y113       FDSE (Hold_fdse_C_D)         0.105    -0.413    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y113   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y113   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y113   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y112   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y111   Testing_HDMI_i/clean_button_1/inst/press_reset_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X106Y110   Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X112Y107   Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y110   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X107Y111   Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X106Y110   Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X109Y110   Testing_HDMI_i/clean_button_3/inst/press_reset_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.031    38.623    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.626    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.393%)  route 3.321ns (76.607%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.852    33.668    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.626    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -33.668    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.235ns  (logic 1.014ns (23.942%)  route 3.221ns (76.058%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.752    33.569    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.045    38.609    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.609    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.045    38.608    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         38.608    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.031    38.622    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.625    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.625    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 1.014ns (23.225%)  route 3.352ns (76.775%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235    33.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT5 (Prop_lut5_I0_O)        0.124    33.700 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=1, routed)           0.000    33.700    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.210    38.727    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.081    38.808    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                         -33.700    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.265ns  (logic 1.192ns (27.951%)  route 3.073ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 29.341 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.057    29.341    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.419    29.760 f  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/Q
                         net (fo=2, routed)           0.812    30.571    Testing_HDMI_i/Interface2_0/inst/p_0_in[1]
    SLICE_X110Y105       LUT6 (Prop_lut6_I2_O)        0.297    30.868 f  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.822    31.690    Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1_n_0
    SLICE_X109Y105       LUT4 (Prop_lut4_I0_O)        0.150    31.840 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=16, routed)          1.439    33.279    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I2_O)        0.326    33.605 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[7]_INST_0/O
                         net (fo=1, routed)           0.000    33.605    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.210    38.727    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.079    38.806    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.806    
                         arrival time                         -33.605    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.467%)  route 0.607ns (76.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.690    -0.541    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.607     0.207    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X105Y107       LUT5 (Prop_lut5_I3_O)        0.045     0.252 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.252    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X105Y107       FDRE (Hold_fdre_C_D)         0.091     0.092    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.756%)  route 0.631ns (77.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.631     0.230    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.275 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.275    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.091     0.092    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.065    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.065    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.605%)  route 0.637ns (77.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.637     0.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.281 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.092     0.093    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.059     0.061    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.638     0.265    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.310 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.549%)  route 0.639ns (77.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.639     0.266    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.311 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.311    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.052     0.054    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.430%)  route 0.643ns (77.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/Q
                         net (fo=2, routed)           0.643     0.270    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]
    SLICE_X107Y105       LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.673ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.226ns (24.048%)  route 7.031ns (75.952%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.883     6.324    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.331     6.655 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9/O
                         net (fo=1, routed)           0.666     7.321    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.948     8.393    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X102Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.517    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.081    39.191    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 30.673    

Slack (MET) :             30.695ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 2.456ns (26.605%)  route 6.775ns (73.395%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT3 (Prop_lut3_I0_O)        0.328     8.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.492    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.077    39.187    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 30.695    

Slack (MET) :             30.714ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 2.478ns (26.779%)  route 6.775ns (73.221%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT5 (Prop_lut5_I0_O)        0.350     8.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.118    39.228    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 30.714    

Slack (MET) :             31.291ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.706ns (19.678%)  route 6.964ns (80.322%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.334     2.976    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I4_O)        0.150     3.126 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.652     3.778    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I1_O)        0.328     4.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.821     4.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X108Y102       LUT5 (Prop_lut5_I1_O)        0.124     5.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.822     5.872    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.124     5.996 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0/O
                         net (fo=1, routed)           0.879     6.876    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.124     7.000 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.857     7.856    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y102       LUT5 (Prop_lut5_I3_O)        0.152     8.008 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.008    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.075    39.300    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.300    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                 31.291    

Slack (MET) :             31.327ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.684ns (19.609%)  route 6.904ns (80.392%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.834     7.803    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.927    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.029    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 31.327    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 1.684ns (19.625%)  route 6.897ns (80.375%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.826     7.796    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124     7.920 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.920    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.031    39.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.450ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.102ns (25.055%)  route 6.288ns (74.945%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.613     6.912    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.614     7.650    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)       -0.045    39.101    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 31.450    

Slack (MET) :             31.606ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 2.179ns (26.066%)  route 6.181ns (73.934%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          0.922     0.638    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X104Y108       LUT3 (Prop_lut3_I1_O)        0.124     0.762 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.783     1.545    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X103Y107       LUT6 (Prop_lut6_I1_O)        0.124     1.669 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.843     2.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X104Y107       LUT3 (Prop_lut3_I2_O)        0.152     2.664 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.846     3.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X104Y109       LUT6 (Prop_lut6_I3_O)        0.348     3.858 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.826     4.684    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X103Y108       LUT5 (Prop_lut5_I4_O)        0.124     4.808 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.264     5.072    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X103Y108       LUT4 (Prop_lut4_I3_O)        0.119     5.191 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.998     6.189    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X102Y108       LUT3 (Prop_lut3_I0_O)        0.358     6.547 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.699     7.245    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X102Y108       LUT4 (Prop_lut4_I0_O)        0.374     7.619 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     7.619    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.782    38.613    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.198    
                         clock uncertainty           -0.090    39.108    
    SLICE_X102Y108       FDRE (Setup_fdre_C_D)        0.118    39.226    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.226    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                 31.606    

Slack (MET) :             31.614ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.102ns (25.179%)  route 6.246ns (74.821%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.185     7.485    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X104Y104       LUT2 (Prop_lut2_I1_O)        0.124     7.609 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.609    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)        0.077    39.223    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 31.614    

Slack (MET) :             31.615ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 2.102ns (25.457%)  route 6.155ns (74.543%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.617     6.916    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.040 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.478     7.518    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDSE (Setup_fdse_C_D)       -0.013    39.133    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.133    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 31.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.135    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.120    -0.319    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.139    -0.262    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X104Y107       FDSE (Hold_fdse_C_D)         0.121    -0.318    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.391%)  route 0.162ns (46.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/Q
                         net (fo=13, routed)          0.162    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[4]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.121    -0.318    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.949%)  route 0.146ns (41.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.203    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.121    -0.286    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.794%)  route 0.141ns (43.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/Q
                         net (fo=16, routed)          0.141    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[0]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.501    
                         clock uncertainty            0.090    -0.411    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.319    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.242%)  route 0.145ns (43.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.090    -0.408    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.316    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/Q
                         net (fo=11, routed)          0.166    -0.206    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]_0
    SLICE_X109Y106       LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.271    -0.478    
                         clock uncertainty            0.090    -0.388    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092    -0.296    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.663%)  route 0.148ns (44.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.148    -0.224    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y104       LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.315    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=16, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.091    -0.319    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.735%)  route 0.130ns (38.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.130    -0.219    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.315    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.031    38.623    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.626    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.393%)  route 3.321ns (76.607%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.852    33.668    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.626    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                         -33.668    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.235ns  (logic 1.014ns (23.942%)  route 3.221ns (76.058%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.752    33.569    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.210    38.654    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.045    38.609    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.609    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.045    38.608    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         38.608    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.031    38.622    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.625    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.210    38.653    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.625    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 1.014ns (23.225%)  route 3.352ns (76.775%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235    33.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT5 (Prop_lut5_I0_O)        0.124    33.700 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=1, routed)           0.000    33.700    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.210    38.727    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.081    38.808    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                         -33.700    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.265ns  (logic 1.192ns (27.951%)  route 3.073ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 29.341 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.057    29.341    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.419    29.760 f  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/Q
                         net (fo=2, routed)           0.812    30.571    Testing_HDMI_i/Interface2_0/inst/p_0_in[1]
    SLICE_X110Y105       LUT6 (Prop_lut6_I2_O)        0.297    30.868 f  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.822    31.690    Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1_n_0
    SLICE_X109Y105       LUT4 (Prop_lut4_I0_O)        0.150    31.840 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=16, routed)          1.439    33.279    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I2_O)        0.326    33.605 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[7]_INST_0/O
                         net (fo=1, routed)           0.000    33.605    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.210    38.727    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.079    38.806    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.806    
                         arrival time                         -33.605    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.467%)  route 0.607ns (76.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.690    -0.541    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.607     0.207    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X105Y107       LUT5 (Prop_lut5_I3_O)        0.045     0.252 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.252    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X105Y107       FDRE (Hold_fdre_C_D)         0.091     0.092    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.756%)  route 0.631ns (77.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.631     0.230    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.275 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.275    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.091     0.092    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.065    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.065    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.605%)  route 0.637ns (77.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.637     0.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.281 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.092     0.093    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.059     0.061    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.638     0.265    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.310 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.549%)  route 0.639ns (77.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.639     0.266    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.311 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.311    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.052     0.054    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.430%)  route 0.643ns (77.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/Q
                         net (fo=2, routed)           0.643     0.270    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]
    SLICE_X107Y105       LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.801ns (35.852%)  route 1.433ns (64.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.433     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.323     1.495 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.495    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.728    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.728    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.514%)  route 1.528ns (72.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.528     1.323    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.124     1.447 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.447    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.029     2.682    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.682    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.675ns (29.749%)  route 1.594ns (70.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.594     1.372    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.157     1.529 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.529    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.771    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.771    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.774ns (34.956%)  route 1.440ns (65.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.440     1.179    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.296     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.081     2.734    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.734    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.744ns (35.043%)  route 1.379ns (64.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.379     1.137    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.325     1.462 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.462    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.728    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.728    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.671ns (30.035%)  route 1.563ns (69.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.563     1.341    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.153     1.494 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.494    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.771    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.771    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.397%)  route 1.542ns (70.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.542     1.320    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.077     2.730    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.716ns (34.782%)  route 1.343ns (65.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.343     1.100    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.297     1.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.397    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.684    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.668ns (30.050%)  route 1.555ns (69.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.555     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.150     1.483 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.483    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     2.771    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.771    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.580ns (28.284%)  route 1.471ns (71.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.471     1.265    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.124     1.389 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.389    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.684    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  1.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.206ns (27.942%)  route 0.531ns (72.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.531     0.181    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.042     0.223 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.109    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.207ns (26.110%)  route 0.586ns (73.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.586     0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.043     0.251 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.226ns (30.973%)  route 0.504ns (69.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.504     0.118    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X105Y104       LUT2 (Prop_lut2_I1_O)        0.098     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.092     0.094    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.221%)  route 0.588ns (73.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.588     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.210ns (26.185%)  route 0.592ns (73.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.046     0.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.276%)  route 0.550ns (74.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.550     0.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092     0.094    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.185ns (23.734%)  route 0.594ns (76.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.594     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X103Y105       LUT3 (Prop_lut3_I0_O)        0.044     0.238 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.238    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X103Y105       FDRE (Hold_fdre_C_D)         0.107     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.208ns (25.776%)  route 0.599ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.599     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.044     0.265 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.265    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.241%)  route 0.539ns (68.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.539     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.097     0.243 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.109    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.250ns (30.881%)  route 0.560ns (69.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.560     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X104Y106       LUT2 (Prop_lut2_I1_O)        0.102     0.268 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.268    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.801ns (35.852%)  route 1.433ns (64.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.433     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.323     1.495 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.495    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.730    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.514%)  route 1.528ns (72.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.528     1.323    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.124     1.447 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.447    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.029     2.684    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.675ns (29.749%)  route 1.594ns (70.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.594     1.372    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.157     1.529 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.529    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.773    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.774ns (34.956%)  route 1.440ns (65.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.440     1.179    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.296     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.081     2.736    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.744ns (35.043%)  route 1.379ns (64.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.379     1.137    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.325     1.462 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.462    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.730    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.671ns (30.035%)  route 1.563ns (69.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.563     1.341    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.153     1.494 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.494    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.773    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.397%)  route 1.542ns (70.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.542     1.320    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.077     2.732    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.732    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.716ns (34.782%)  route 1.343ns (65.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.343     1.100    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.297     1.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.397    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.686    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.668ns (30.050%)  route 1.555ns (69.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.555     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.150     1.483 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.483    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     2.773    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.580ns (28.284%)  route 1.471ns (71.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.471     1.265    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.124     1.389 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.389    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.686    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  1.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.206ns (27.942%)  route 0.531ns (72.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.531     0.181    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.042     0.223 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.207ns (26.110%)  route 0.586ns (73.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.586     0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.043     0.251 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.226ns (30.973%)  route 0.504ns (69.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.504     0.118    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X105Y104       LUT2 (Prop_lut2_I1_O)        0.098     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.092     0.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.221%)  route 0.588ns (73.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.588     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.210ns (26.185%)  route 0.592ns (73.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.046     0.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.276%)  route 0.550ns (74.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.550     0.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092     0.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.185ns (23.734%)  route 0.594ns (76.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.594     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X103Y105       LUT3 (Prop_lut3_I0_O)        0.044     0.238 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.238    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X103Y105       FDRE (Hold_fdre_C_D)         0.107     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.208ns (25.776%)  route 0.599ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.599     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.044     0.265 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.265    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.241%)  route 0.539ns (68.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.539     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.097     0.243 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.250ns (30.881%)  route 0.560ns (69.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.560     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X104Y106       LUT2 (Prop_lut2_I1_O)        0.102     0.268 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.268    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.393%)  route 1.537ns (72.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.124     1.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.081     3.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.608ns (28.341%)  route 1.537ns (71.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.152     1.407 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.407    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     3.253    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          3.253    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.675%)  route 1.374ns (70.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.124     1.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     3.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.608ns (30.669%)  route 1.374ns (69.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     3.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.210    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.638%)  route 1.377ns (70.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.219    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.172    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.029     3.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.201    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.606ns (30.560%)  route 1.377ns (69.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.150     1.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.172    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.075     3.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.300    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.099    -0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.234    -0.541    
                         clock uncertainty            0.063    -0.478    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.121    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.990%)  route 0.156ns (45.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.049    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.370    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.230ns (62.198%)  route 0.140ns (37.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.063    -0.462    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.107    -0.355    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.092    -0.385    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[2]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.271    -0.504    
                         clock uncertainty            0.063    -0.441    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092    -0.349    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT2 (Prop_lut2_I0_O)        0.042    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.370    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[4]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.099    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.234    -0.541    
                         clock uncertainty            0.063    -0.478    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.230ns (53.628%)  route 0.199ns (46.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.199    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.112 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.271    -0.504    
                         clock uncertainty            0.063    -0.441    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131    -0.310    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.091    -0.386    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.234    -0.541    
                         clock uncertainty            0.063    -0.478    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.966ns (20.017%)  route 3.860ns (79.983%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.124     4.166 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     4.166    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031     8.761    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.966ns (20.094%)  route 3.842ns (79.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124     4.148 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     4.148    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm10_out
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029     8.759    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.966ns (20.148%)  route 3.828ns (79.852%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.952     4.011    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I3_O)        0.124     4.135 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     4.135    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X111Y105       FDRE (Setup_fdre_C_D)        0.031     8.761    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.992ns (20.523%)  route 3.842ns (79.477%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 f  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.150     4.174 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     4.174    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.805    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.962ns (19.951%)  route 3.860ns (80.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.120     4.162 r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.805    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.406%)  route 3.318ns (76.594%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     2.842    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     2.959 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     3.673    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.475    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.673    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.014ns (23.570%)  route 3.288ns (76.430%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.001    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.118 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     3.643    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     8.487    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.015ns (24.460%)  route 3.135ns (75.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.083     2.849    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X107Y105       LUT2 (Prop_lut2_I1_O)        0.118     2.967 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.523     3.490    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)       -0.269     8.458    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.016ns (25.367%)  route 2.989ns (74.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.936     2.703    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.119     2.822 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.524     3.346    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.783     8.614    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.210     8.653    
    SLICE_X105Y106       FDRE (Setup_fdre_C_D)       -0.289     8.364    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.016ns (24.788%)  route 3.083ns (75.212%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.079     2.846    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.119     2.965 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2/O
                         net (fo=1, routed)           0.475     3.439    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.259     8.468    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.326ns (43.121%)  route 0.430ns (56.879%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.204     0.130    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I0_O)        0.113     0.243 r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.326ns (41.602%)  route 0.458ns (58.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.231     0.158    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT6 (Prop_lut6_I0_O)        0.113     0.271 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091     0.122    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.326ns (41.496%)  route 0.460ns (58.504%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.233     0.160    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I0_O)        0.113     0.273 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092     0.123    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.326ns (38.717%)  route 0.516ns (61.283%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.290     0.216    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I1_O)        0.113     0.329 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     0.329    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[5]
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.204%)  route 0.527ns (61.796%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.301     0.227    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.113     0.340 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.092     0.123    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.227ns (26.566%)  route 0.627ns (73.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          0.627     0.242    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X109Y107       LUT4 (Prop_lut4_I0_O)        0.099     0.341 r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    Testing_HDMI_i/Interface2_0/inst/tmp_1_fu_107_p2
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.091     0.118    Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.523ns (61.053%)  route 0.334ns (38.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.209    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X107Y106       LUT4 (Prop_lut4_I3_O)        0.048    -0.161 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9_n_0
    SLICE_X107Y106       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.029 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.029    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3_n_0
    SLICE_X107Y107       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.047 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.170     0.217    Testing_HDMI_i/Interface2_0/inst/tmp_8_fu_170_p2
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.126     0.343 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.399ns (42.829%)  route 0.533ns (57.171%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=14, routed)          0.238    -0.134    Testing_HDMI_i/Interface2_0/inst/x_V[9]
    SLICE_X108Y107       LUT3 (Prop_lut3_I0_O)        0.048    -0.086 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     0.001 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.295     0.296    Testing_HDMI_i/Interface2_0/inst/tmp_6_fu_154_p2
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.123     0.419 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    Testing_HDMI_i/Interface2_0/inst/or_cond_fu_164_p2
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.993    -0.747    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.105     0.135    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.232ns (23.538%)  route 0.754ns (76.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=10, routed)          0.392     0.019    Testing_HDMI_i/Interface2_0/inst/x_V[2]
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045     0.064 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.361     0.426    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.046     0.472 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107     0.138    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.299ns (29.885%)  route 0.702ns (70.116%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT3 (Prop_lut3_I0_O)        0.045    -0.078 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.187     0.110    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.045     0.155 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.288     0.443    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT2 (Prop_lut2_I0_O)        0.045     0.488 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.488    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.120     0.148    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.934ns (20.427%)  route 3.638ns (79.573%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.671     3.583    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.909 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1/O
                         net (fo=1, routed)           0.000     3.909    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029     8.749    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.828ns (18.976%)  route 3.535ns (81.024%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           0.604     2.766    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X109Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.890 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4/O
                         net (fo=1, routed)           0.686     3.576    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I3_O)        0.124     3.700 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.051%)  route 3.518ns (80.949%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           1.108     3.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2/O
                         net (fo=1, routed)           0.165     3.559    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.683 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     3.683    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.855     8.686    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.216     8.719    
    SLICE_X108Y109       FDRE (Setup_fdre_C_D)        0.077     8.796    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.934ns (22.081%)  route 3.296ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.329     3.241    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.567 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1/O
                         net (fo=1, routed)           0.000     3.567    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.031     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.934ns (22.269%)  route 3.260ns (77.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.293     3.205    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.531 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1/O
                         net (fo=1, routed)           0.000     3.531    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.216     8.709    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.540    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.216     8.709    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.540    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.934ns (22.949%)  route 3.136ns (77.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.169     3.080    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1/O
                         net (fo=1, routed)           0.000     3.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.029     8.749    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.216     8.710    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.541    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.216     8.710    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.541    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.154%)  route 0.654ns (77.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           0.654     0.279    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y110       LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[36]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[36]
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.216     0.033    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120     0.153    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.231ns (27.339%)  route 0.614ns (72.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.280    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT2 (Prop_lut2_I0_O)        0.045    -0.049 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2/O
                         net (fo=1, routed)           0.334     0.285    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.092     0.126    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           0.729     0.354    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     0.399    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.154    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.182%)  route 0.736ns (79.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.736     0.361    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.045     0.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.125    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.231ns (20.969%)  route 0.871ns (79.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.493     0.118    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.045     0.163 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4/O
                         net (fo=1, routed)           0.378     0.541    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.045     0.586 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[1]
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.120     0.154    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.946%)  route 0.912ns (83.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.575     0.583    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.216     0.029    
    SLICE_X108Y115       FDRE (Hold_fdre_C_CE)       -0.016     0.013    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.966ns (20.017%)  route 3.860ns (79.983%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.124     4.166 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     4.166    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031     8.763    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.966ns (20.094%)  route 3.842ns (79.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124     4.148 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     4.148    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm10_out
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029     8.761    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.966ns (20.148%)  route 3.828ns (79.852%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.952     4.011    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I3_O)        0.124     4.135 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     4.135    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X111Y105       FDRE (Setup_fdre_C_D)        0.031     8.763    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.992ns (20.523%)  route 3.842ns (79.477%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 f  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.150     4.174 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     4.174    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.807    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.962ns (19.951%)  route 3.860ns (80.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.120     4.162 r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.807    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.406%)  route 3.318ns (76.594%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     2.842    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     2.959 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     3.673    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.477    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.673    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.014ns (23.570%)  route 3.288ns (76.430%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.001    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.118 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     3.643    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     8.489    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.015ns (24.460%)  route 3.135ns (75.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.083     2.849    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X107Y105       LUT2 (Prop_lut2_I1_O)        0.118     2.967 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.523     3.490    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)       -0.269     8.460    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.016ns (25.367%)  route 2.989ns (74.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.936     2.703    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.119     2.822 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.524     3.346    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.783     8.614    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.208     8.655    
    SLICE_X105Y106       FDRE (Setup_fdre_C_D)       -0.289     8.366    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.016ns (24.788%)  route 3.083ns (75.212%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.079     2.846    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.119     2.965 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2/O
                         net (fo=1, routed)           0.475     3.439    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.259     8.470    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.326ns (43.121%)  route 0.430ns (56.879%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.204     0.130    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I0_O)        0.113     0.243 r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.326ns (41.602%)  route 0.458ns (58.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.231     0.158    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT6 (Prop_lut6_I0_O)        0.113     0.271 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091     0.120    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.326ns (41.496%)  route 0.460ns (58.504%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.233     0.160    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I0_O)        0.113     0.273 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092     0.121    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.326ns (38.717%)  route 0.516ns (61.283%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.290     0.216    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I1_O)        0.113     0.329 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     0.329    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[5]
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.204%)  route 0.527ns (61.796%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.301     0.227    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.113     0.340 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.092     0.121    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.227ns (26.566%)  route 0.627ns (73.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          0.627     0.242    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X109Y107       LUT4 (Prop_lut4_I0_O)        0.099     0.341 r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    Testing_HDMI_i/Interface2_0/inst/tmp_1_fu_107_p2
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.091     0.116    Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.523ns (61.053%)  route 0.334ns (38.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.209    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X107Y106       LUT4 (Prop_lut4_I3_O)        0.048    -0.161 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9_n_0
    SLICE_X107Y106       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.029 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.029    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3_n_0
    SLICE_X107Y107       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.047 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.170     0.217    Testing_HDMI_i/Interface2_0/inst/tmp_8_fu_170_p2
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.126     0.343 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.399ns (42.829%)  route 0.533ns (57.171%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=14, routed)          0.238    -0.134    Testing_HDMI_i/Interface2_0/inst/x_V[9]
    SLICE_X108Y107       LUT3 (Prop_lut3_I0_O)        0.048    -0.086 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     0.001 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.295     0.296    Testing_HDMI_i/Interface2_0/inst/tmp_6_fu_154_p2
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.123     0.419 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    Testing_HDMI_i/Interface2_0/inst/or_cond_fu_164_p2
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.993    -0.747    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.105     0.133    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.232ns (23.538%)  route 0.754ns (76.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=10, routed)          0.392     0.019    Testing_HDMI_i/Interface2_0/inst/x_V[2]
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045     0.064 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.361     0.426    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.046     0.472 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107     0.136    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.299ns (29.885%)  route 0.702ns (70.116%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT3 (Prop_lut3_I0_O)        0.045    -0.078 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.187     0.110    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.045     0.155 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.288     0.443    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT2 (Prop_lut2_I0_O)        0.045     0.488 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.488    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.120     0.146    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.827ns (32.687%)  route 3.762ns (67.313%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.405     4.619    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.918 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     4.918    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.827ns (34.045%)  route 3.539ns (65.955%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.182     4.396    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.695 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.695    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.032     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.827ns (34.718%)  route 3.435ns (65.282%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.078     4.292    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y115       LUT4 (Prop_lut4_I2_O)        0.299     4.591 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     4.591    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.851     8.682    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.584     9.267    
                         clock uncertainty           -0.072     9.195    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.031     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.827ns (35.139%)  route 3.372ns (64.861%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.015     4.229    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.528 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.528    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.072     9.193    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.032     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.827ns (35.160%)  route 3.369ns (64.840%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.012     4.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.525 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     4.525    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.072     9.193    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.031     9.224    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.007ns (20.495%)  route 3.906ns (79.505%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     3.416    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.533 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     4.247    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.072     9.242    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.990    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.007ns (20.622%)  route 3.876ns (79.378%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.693 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     4.217    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.072     9.242    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     9.002    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.827ns (35.912%)  route 3.260ns (64.088%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.903     4.117    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.416 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     4.416    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.029     9.223    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.827ns (35.933%)  route 3.257ns (64.067%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.900     4.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.413 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     4.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.811ns (35.975%)  route 3.223ns (64.025%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.191 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=1, routed)           0.866     4.057    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6_n_4
    SLICE_X107Y121       LUT4 (Prop_lut4_I3_O)        0.306     4.363 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1/O
                         net (fo=1, routed)           0.000     4.363    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X107Y121       FDRE (Setup_fdre_C_D)        0.032     9.221    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.506%)  route 0.100ns (41.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.277    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[12]
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
                         clock pessimism              0.249    -0.504    
                         clock uncertainty            0.072    -0.432    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.076    -0.356    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[9]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.072    -0.338    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[12]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.340    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/remd[10]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.340    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/remd[11]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.066    -0.344    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/Q
                         net (fo=1, routed)           0.118    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[23]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
                         clock pessimism              0.249    -0.505    
                         clock uncertainty            0.072    -0.433    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.076    -0.357    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[21]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/C
                         clock pessimism              0.249    -0.505    
                         clock uncertainty            0.072    -0.433    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.075    -0.358    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.708    -0.523    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/Q
                         net (fo=1, routed)           0.116    -0.266    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[29]
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.983    -0.757    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.072    -0.436    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.071    -0.365    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.714    -0.517    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.249    -0.502    
                         clock uncertainty            0.072    -0.430    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070    -0.360    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/remd[7]
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/C
                         clock pessimism              0.251    -0.504    
                         clock uncertainty            0.072    -0.432    
    SLICE_X106Y115       FDRE (Hold_fdre_C_D)         0.070    -0.362    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.934ns (20.427%)  route 3.638ns (79.573%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.671     3.583    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.909 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1/O
                         net (fo=1, routed)           0.000     3.909    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.828ns (18.976%)  route 3.535ns (81.024%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           0.604     2.766    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X109Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.890 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4/O
                         net (fo=1, routed)           0.686     3.576    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I3_O)        0.124     3.700 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.753    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.051%)  route 3.518ns (80.949%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           1.108     3.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2/O
                         net (fo=1, routed)           0.165     3.559    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.683 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     3.683    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.855     8.686    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.214     8.721    
    SLICE_X108Y109       FDRE (Setup_fdre_C_D)        0.077     8.798    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.934ns (22.081%)  route 3.296ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.329     3.241    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.567 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1/O
                         net (fo=1, routed)           0.000     3.567    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.031     8.753    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.934ns (22.269%)  route 3.260ns (77.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.293     3.205    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.531 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1/O
                         net (fo=1, routed)           0.000     3.531    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.753    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.214     8.711    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.542    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.214     8.711    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.542    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.934ns (22.949%)  route 3.136ns (77.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.169     3.080    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1/O
                         net (fo=1, routed)           0.000     3.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.029     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.214     8.712    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.543    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.214     8.712    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.543    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.154%)  route 0.654ns (77.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           0.654     0.279    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y110       LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[36]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[36]
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.214     0.030    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120     0.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.231ns (27.339%)  route 0.614ns (72.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.280    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT2 (Prop_lut2_I0_O)        0.045    -0.049 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2/O
                         net (fo=1, routed)           0.334     0.285    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.092     0.123    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           0.729     0.354    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     0.399    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.151    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.182%)  route 0.736ns (79.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.736     0.361    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.045     0.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.122    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.231ns (20.969%)  route 0.871ns (79.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.493     0.118    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.045     0.163 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4/O
                         net (fo=1, routed)           0.378     0.541    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.045     0.586 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[1]
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.120     0.151    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.946%)  route 0.912ns (83.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.575     0.583    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.214     0.026    
    SLICE_X108Y115       FDRE (Hold_fdre_C_CE)       -0.016     0.010    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       55.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.096    59.215    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.837    

Slack (MET) :             55.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.096    59.215    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.096    -0.418    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.284    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.094 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.233    -0.515    
                         clock uncertainty            0.096    -0.419    
    SLICE_X112Y110       FDSE (Hold_fdse_C_D)         0.134    -0.285    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.096    -0.418    
    SLICE_X112Y107       FDSE (Hold_fdse_C_D)         0.134    -0.284    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.096    -0.418    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.134    -0.284    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.096    -0.421    
    SLICE_X107Y112       FDSE (Hold_fdse_C_D)         0.105    -0.316    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X107Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
                         clock uncertainty            0.096    -0.422    
    SLICE_X107Y113       FDSE (Hold_fdse_C_D)         0.105    -0.317    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X107Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X107Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.516    
                         clock uncertainty            0.096    -0.420    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.105    -0.315    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X107Y111       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X107Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.516    
                         clock uncertainty            0.096    -0.420    
    SLICE_X107Y111       FDSE (Hold_fdse_C_D)         0.105    -0.315    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X109Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.096    -0.421    
    SLICE_X109Y112       FDSE (Hold_fdse_C_D)         0.105    -0.316    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X109Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X109Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
                         clock uncertainty            0.096    -0.422    
    SLICE_X109Y113       FDSE (Hold_fdse_C_D)         0.105    -0.317    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.673ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.226ns (24.048%)  route 7.031ns (75.952%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.883     6.324    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.331     6.655 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9/O
                         net (fo=1, routed)           0.666     7.321    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_9_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.948     8.393    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X102Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.517    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.081    39.191    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 30.673    

Slack (MET) :             30.695ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 2.456ns (26.605%)  route 6.775ns (73.395%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT3 (Prop_lut3_I0_O)        0.328     8.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.492    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.077    39.187    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 30.695    

Slack (MET) :             30.714ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 2.478ns (26.779%)  route 6.775ns (73.221%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.586     6.027    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.331     6.358 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.843     7.200    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X102Y101       LUT5 (Prop_lut5_I2_O)        0.150     7.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.814     8.164    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y102       LUT5 (Prop_lut5_I0_O)        0.350     8.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.514    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.200    
                         clock uncertainty           -0.090    39.110    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)        0.118    39.228    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 30.714    

Slack (MET) :             31.291ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.706ns (19.678%)  route 6.964ns (80.322%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.334     2.976    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I4_O)        0.150     3.126 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.652     3.778    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I1_O)        0.328     4.106 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.821     4.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X108Y102       LUT5 (Prop_lut5_I1_O)        0.124     5.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.822     5.872    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I3_O)        0.124     5.996 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0/O
                         net (fo=1, routed)           0.879     6.876    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_12__0_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.124     7.000 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.857     7.856    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y102       LUT5 (Prop_lut5_I3_O)        0.152     8.008 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.008    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.075    39.300    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.300    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                 31.291    

Slack (MET) :             31.327ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.684ns (19.609%)  route 6.904ns (80.392%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.834     7.803    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.927    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.029    39.254    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 31.327    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 1.684ns (19.625%)  route 6.897ns (80.375%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          1.127     0.922    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.046 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.473     1.519    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I0_O)        0.124     1.643 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.186     2.829    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.953 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           0.695     3.648    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X108Y103       LUT4 (Prop_lut4_I3_O)        0.153     3.801 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.708     4.509    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I3_O)        0.331     4.840 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.014     5.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_4_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I1_O)        0.124     5.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.867     6.845    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_2_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.826     7.796    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124     7.920 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.920    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.858    38.689    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.315    
                         clock uncertainty           -0.090    39.225    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.031    39.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.450ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.102ns (25.055%)  route 6.288ns (74.945%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.613     6.912    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.614     7.650    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)       -0.045    39.101    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 31.450    

Slack (MET) :             31.606ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 2.179ns (26.066%)  route 6.181ns (73.934%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.284 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          0.922     0.638    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X104Y108       LUT3 (Prop_lut3_I1_O)        0.124     0.762 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.783     1.545    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X103Y107       LUT6 (Prop_lut6_I1_O)        0.124     1.669 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.843     2.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X104Y107       LUT3 (Prop_lut3_I2_O)        0.152     2.664 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.846     3.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X104Y109       LUT6 (Prop_lut6_I3_O)        0.348     3.858 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.826     4.684    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X103Y108       LUT5 (Prop_lut5_I4_O)        0.124     4.808 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.264     5.072    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X103Y108       LUT4 (Prop_lut4_I3_O)        0.119     5.191 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.998     6.189    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X102Y108       LUT3 (Prop_lut3_I0_O)        0.358     6.547 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.699     7.245    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X102Y108       LUT4 (Prop_lut4_I0_O)        0.374     7.619 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     7.619    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.782    38.613    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.198    
                         clock uncertainty           -0.090    39.108    
    SLICE_X102Y108       FDRE (Setup_fdre_C_D)        0.118    39.226    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.226    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                 31.606    

Slack (MET) :             31.614ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.102ns (25.179%)  route 6.246ns (74.821%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.185     7.485    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X104Y104       LUT2 (Prop_lut2_I1_O)        0.124     7.609 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.609    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[0]_i_1__1_n_0
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDRE (Setup_fdre_C_D)        0.077    39.223    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 31.614    

Slack (MET) :             31.615ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 2.102ns (25.457%)  route 6.155ns (74.543%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          1.203     0.981    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X104Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.133 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.815     1.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I2_O)        0.348     2.297 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.908     3.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X102Y104       LUT3 (Prop_lut3_I0_O)        0.148     3.353 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           1.008     4.361    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X104Y102       LUT6 (Prop_lut6_I1_O)        0.328     4.689 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.599     5.288    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X102Y102       LUT2 (Prop_lut2_I1_O)        0.153     5.441 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.527     5.968    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I2_O)        0.331     6.299 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.617     6.916    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y103       LUT4 (Prop_lut4_I3_O)        0.124     7.040 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.478     7.518    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.621    39.236    
                         clock uncertainty           -0.090    39.146    
    SLICE_X104Y104       FDSE (Setup_fdse_C_D)       -0.013    39.133    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.133    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 31.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.135    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.120    -0.319    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/Q
                         net (fo=13, routed)          0.139    -0.262    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[0]
    SLICE_X104Y107       LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X104Y107       FDSE (Hold_fdse_C_D)         0.121    -0.318    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.391%)  route 0.162ns (46.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/Q
                         net (fo=13, routed)          0.162    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[4]
    SLICE_X104Y107       LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.247    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.121    -0.318    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.949%)  route 0.146ns (41.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.203    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.121    -0.286    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.794%)  route 0.141ns (43.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/Q
                         net (fo=16, routed)          0.141    -0.232    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[0]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.501    
                         clock uncertainty            0.090    -0.411    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.319    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.242%)  route 0.145ns (43.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X106Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.251    -0.498    
                         clock uncertainty            0.090    -0.408    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.092    -0.316    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.801%)  route 0.166ns (47.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/Q
                         net (fo=11, routed)          0.166    -0.206    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]_0
    SLICE_X109Y106       LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/HDMI_test_0/inst/CounterX[4]_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                         clock pessimism              0.271    -0.478    
                         clock uncertainty            0.090    -0.388    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.092    -0.296    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.663%)  route 0.148ns (44.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.148    -0.224    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X111Y104       LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.315    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=16, routed)          0.145    -0.228    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.246    -0.500    
                         clock uncertainty            0.090    -0.410    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.091    -0.319    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.735%)  route 0.130ns (38.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.130    -0.219    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.994    -0.746    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.092    -0.315    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.031    38.625    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.628    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.393%)  route 3.321ns (76.607%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.852    33.668    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.628    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -33.668    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.235ns  (logic 1.014ns (23.942%)  route 3.221ns (76.058%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.752    33.569    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.045    38.611    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.045    38.610    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         38.610    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.031    38.624    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.627    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.627    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 1.014ns (23.225%)  route 3.352ns (76.775%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235    33.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT5 (Prop_lut5_I0_O)        0.124    33.700 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=1, routed)           0.000    33.700    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.208    38.729    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.081    38.810    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -33.700    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.265ns  (logic 1.192ns (27.951%)  route 3.073ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 29.341 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.057    29.341    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.419    29.760 f  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/Q
                         net (fo=2, routed)           0.812    30.571    Testing_HDMI_i/Interface2_0/inst/p_0_in[1]
    SLICE_X110Y105       LUT6 (Prop_lut6_I2_O)        0.297    30.868 f  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.822    31.690    Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1_n_0
    SLICE_X109Y105       LUT4 (Prop_lut4_I0_O)        0.150    31.840 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=16, routed)          1.439    33.279    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I2_O)        0.326    33.605 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[7]_INST_0/O
                         net (fo=1, routed)           0.000    33.605    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.208    38.729    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.079    38.808    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                         -33.605    
  -------------------------------------------------------------------
                         slack                                  5.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.467%)  route 0.607ns (76.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.690    -0.541    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.607     0.207    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X105Y107       LUT5 (Prop_lut5_I3_O)        0.045     0.252 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.252    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X105Y107       FDRE (Hold_fdre_C_D)         0.091     0.090    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.756%)  route 0.631ns (77.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.631     0.230    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.275 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.275    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.091     0.090    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.063    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.063    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.605%)  route 0.637ns (77.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.637     0.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.281 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.092     0.091    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.059     0.059    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.638     0.265    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.310 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.549%)  route 0.639ns (77.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.639     0.266    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.311 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.311    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.052     0.052    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.430%)  route 0.643ns (77.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/Q
                         net (fo=2, routed)           0.643     0.270    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]
    SLICE_X107Y105       LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.031    38.625    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.425ns  (logic 1.014ns (22.918%)  route 3.411ns (77.082%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.942    33.758    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[5]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.628    Testing_HDMI_i/HDMI_test_0/inst/green_reg[5]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.335ns  (logic 1.014ns (23.393%)  route 3.321ns (76.607%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.852    33.668    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028    38.628    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -33.668    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.235ns  (logic 1.014ns (23.942%)  route 3.221ns (76.058%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.752    33.569    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    38.615    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.249    38.864    
                         clock uncertainty           -0.208    38.656    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.045    38.611    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.045    38.610    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         38.610    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.216ns  (logic 1.014ns (24.048%)  route 3.202ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.550    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.031    38.624    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.627    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.217ns  (logic 1.014ns (24.046%)  route 3.203ns (75.954%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.352    32.693    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT6 (Prop_lut6_I5_O)        0.124    32.817 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.734    33.551    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    38.614    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.863    
                         clock uncertainty           -0.208    38.655    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    38.627    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 1.014ns (23.225%)  route 3.352ns (76.775%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 29.334 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    29.334    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    29.852 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962    30.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124    30.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161    31.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124    31.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994    32.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124    32.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235    33.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT5 (Prop_lut5_I0_O)        0.124    33.700 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=1, routed)           0.000    33.700    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.208    38.729    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.081    38.810    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -33.700    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        4.265ns  (logic 1.192ns (27.951%)  route 3.073ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 29.341 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.057    29.341    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.419    29.760 f  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/Q
                         net (fo=2, routed)           0.812    30.571    Testing_HDMI_i/Interface2_0/inst/p_0_in[1]
    SLICE_X110Y105       LUT6 (Prop_lut6_I2_O)        0.297    30.868 f  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.822    31.690    Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0_i_1_n_0
    SLICE_X109Y105       LUT4 (Prop_lut4_I0_O)        0.150    31.840 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2/O
                         net (fo=16, routed)          1.439    33.279    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_2_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I2_O)        0.326    33.605 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[7]_INST_0/O
                         net (fo=1, routed)           0.000    33.605    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.857    38.688    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.937    
                         clock uncertainty           -0.208    38.729    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.079    38.808    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                         -33.605    
  -------------------------------------------------------------------
                         slack                                  5.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.467%)  route 0.607ns (76.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.690    -0.541    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[0]/Q
                         net (fo=2, routed)           0.607     0.207    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[0]
    SLICE_X105Y107       LUT5 (Prop_lut5_I3_O)        0.045     0.252 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.252    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X105Y107       FDRE (Hold_fdre_C_D)         0.091     0.090    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.756%)  route 0.631ns (77.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[2]/Q
                         net (fo=2, routed)           0.631     0.230    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[2]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.275 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.275    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.091     0.090    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.063    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.336%)  route 0.556ns (72.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.337     0.251    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.063     0.063    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.605%)  route 0.637ns (77.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.689    -0.542    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y109       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.637     0.236    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[7]
    SLICE_X105Y108       LUT5 (Prop_lut5_I3_O)        0.045     0.281 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.281    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.092     0.091    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.059     0.059    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.638     0.265    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.310 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.310    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.549%)  route 0.639ns (77.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/Q
                         net (fo=26, routed)          0.639     0.266    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235
    SLICE_X107Y105       LUT5 (Prop_lut5_I3_O)        0.045     0.311 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.311    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.386%)  route 0.554ns (72.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/Q
                         net (fo=2, routed)           0.219    -0.131    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg_n_0_[7]
    SLICE_X108Y105       LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V[0]_INST_0/O
                         net (fo=8, routed)           0.336     0.249    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[4]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y103       FDRE (Hold_fdre_C_D)         0.052     0.052    Testing_HDMI_i/HDMI_test_0/inst/green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.430%)  route 0.643ns (77.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.717    -0.514    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/Q
                         net (fo=2, routed)           0.643     0.270    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]
    SLICE_X107Y105       LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.991    -0.749    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.801ns (35.852%)  route 1.433ns (64.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.433     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.323     1.495 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.495    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.728    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.728    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.514%)  route 1.528ns (72.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.528     1.323    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.124     1.447 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.447    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.029     2.682    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.682    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.675ns (29.749%)  route 1.594ns (70.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.594     1.372    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.157     1.529 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.529    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.771    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.771    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.774ns (34.956%)  route 1.440ns (65.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.440     1.179    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.296     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.081     2.734    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.734    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.744ns (35.043%)  route 1.379ns (64.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.379     1.137    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.325     1.462 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.462    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.728    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.728    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.671ns (30.035%)  route 1.563ns (69.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.563     1.341    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.153     1.494 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.494    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.771    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.771    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.397%)  route 1.542ns (70.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.542     1.320    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.077     2.730    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.716ns (34.782%)  route 1.343ns (65.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.343     1.100    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.297     1.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.397    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.684    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.668ns (30.050%)  route 1.555ns (69.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.555     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.150     1.483 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.483    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     2.771    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.771    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.580ns (28.284%)  route 1.471ns (71.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.471     1.265    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.124     1.389 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.389    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.210     2.653    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.684    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  1.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.206ns (27.942%)  route 0.531ns (72.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.531     0.181    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.042     0.223 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.109    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.207ns (26.110%)  route 0.586ns (73.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.586     0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.043     0.251 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.226ns (30.973%)  route 0.504ns (69.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.504     0.118    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X105Y104       LUT2 (Prop_lut2_I1_O)        0.098     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.092     0.094    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.221%)  route 0.588ns (73.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.588     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.210ns (26.185%)  route 0.592ns (73.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.046     0.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.276%)  route 0.550ns (74.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.550     0.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092     0.094    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.185ns (23.734%)  route 0.594ns (76.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.594     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X103Y105       LUT3 (Prop_lut3_I0_O)        0.044     0.238 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.238    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X103Y105       FDRE (Hold_fdre_C_D)         0.107     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.208ns (25.776%)  route 0.599ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.599     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.044     0.265 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.265    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.241%)  route 0.539ns (68.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.539     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.097     0.243 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.109    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.250ns (30.881%)  route 0.560ns (69.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.560     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X104Y106       LUT2 (Prop_lut2_I1_O)        0.102     0.268 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.268    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.210     0.002    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.580ns (28.879%)  route 1.428ns (71.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 2.615 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.369    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I0_O)        0.124     0.493 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.777     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.784     2.615    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.262    
                         clock uncertainty           -0.063     3.198    
    SLICE_X103Y101       FDRE (Setup_fdre_C_R)       -0.429     2.769    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.769    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.580ns (27.393%)  route 1.537ns (72.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.124     1.379 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.081     3.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          3.216    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.608ns (28.341%)  route 1.537ns (71.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.537     1.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X104Y106       LUT3 (Prop_lut3_I1_O)        0.152     1.407 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.407    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     3.253    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          3.253    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.675%)  route 1.374ns (70.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.124     1.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     3.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.608ns (30.669%)  route 1.374ns (69.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.374     1.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X105Y104       LUT3 (Prop_lut3_I1_O)        0.152     1.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.584     3.199    
                         clock uncertainty           -0.063     3.135    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     3.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.210    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.638%)  route 1.377ns (70.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.219    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.172    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.029     3.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.201    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.606ns (30.560%)  route 1.377ns (69.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.978    -0.738    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y102       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.377     1.095    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X103Y105       LUT3 (Prop_lut3_I1_O)        0.150     1.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.621     3.236    
                         clock uncertainty           -0.063     3.172    
    SLICE_X103Y105       FDRE (Setup_fdre_C_D)        0.075     3.247    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y105       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.300    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.099    -0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.234    -0.541    
                         clock uncertainty            0.063    -0.478    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.121    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.990%)  route 0.156ns (45.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT4 (Prop_lut4_I2_O)        0.049    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.370    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.230ns (62.198%)  route 0.140ns (37.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.063    -0.462    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.107    -0.355    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X103Y101       LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.092    -0.385    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[2]
    SLICE_X105Y105       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.271    -0.504    
                         clock uncertainty            0.063    -0.441    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092    -0.349    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT2 (Prop_lut2_I0_O)        0.042    -0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.107    -0.370    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[4]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.099    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.234    -0.541    
                         clock uncertainty            0.063    -0.478    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.230ns (53.628%)  route 0.199ns (46.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.199    -0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X104Y105       LUT3 (Prop_lut3_I2_O)        0.102    -0.112 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.271    -0.504    
                         clock uncertainty            0.063    -0.441    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131    -0.310    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.691    -0.540    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X103Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.063    -0.477    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.091    -0.386    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X105Y104       LUT3 (Prop_lut3_I2_O)        0.045    -0.159 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.234    -0.541    
                         clock uncertainty            0.063    -0.478    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107    -0.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.801ns (35.852%)  route 1.433ns (64.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.433     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.323     1.495 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.495    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.730    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.514%)  route 1.528ns (72.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.528     1.323    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.124     1.447 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.447    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y105       FDRE (Setup_fdre_C_D)        0.029     2.684    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.675ns (29.749%)  route 1.594ns (70.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.594     1.372    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.157     1.529 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.529    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.773    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.774ns (34.956%)  route 1.440ns (65.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.977    -0.739    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDSE (Prop_fdse_C_Q)         0.478    -0.261 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.440     1.179    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.296     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.081     2.736    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.744ns (35.043%)  route 1.379ns (64.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.379     1.137    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.325     1.462 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.462    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.075     2.730    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.671ns (30.035%)  route 1.563ns (69.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.563     1.341    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.153     1.494 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.494    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y105       FDRE (Setup_fdre_C_D)        0.118     2.773    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.397%)  route 1.542ns (70.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y108       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.542     1.320    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.077     2.732    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.732    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.716ns (34.782%)  route 1.343ns (65.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.419    -0.242 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.343     1.100    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.297     1.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.397    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.686    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.668ns (30.050%)  route 1.555ns (69.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.976    -0.740    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.518    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.555     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.150     1.483 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.483    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.118     2.773    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.580ns (28.284%)  route 1.471ns (71.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.055    -0.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.471     1.265    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.124     1.389 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.389    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.783     2.614    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.863    
                         clock uncertainty           -0.208     2.655    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     2.686    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  1.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.206ns (27.942%)  route 0.531ns (72.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.531     0.181    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.042     0.223 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.207ns (26.110%)  route 0.586ns (73.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.586     0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.043     0.251 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.226ns (30.973%)  route 0.504ns (69.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.504     0.118    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X105Y104       LUT2 (Prop_lut2_I1_O)        0.098     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.092     0.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.221%)  route 0.588ns (73.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.588     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.210ns (26.185%)  route 0.592ns (73.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.214    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X104Y105       LUT3 (Prop_lut3_I0_O)        0.046     0.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y105       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.276%)  route 0.550ns (74.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.550     0.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_8
    SLICE_X105Y105       LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.092     0.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.185ns (23.734%)  route 0.594ns (76.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X103Y106       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.594     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X103Y105       LUT3 (Prop_lut3_I0_O)        0.044     0.238 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.238    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.964    -0.776    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X103Y105       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X103Y105       FDRE (Hold_fdre_C_D)         0.107     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.208ns (25.776%)  route 0.599ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X102Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.599     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X104Y106       LUT3 (Prop_lut3_I0_O)        0.044     0.265 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.265    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.241%)  route 0.539ns (68.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.690    -0.541    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X104Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.539     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X105Y104       LUT3 (Prop_lut3_I0_O)        0.097     0.243 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X105Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.107     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.250ns (30.881%)  route 0.560ns (69.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.689    -0.542    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X104Y107       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.560     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X104Y106       LUT2 (Prop_lut2_I1_O)        0.102     0.268 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.268    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.965    -0.775    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X104Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.208    
                         clock uncertainty            0.208     0.000    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.131     0.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.966ns (20.017%)  route 3.860ns (79.983%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.124     4.166 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     4.166    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031     8.761    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.966ns (20.094%)  route 3.842ns (79.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124     4.148 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     4.148    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm10_out
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029     8.759    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.966ns (20.148%)  route 3.828ns (79.852%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.952     4.011    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I3_O)        0.124     4.135 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     4.135    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X111Y105       FDRE (Setup_fdre_C_D)        0.031     8.761    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.992ns (20.523%)  route 3.842ns (79.477%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 f  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.150     4.174 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     4.174    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.805    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.962ns (19.951%)  route 3.860ns (80.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.120     4.162 r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.210     8.730    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.805    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.406%)  route 3.318ns (76.594%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     2.842    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     2.959 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     3.673    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.475    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.673    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.014ns (23.570%)  route 3.288ns (76.430%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.001    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.118 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     3.643    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     8.487    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.015ns (24.460%)  route 3.135ns (75.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.083     2.849    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X107Y105       LUT2 (Prop_lut2_I1_O)        0.118     2.967 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.523     3.490    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)       -0.269     8.458    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.016ns (25.367%)  route 2.989ns (74.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.936     2.703    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.119     2.822 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.524     3.346    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.783     8.614    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.210     8.653    
    SLICE_X105Y106       FDRE (Setup_fdre_C_D)       -0.289     8.364    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.016ns (24.788%)  route 3.083ns (75.212%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.079     2.846    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.119     2.965 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2/O
                         net (fo=1, routed)           0.475     3.439    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.259     8.468    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.326ns (43.121%)  route 0.430ns (56.879%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.204     0.130    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I0_O)        0.113     0.243 r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.326ns (41.602%)  route 0.458ns (58.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.231     0.158    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT6 (Prop_lut6_I0_O)        0.113     0.271 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091     0.122    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.326ns (41.496%)  route 0.460ns (58.504%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.233     0.160    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I0_O)        0.113     0.273 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092     0.123    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.326ns (38.717%)  route 0.516ns (61.283%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.290     0.216    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I1_O)        0.113     0.329 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     0.329    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[5]
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.120    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.204%)  route 0.527ns (61.796%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.301     0.227    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.113     0.340 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.092     0.123    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.227ns (26.566%)  route 0.627ns (73.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          0.627     0.242    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X109Y107       LUT4 (Prop_lut4_I0_O)        0.099     0.341 r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    Testing_HDMI_i/Interface2_0/inst/tmp_1_fu_107_p2
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.091     0.118    Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.523ns (61.053%)  route 0.334ns (38.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.209    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X107Y106       LUT4 (Prop_lut4_I3_O)        0.048    -0.161 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9_n_0
    SLICE_X107Y106       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.029 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.029    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3_n_0
    SLICE_X107Y107       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.047 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.170     0.217    Testing_HDMI_i/Interface2_0/inst/tmp_8_fu_170_p2
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.126     0.343 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091     0.119    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.399ns (42.829%)  route 0.533ns (57.171%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=14, routed)          0.238    -0.134    Testing_HDMI_i/Interface2_0/inst/x_V[9]
    SLICE_X108Y107       LUT3 (Prop_lut3_I0_O)        0.048    -0.086 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     0.001 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.295     0.296    Testing_HDMI_i/Interface2_0/inst/tmp_6_fu_154_p2
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.123     0.419 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    Testing_HDMI_i/Interface2_0/inst/or_cond_fu_164_p2
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.993    -0.747    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.210     0.030    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.105     0.135    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.232ns (23.538%)  route 0.754ns (76.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=10, routed)          0.392     0.019    Testing_HDMI_i/Interface2_0/inst/x_V[2]
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045     0.064 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.361     0.426    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.046     0.472 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.210     0.031    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107     0.138    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.299ns (29.885%)  route 0.702ns (70.116%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT3 (Prop_lut3_I0_O)        0.045    -0.078 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.187     0.110    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.045     0.155 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.288     0.443    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT2 (Prop_lut2_I0_O)        0.045     0.488 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.488    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.210     0.028    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.120     0.148    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.827ns (32.687%)  route 3.762ns (67.313%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.405     4.619    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.918 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     4.918    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.827ns (34.045%)  route 3.539ns (65.955%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.182     4.396    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.695 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     4.695    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.032     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.827ns (34.718%)  route 3.435ns (65.282%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.078     4.292    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y115       LUT4 (Prop_lut4_I2_O)        0.299     4.591 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     4.591    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.851     8.682    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.584     9.267    
                         clock uncertainty           -0.072     9.195    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.031     9.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.827ns (35.139%)  route 3.372ns (64.861%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.015     4.229    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.528 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     4.528    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.072     9.193    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.032     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.827ns (35.160%)  route 3.369ns (64.840%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          1.012     4.226    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y117       LUT4 (Prop_lut4_I2_O)        0.299     4.525 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     4.525    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.849     8.680    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.584     9.265    
                         clock uncertainty           -0.072     9.193    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.031     9.224    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.007ns (20.495%)  route 3.906ns (79.505%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     3.416    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.533 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     4.247    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.072     9.242    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.990    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -4.247    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.007ns (20.622%)  route 3.876ns (79.378%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.050    -0.666    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y113       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518    -0.148 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[0]/Q
                         net (fo=2, routed)           0.962     0.814    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[31]_0[0]
    SLICE_X108Y113       LUT6 (Prop_lut6_I3_O)        0.124     0.938 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1/O
                         net (fo=1, routed)           0.161     1.099    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0_i_1_n_0
    SLICE_X108Y113       LUT2 (Prop_lut2_I1_O)        0.124     1.223 f  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/right_out_INST_0/O
                         net (fo=7, routed)           0.994     2.217    Testing_HDMI_i/Interface2_0/inst/right_r
    SLICE_X111Y105       LUT6 (Prop_lut6_I2_O)        0.124     2.341 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.576    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.693 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     4.217    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.072     9.242    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     9.002    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.827ns (35.912%)  route 3.260ns (64.088%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.903     4.117    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.416 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     4.416    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[11]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.029     9.223    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.827ns (35.933%)  route 3.257ns (64.067%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.992    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_2_out[0]
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.214 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.900     4.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/p_0_in
    SLICE_X107Y116       LUT4 (Prop_lut4_I2_O)        0.299     4.413 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     4.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.850     8.681    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.584     9.266    
                         clock uncertainty           -0.072     9.194    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.031     9.225    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.811ns (35.975%)  route 3.223ns (64.025%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         2.045    -0.671    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.153 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          2.357     2.204    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X106Y120       LUT2 (Prop_lut2_I0_O)        0.124     2.328 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_i_3_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.878 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.878    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.191 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=1, routed)           0.866     4.057    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/cal_tmp_carry__6_n_4
    SLICE_X107Y121       LUT4 (Prop_lut4_I3_O)        0.306     4.363 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1/O
                         net (fo=1, routed)           0.000     4.363    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp[31]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X107Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X107Y121       FDRE (Setup_fdre_C_D)        0.032     9.221    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/remd_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.506%)  route 0.100ns (41.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.277    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[12]
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]/C
                         clock pessimism              0.249    -0.504    
                         clock uncertainty            0.072    -0.432    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.076    -0.356    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[9]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[9]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.072    -0.338    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.211%)  route 0.119ns (45.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[12]/Q
                         net (fo=1, routed)           0.119    -0.259    Testing_HDMI_i/Gamelogic2_0/inst/remd[12]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.340    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/remd[10]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.070    -0.340    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.712    -0.519    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/remd[11]
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.987    -0.753    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y116       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.072    -0.410    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.066    -0.344    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[11]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/Q
                         net (fo=1, routed)           0.118    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[23]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
                         clock pessimism              0.249    -0.505    
                         clock uncertainty            0.072    -0.433    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.076    -0.357    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.710    -0.521    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y119       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/Q
                         net (fo=1, routed)           0.120    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[21]
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y117       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]/C
                         clock pessimism              0.249    -0.505    
                         clock uncertainty            0.072    -0.433    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.075    -0.358    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.708    -0.523    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[29]/Q
                         net (fo=1, routed)           0.116    -0.266    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[29]
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.983    -0.757    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.072    -0.436    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.071    -0.365    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.714    -0.517    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X110Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.249    -0.502    
                         clock uncertainty            0.072    -0.430    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070    -0.360    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.713    -0.518    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X106Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/remd_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.262    Testing_HDMI_i/Gamelogic2_0/inst/remd[7]
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]/C
                         clock pessimism              0.251    -0.504    
                         clock uncertainty            0.072    -0.432    
    SLICE_X106Y115       FDRE (Hold_fdre_C_D)         0.070    -0.362    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.934ns (20.427%)  route 3.638ns (79.573%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.671     3.583    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.909 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1/O
                         net (fo=1, routed)           0.000     3.909    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029     8.749    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.828ns (18.976%)  route 3.535ns (81.024%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           0.604     2.766    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X109Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.890 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4/O
                         net (fo=1, routed)           0.686     3.576    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I3_O)        0.124     3.700 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.051%)  route 3.518ns (80.949%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           1.108     3.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2/O
                         net (fo=1, routed)           0.165     3.559    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.683 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     3.683    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.855     8.686    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.216     8.719    
    SLICE_X108Y109       FDRE (Setup_fdre_C_D)        0.077     8.796    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.934ns (22.081%)  route 3.296ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.329     3.241    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.567 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1/O
                         net (fo=1, routed)           0.000     3.567    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.031     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.934ns (22.269%)  route 3.260ns (77.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.293     3.205    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.531 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1/O
                         net (fo=1, routed)           0.000     3.531    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.216     8.709    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.540    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.216     8.709    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.540    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.934ns (22.949%)  route 3.136ns (77.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.169     3.080    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1/O
                         net (fo=1, routed)           0.000     3.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.216     8.720    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.029     8.749    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.216     8.710    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.541    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.216     8.710    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.541    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.154%)  route 0.654ns (77.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           0.654     0.279    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y110       LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[36]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[36]
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.216     0.033    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120     0.153    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.231ns (27.339%)  route 0.614ns (72.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.280    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT2 (Prop_lut2_I0_O)        0.045    -0.049 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2/O
                         net (fo=1, routed)           0.334     0.285    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.092     0.126    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           0.729     0.354    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     0.399    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.154    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.182%)  route 0.736ns (79.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.736     0.361    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.045     0.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.125    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.231ns (20.969%)  route 0.871ns (79.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.493     0.118    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.045     0.163 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4/O
                         net (fo=1, routed)           0.378     0.541    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.045     0.586 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[1]
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.216     0.034    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.120     0.154    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.216     0.030    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.014    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.946%)  route 0.912ns (83.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.575     0.583    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.216     0.029    
    SLICE_X108Y115       FDRE (Hold_fdre_C_CE)       -0.016     0.013    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.966ns (20.017%)  route 3.860ns (79.983%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.124     4.166 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     4.166    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.031     8.763    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.966ns (20.094%)  route 3.842ns (79.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.124     4.148 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     4.148    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm10_out
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.029     8.761    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.966ns (20.148%)  route 3.828ns (79.852%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.952     4.011    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I3_O)        0.124     4.135 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     4.135    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X111Y105       FDRE (Setup_fdre_C_D)        0.031     8.763    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.992ns (20.523%)  route 3.842ns (79.477%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 f  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.965     4.024    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.150     4.174 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     4.174    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.807    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.962ns (19.951%)  route 3.860ns (80.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.419    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          2.292     2.052    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.299     2.351 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2/O
                         net (fo=2, routed)           0.584     2.935    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_2_n_0
    SLICE_X110Y106       LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.983     4.042    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I0_O)        0.120     4.162 r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1/O
                         net (fo=1, routed)           0.000     4.162    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.860     8.691    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]/C
                         clock pessimism              0.249     8.940    
                         clock uncertainty           -0.208     8.732    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.075     8.807    Testing_HDMI_i/Interface2_0/inst/tmp_2_reg_209_reg[0]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.406%)  route 3.318ns (76.594%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.075     2.842    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     2.959 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1/O
                         net (fo=1, routed)           0.714     3.673    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[3]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.252     8.477    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.673    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.014ns (23.570%)  route 3.288ns (76.430%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.235     3.001    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.117     3.118 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1/O
                         net (fo=1, routed)           0.524     3.643    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[2]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.240     8.489    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.015ns (24.460%)  route 3.135ns (75.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.083     2.849    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X107Y105       LUT2 (Prop_lut2_I1_O)        0.118     2.967 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.523     3.490    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[1]_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X107Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)       -0.269     8.460    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.016ns (25.367%)  route 2.989ns (74.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.936     2.703    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.119     2.822 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1/O
                         net (fo=1, routed)           0.524     3.346    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg[1]_i_1_n_0
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.783     8.614    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.208     8.655    
    SLICE_X105Y106       FDRE (Setup_fdre_C_D)       -0.289     8.366    Testing_HDMI_i/Interface2_0/inst/XY_Red_V_preg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.016ns (24.788%)  route 3.083ns (75.212%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          2.057    -0.659    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.478    -0.181 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.927     0.745    Testing_HDMI_i/Interface2_0/inst/y_V[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I1_O)        0.295     1.040 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.602     1.643    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.124     1.767 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          1.079     2.846    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y104       LUT2 (Prop_lut2_I1_O)        0.119     2.965 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2/O
                         net (fo=1, routed)           0.475     3.439    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg[7]_i_2_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.857     8.688    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)       -0.259     8.470    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  5.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.326ns (43.121%)  route 0.430ns (56.879%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.204     0.130    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I0_O)        0.113     0.243 r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1/O
                         net (fo=1, routed)           0.000     0.243    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226[0]_i_1_n_0
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/Interface2_0/inst/tmp_3_reg_226_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.326ns (41.602%)  route 0.458ns (58.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.231     0.158    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT6 (Prop_lut6_I0_O)        0.113     0.271 r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.091     0.120    Testing_HDMI_i/Interface2_0/inst/brmerge247_i_reg_205_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.326ns (41.496%)  route 0.460ns (58.504%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.233     0.160    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X111Y105       LUT5 (Prop_lut5_I0_O)        0.113     0.273 r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218[0]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.092     0.121    Testing_HDMI_i/Interface2_0/inst/brmerge250_i_reg_218_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.326ns (38.717%)  route 0.516ns (61.283%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.290     0.216    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X109Y105       LUT3 (Prop_lut3_I1_O)        0.113     0.329 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     0.329    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[5]
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X109Y105       FDRE (Hold_fdre_C_D)         0.092     0.118    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.204%)  route 0.527ns (61.796%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT4 (Prop_lut4_I2_O)        0.049    -0.074 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[5]_i_2/O
                         net (fo=6, routed)           0.301     0.227    Testing_HDMI_i/Interface2_0/inst/grp_fu_97_p2
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.113     0.340 r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213[0]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.092     0.121    Testing_HDMI_i/Interface2_0/inst/p_not248_i_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.227ns (26.566%)  route 0.627ns (73.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=14, routed)          0.627     0.242    Testing_HDMI_i/Interface2_0/inst/x_V[8]
    SLICE_X109Y107       LUT4 (Prop_lut4_I0_O)        0.099     0.341 r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    Testing_HDMI_i/Interface2_0/inst/tmp_1_fu_107_p2
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X109Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.091     0.116    Testing_HDMI_i/Interface2_0/inst/tmp_1_reg_198_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.523ns (61.053%)  route 0.334ns (38.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y104       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=12, routed)          0.164    -0.209    Testing_HDMI_i/Interface2_0/inst/x_V[0]
    SLICE_X107Y106       LUT4 (Prop_lut4_I3_O)        0.048    -0.161 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_9_n_0
    SLICE_X107Y106       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.029 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.029    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_3_n_0
    SLICE_X107Y107       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.047 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.170     0.217    Testing_HDMI_i/Interface2_0/inst/tmp_8_fu_170_p2
    SLICE_X106Y105       LUT3 (Prop_lut3_I0_O)        0.126     0.343 r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239[0]_i_1_n_0
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091     0.117    Testing_HDMI_i/Interface2_0/inst/tmp_8_reg_239_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.399ns (42.829%)  route 0.533ns (57.171%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=14, routed)          0.238    -0.134    Testing_HDMI_i/Interface2_0/inst/x_V[9]
    SLICE_X108Y107       LUT3 (Prop_lut3_I0_O)        0.048    -0.086 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_4_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     0.001 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.295     0.296    Testing_HDMI_i/Interface2_0/inst/tmp_6_fu_154_p2
    SLICE_X110Y107       LUT4 (Prop_lut4_I0_O)        0.123     0.419 r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    Testing_HDMI_i/Interface2_0/inst/or_cond_fu_164_p2
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.993    -0.747    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y107       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]/C
                         clock pessimism              0.567    -0.180    
                         clock uncertainty            0.208     0.028    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.105     0.133    Testing_HDMI_i/Interface2_0/inst/or_cond_reg_235_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.232ns (23.538%)  route 0.754ns (76.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.717    -0.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y106       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=10, routed)          0.392     0.019    Testing_HDMI_i/Interface2_0/inst/x_V[2]
    SLICE_X110Y106       LUT6 (Prop_lut6_I2_O)        0.045     0.064 f  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=5, routed)           0.361     0.426    Testing_HDMI_i/Interface2_0/inst/tmp_2_fu_131_p2
    SLICE_X110Y105       LUT3 (Prop_lut3_I1_O)        0.046     0.472 r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Interface2_0/inst/ap_NS_fsm[3]
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.994    -0.746    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X110Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.567    -0.179    
                         clock uncertainty            0.208     0.029    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107     0.136    Testing_HDMI_i/Interface2_0/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.299ns (29.885%)  route 0.702ns (70.116%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.718    -0.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y103       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.226    -0.123    Testing_HDMI_i/Interface2_0/inst/y_V[5]
    SLICE_X112Y104       LUT3 (Prop_lut3_I0_O)        0.045    -0.078 f  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.187     0.110    Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I4_O)        0.045     0.155 r  Testing_HDMI_i/Interface2_0/inst/XY_Red_V[7]_INST_0_i_1/O
                         net (fo=34, routed)          0.288     0.443    Testing_HDMI_i/Interface2_0/inst/p_1_in
    SLICE_X108Y105       LUT2 (Prop_lut2_I0_O)        0.045     0.488 r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.488    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg[7]_i_1_n_0
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.991    -0.749    Testing_HDMI_i/Interface2_0/inst/ap_clk
    SLICE_X108Y105       FDRE                                         r  Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]/C
                         clock pessimism              0.567    -0.182    
                         clock uncertainty            0.208     0.026    
    SLICE_X108Y105       FDRE (Hold_fdre_C_D)         0.120     0.146    Testing_HDMI_i/Interface2_0/inst/XY_Green_V_preg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.934ns (20.427%)  route 3.638ns (79.573%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.671     3.583    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.909 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1/O
                         net (fo=1, routed)           0.000     3.909    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[3]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.029     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[3]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.828ns (18.976%)  route 3.535ns (81.024%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           0.604     2.766    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X109Y108       LUT5 (Prop_lut5_I0_O)        0.124     2.890 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4/O
                         net (fo=1, routed)           0.686     3.576    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_4_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I3_O)        0.124     3.700 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[8]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.753    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[8]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.051%)  route 3.518ns (80.949%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 8.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           2.245     2.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.124     2.162 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2/O
                         net (fo=6, routed)           1.108     3.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2/O
                         net (fo=1, routed)           0.165     3.559    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_2_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.124     3.683 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     3.683    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.855     8.686    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.249     8.935    
                         clock uncertainty           -0.214     8.721    
    SLICE_X108Y109       FDRE (Setup_fdre_C_D)        0.077     8.798    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.934ns (22.081%)  route 3.296ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.329     3.241    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X107Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.567 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1/O
                         net (fo=1, routed)           0.000     3.567    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[5]_i_1_n_0
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X107Y108       FDRE (Setup_fdre_C_D)        0.031     8.753    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[5]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.934ns (22.269%)  route 3.260ns (77.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.293     3.205    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.531 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1/O
                         net (fo=1, routed)           0.000     3.531    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[7]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031     8.753    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[7]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.214     8.711    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.542    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[30]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.988     3.249    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.845     8.676    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y121       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]/C
                         clock pessimism              0.249     8.925    
                         clock uncertainty           -0.214     8.711    
    SLICE_X108Y121       FDRE (Setup_fdre_C_CE)      -0.169     8.542    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[31]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.934ns (22.949%)  route 3.136ns (77.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           1.967     1.760    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X107Y109       LUT4 (Prop_lut4_I1_O)        0.152     1.912 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_349[0]_i_1/O
                         net (fo=6, routed)           1.169     3.080    Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_fu_300_p2
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.326     3.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1/O
                         net (fo=1, routed)           0.000     3.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[6]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.856     8.687    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y108       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]/C
                         clock pessimism              0.249     8.936    
                         clock uncertainty           -0.214     8.722    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.029     8.751    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[6]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.214     8.712    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.543    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[26]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.376%)  route 3.192ns (84.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.053    -0.663    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           1.344     1.136    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     1.260 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          1.848     3.109    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         1.846     8.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y120       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]/C
                         clock pessimism              0.249     8.926    
                         clock uncertainty           -0.214     8.712    
    SLICE_X108Y120       FDRE (Setup_fdre_C_CE)      -0.169     8.543    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[27]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.154%)  route 0.654ns (77.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=9, routed)           0.654     0.279    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y110       LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[36]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[36]
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.989    -0.751    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y110       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.214     0.030    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120     0.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.231ns (27.339%)  route 0.614ns (72.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.280    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X107Y109       LUT2 (Prop_lut2_I0_O)        0.045    -0.049 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2/O
                         net (fo=1, routed)           0.334     0.285    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_2_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[2]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.092     0.123    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=9, routed)           0.729     0.354    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1/O
                         net (fo=1, routed)           0.000     0.399    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[4]_i_1_n_0
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.120     0.151    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.182%)  route 0.736ns (79.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.736     0.361    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X107Y109       LUT5 (Prop_lut5_I1_O)        0.045     0.406 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344[1]_i_1_n_0
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.091     0.122    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_344_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.231ns (20.969%)  route 0.871ns (79.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X106Y110       FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=9, routed)           0.493     0.118    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.045     0.163 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4/O
                         net (fo=1, routed)           0.378     0.541    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_4_n_0
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.045     0.586 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.586    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm[1]
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.990    -0.750    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y112       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.567    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.120     0.151    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.838%)  route 0.857ns (82.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.520     0.528    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.986    -0.754    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y114       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]/C
                         clock pessimism              0.567    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X108Y114       FDRE (Hold_fdre_C_CE)       -0.016     0.011    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.946%)  route 0.912ns (83.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=9, routed)           0.336    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353[31]_i_1/O
                         net (fo=32, routed)          0.575     0.583    Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=355, routed)         0.985    -0.755    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y115       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]/C
                         clock pessimism              0.567    -0.188    
                         clock uncertainty            0.214     0.026    
    SLICE_X108Y115       FDRE (Hold_fdre_C_CE)       -0.016     0.010    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_353_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       55.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 58.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.528     3.377    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.852    58.683    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.625    59.309    
                         clock uncertainty           -0.096    59.212    
    SLICE_X109Y113       FDSE (Setup_fdse_C_S)       -0.429    58.783    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.783    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 55.407    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[6]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.713ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.715%)  route 3.058ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 58.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.249     3.097    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.854    58.685    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                         clock pessimism              0.650    59.336    
                         clock uncertainty           -0.096    59.239    
    SLICE_X109Y111       FDSE (Setup_fdse_C_S)       -0.429    58.810    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 55.713    

Slack (MET) :             55.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.096    59.215    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.837    

Slack (MET) :             55.837ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.704ns (19.483%)  route 2.909ns (80.517%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 58.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.052    -0.664    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y111       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_fdse_C_Q)         0.456    -0.208 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.691     0.483    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[7]
    SLICE_X108Y111       LUT4 (Prop_lut4_I2_O)        0.124     0.607 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_5/O
                         net (fo=2, routed)           1.118     1.725    Testing_HDMI_i/clean_button_3/inst/down_press_i_5_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I4_O)        0.124     1.849 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          1.100     2.949    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.855    58.686    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y110       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
                         clock pessimism              0.625    59.312    
                         clock uncertainty           -0.096    59.215    
    SLICE_X109Y110       FDSE (Setup_fdse_C_S)       -0.429    58.786    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.786    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 55.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y109       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.096    -0.418    
    SLICE_X112Y109       FDSE (Hold_fdse_C_D)         0.134    -0.284    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.716    -0.515    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDSE (Prop_fdse_C_Q)         0.164    -0.351 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.094 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y110       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.233    -0.515    
                         clock uncertainty            0.096    -0.419    
    SLICE_X112Y110       FDSE (Hold_fdse_C_D)         0.134    -0.285    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y107       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.096    -0.418    
    SLICE_X112Y107       FDSE (Hold_fdse_C_D)         0.134    -0.284    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.717    -0.514    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDSE (Prop_fdse_C_Q)         0.164    -0.350 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.093 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.093    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.993    -0.747    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y108       FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.233    -0.514    
                         clock uncertainty            0.096    -0.418    
    SLICE_X112Y108       FDSE (Hold_fdse_C_D)         0.134    -0.284    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y112       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.096    -0.421    
    SLICE_X107Y112       FDSE (Hold_fdse_C_D)         0.105    -0.316    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
    SLICE_X107Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_0/inst/press_reset[12]_i_2_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y113       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
                         clock uncertainty            0.096    -0.422    
    SLICE_X107Y113       FDSE (Hold_fdse_C_D)         0.105    -0.317    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
    SLICE_X107Y110       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[0]_i_3_n_0
    SLICE_X107Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y110       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.235    -0.516    
                         clock uncertainty            0.096    -0.420    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.105    -0.315    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.715    -0.516    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.375 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.206    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
    SLICE_X107Y111       LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    Testing_HDMI_i/clean_button_0/inst/press_reset[4]_i_2_n_0
    SLICE_X107Y111       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.098 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.098    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.989    -0.751    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y111       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]/C
                         clock pessimism              0.235    -0.516    
                         clock uncertainty            0.096    -0.420    
    SLICE_X107Y111       FDSE (Hold_fdse_C_D)         0.105    -0.315    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.714    -0.517    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDSE (Prop_fdse_C_Q)         0.141    -0.376 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.207    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X109Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.099 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.099    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.987    -0.753    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y112       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.096    -0.421    
    SLICE_X109Y112       FDSE (Hold_fdse_C_D)         0.105    -0.316    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.713    -0.518    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.377 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.208    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X109Y113       LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X109Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.100 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.986    -0.754    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X109Y113       FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.518    
                         clock uncertainty            0.096    -0.422    
    SLICE_X109Y113       FDSE (Hold_fdse_C_D)         0.105    -0.317    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.217    





