
servo401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d18c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000848  0800d32c  0800d32c  0001d32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db74  0800db74  00020124  2**0
                  CONTENTS
  4 .ARM          00000008  0800db74  0800db74  0001db74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db7c  0800db7c  00020124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db7c  0800db7c  0001db7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db80  0800db80  0001db80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  0800db84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005360  20000124  0800dca8  00020124  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005484  0800dca8  00025484  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f017  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004138  00000000  00000000  0003f16b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  000432a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015f0  00000000  00000000  00044a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a582  00000000  00000000  00045ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd49  00000000  00000000  0006057a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5cf8  00000000  00000000  0007c2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121fbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069f4  00000000  00000000  0012200c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000124 	.word	0x20000124
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d314 	.word	0x0800d314

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000128 	.word	0x20000128
 80001dc:	0800d314 	.word	0x0800d314

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b974 	b.w	8000e58 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	4604      	mov	r4, r0
 8000b90:	468e      	mov	lr, r1
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d14d      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b96:	428a      	cmp	r2, r1
 8000b98:	4694      	mov	ip, r2
 8000b9a:	d969      	bls.n	8000c70 <__udivmoddi4+0xe8>
 8000b9c:	fab2 f282 	clz	r2, r2
 8000ba0:	b152      	cbz	r2, 8000bb8 <__udivmoddi4+0x30>
 8000ba2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ba6:	f1c2 0120 	rsb	r1, r2, #32
 8000baa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bb6:	4094      	lsls	r4, r2
 8000bb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bbc:	0c21      	lsrs	r1, r4, #16
 8000bbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000bc2:	fa1f f78c 	uxth.w	r7, ip
 8000bc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000bca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bce:	fb06 f107 	mul.w	r1, r6, r7
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bde:	f080 811f 	bcs.w	8000e20 <__udivmoddi4+0x298>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 811c 	bls.w	8000e20 <__udivmoddi4+0x298>
 8000be8:	3e02      	subs	r6, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a5b      	subs	r3, r3, r1
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 f707 	mul.w	r7, r0, r7
 8000c00:	42a7      	cmp	r7, r4
 8000c02:	d90a      	bls.n	8000c1a <__udivmoddi4+0x92>
 8000c04:	eb1c 0404 	adds.w	r4, ip, r4
 8000c08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0c:	f080 810a 	bcs.w	8000e24 <__udivmoddi4+0x29c>
 8000c10:	42a7      	cmp	r7, r4
 8000c12:	f240 8107 	bls.w	8000e24 <__udivmoddi4+0x29c>
 8000c16:	4464      	add	r4, ip
 8000c18:	3802      	subs	r0, #2
 8000c1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c1e:	1be4      	subs	r4, r4, r7
 8000c20:	2600      	movs	r6, #0
 8000c22:	b11d      	cbz	r5, 8000c2c <__udivmoddi4+0xa4>
 8000c24:	40d4      	lsrs	r4, r2
 8000c26:	2300      	movs	r3, #0
 8000c28:	e9c5 4300 	strd	r4, r3, [r5]
 8000c2c:	4631      	mov	r1, r6
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0xc2>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	f000 80ef 	beq.w	8000e1a <__udivmoddi4+0x292>
 8000c3c:	2600      	movs	r6, #0
 8000c3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c42:	4630      	mov	r0, r6
 8000c44:	4631      	mov	r1, r6
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	fab3 f683 	clz	r6, r3
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	d14a      	bne.n	8000ce8 <__udivmoddi4+0x160>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xd4>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 80f9 	bhi.w	8000e4e <__udivmoddi4+0x2c6>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	469e      	mov	lr, r3
 8000c66:	2d00      	cmp	r5, #0
 8000c68:	d0e0      	beq.n	8000c2c <__udivmoddi4+0xa4>
 8000c6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c6e:	e7dd      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000c70:	b902      	cbnz	r2, 8000c74 <__udivmoddi4+0xec>
 8000c72:	deff      	udf	#255	; 0xff
 8000c74:	fab2 f282 	clz	r2, r2
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f040 8092 	bne.w	8000da2 <__udivmoddi4+0x21a>
 8000c7e:	eba1 010c 	sub.w	r1, r1, ip
 8000c82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c86:	fa1f fe8c 	uxth.w	lr, ip
 8000c8a:	2601      	movs	r6, #1
 8000c8c:	0c20      	lsrs	r0, r4, #16
 8000c8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c92:	fb07 1113 	mls	r1, r7, r3, r1
 8000c96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9a:	fb0e f003 	mul.w	r0, lr, r3
 8000c9e:	4288      	cmp	r0, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0x12c>
 8000ca2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000caa:	d202      	bcs.n	8000cb2 <__udivmoddi4+0x12a>
 8000cac:	4288      	cmp	r0, r1
 8000cae:	f200 80cb 	bhi.w	8000e48 <__udivmoddi4+0x2c0>
 8000cb2:	4643      	mov	r3, r8
 8000cb4:	1a09      	subs	r1, r1, r0
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000cc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x156>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x154>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	f200 80bb 	bhi.w	8000e52 <__udivmoddi4+0x2ca>
 8000cdc:	4608      	mov	r0, r1
 8000cde:	eba4 040e 	sub.w	r4, r4, lr
 8000ce2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ce6:	e79c      	b.n	8000c22 <__udivmoddi4+0x9a>
 8000ce8:	f1c6 0720 	rsb	r7, r6, #32
 8000cec:	40b3      	lsls	r3, r6
 8000cee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cf2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cf6:	fa20 f407 	lsr.w	r4, r0, r7
 8000cfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cfe:	431c      	orrs	r4, r3
 8000d00:	40f9      	lsrs	r1, r7
 8000d02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d06:	fa00 f306 	lsl.w	r3, r0, r6
 8000d0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d0e:	0c20      	lsrs	r0, r4, #16
 8000d10:	fa1f fe8c 	uxth.w	lr, ip
 8000d14:	fb09 1118 	mls	r1, r9, r8, r1
 8000d18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d20:	4288      	cmp	r0, r1
 8000d22:	fa02 f206 	lsl.w	r2, r2, r6
 8000d26:	d90b      	bls.n	8000d40 <__udivmoddi4+0x1b8>
 8000d28:	eb1c 0101 	adds.w	r1, ip, r1
 8000d2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d30:	f080 8088 	bcs.w	8000e44 <__udivmoddi4+0x2bc>
 8000d34:	4288      	cmp	r0, r1
 8000d36:	f240 8085 	bls.w	8000e44 <__udivmoddi4+0x2bc>
 8000d3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d3e:	4461      	add	r1, ip
 8000d40:	1a09      	subs	r1, r1, r0
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d48:	fb09 1110 	mls	r1, r9, r0, r1
 8000d4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d54:	458e      	cmp	lr, r1
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x1e2>
 8000d58:	eb1c 0101 	adds.w	r1, ip, r1
 8000d5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d60:	d26c      	bcs.n	8000e3c <__udivmoddi4+0x2b4>
 8000d62:	458e      	cmp	lr, r1
 8000d64:	d96a      	bls.n	8000e3c <__udivmoddi4+0x2b4>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4461      	add	r1, ip
 8000d6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000d72:	eba1 010e 	sub.w	r1, r1, lr
 8000d76:	42a1      	cmp	r1, r4
 8000d78:	46c8      	mov	r8, r9
 8000d7a:	46a6      	mov	lr, r4
 8000d7c:	d356      	bcc.n	8000e2c <__udivmoddi4+0x2a4>
 8000d7e:	d053      	beq.n	8000e28 <__udivmoddi4+0x2a0>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x212>
 8000d82:	ebb3 0208 	subs.w	r2, r3, r8
 8000d86:	eb61 010e 	sbc.w	r1, r1, lr
 8000d8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000d8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000d92:	40f1      	lsrs	r1, r6
 8000d94:	431f      	orrs	r7, r3
 8000d96:	e9c5 7100 	strd	r7, r1, [r5]
 8000d9a:	2600      	movs	r6, #0
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	f1c2 0320 	rsb	r3, r2, #32
 8000da6:	40d8      	lsrs	r0, r3
 8000da8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dac:	fa21 f303 	lsr.w	r3, r1, r3
 8000db0:	4091      	lsls	r1, r2
 8000db2:	4301      	orrs	r1, r0
 8000db4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db8:	fa1f fe8c 	uxth.w	lr, ip
 8000dbc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000dc0:	fb07 3610 	mls	r6, r7, r0, r3
 8000dc4:	0c0b      	lsrs	r3, r1, #16
 8000dc6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dca:	fb00 f60e 	mul.w	r6, r0, lr
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x260>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dde:	d22f      	bcs.n	8000e40 <__udivmoddi4+0x2b8>
 8000de0:	429e      	cmp	r6, r3
 8000de2:	d92d      	bls.n	8000e40 <__udivmoddi4+0x2b8>
 8000de4:	3802      	subs	r0, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	b289      	uxth	r1, r1
 8000dec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000df0:	fb07 3316 	mls	r3, r7, r6, r3
 8000df4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df8:	fb06 f30e 	mul.w	r3, r6, lr
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x28a>
 8000e00:	eb1c 0101 	adds.w	r1, ip, r1
 8000e04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e08:	d216      	bcs.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d914      	bls.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0e:	3e02      	subs	r6, #2
 8000e10:	4461      	add	r1, ip
 8000e12:	1ac9      	subs	r1, r1, r3
 8000e14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e18:	e738      	b.n	8000c8c <__udivmoddi4+0x104>
 8000e1a:	462e      	mov	r6, r5
 8000e1c:	4628      	mov	r0, r5
 8000e1e:	e705      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000e20:	4606      	mov	r6, r0
 8000e22:	e6e3      	b.n	8000bec <__udivmoddi4+0x64>
 8000e24:	4618      	mov	r0, r3
 8000e26:	e6f8      	b.n	8000c1a <__udivmoddi4+0x92>
 8000e28:	454b      	cmp	r3, r9
 8000e2a:	d2a9      	bcs.n	8000d80 <__udivmoddi4+0x1f8>
 8000e2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e34:	3801      	subs	r0, #1
 8000e36:	e7a3      	b.n	8000d80 <__udivmoddi4+0x1f8>
 8000e38:	4646      	mov	r6, r8
 8000e3a:	e7ea      	b.n	8000e12 <__udivmoddi4+0x28a>
 8000e3c:	4620      	mov	r0, r4
 8000e3e:	e794      	b.n	8000d6a <__udivmoddi4+0x1e2>
 8000e40:	4640      	mov	r0, r8
 8000e42:	e7d1      	b.n	8000de8 <__udivmoddi4+0x260>
 8000e44:	46d0      	mov	r8, sl
 8000e46:	e77b      	b.n	8000d40 <__udivmoddi4+0x1b8>
 8000e48:	3b02      	subs	r3, #2
 8000e4a:	4461      	add	r1, ip
 8000e4c:	e732      	b.n	8000cb4 <__udivmoddi4+0x12c>
 8000e4e:	4630      	mov	r0, r6
 8000e50:	e709      	b.n	8000c66 <__udivmoddi4+0xde>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	e742      	b.n	8000cde <__udivmoddi4+0x156>

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <modbus_protocol_read>:
uint16_t modbus_registers_buffer[30] = {0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}; //modbus holding registers

extern UART_HandleTypeDef huart1;
extern DMA_HandleTypeDef hdma_usart1_rx;

uint16_t modbus_protocol_read(uint32_t la){
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]

	if(la>=40001 && la<=40030)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f649 4240 	movw	r2, #40000	; 0x9c40
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d90c      	bls.n	8000e88 <modbus_protocol_read+0x2c>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f649 425e 	movw	r2, #40030	; 0x9c5e
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d807      	bhi.n	8000e88 <modbus_protocol_read+0x2c>
	{return modbus_registers_buffer[la-40001];}else{
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f5a3 431c 	sub.w	r3, r3, #39936	; 0x9c00
 8000e7e:	3b41      	subs	r3, #65	; 0x41
 8000e80:	4a05      	ldr	r2, [pc, #20]	; (8000e98 <modbus_protocol_read+0x3c>)
 8000e82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e86:	e001      	b.n	8000e8c <modbus_protocol_read+0x30>
		return 0xFFFF;
 8000e88:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	20000000 	.word	0x20000000

08000e9c <modbus_protocol_write>:

uint16_t modbus_protocol_write(uint32_t la, uint16_t value)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	807b      	strh	r3, [r7, #2]
	uint8_t local_address=la-40001;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	3b41      	subs	r3, #65	; 0x41
 8000eae:	73fb      	strb	r3, [r7, #15]
	switch (local_address){
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	2b06      	cmp	r3, #6
 8000eb6:	f200 80db 	bhi.w	8001070 <modbus_protocol_write+0x1d4>
 8000eba:	a201      	add	r2, pc, #4	; (adr r2, 8000ec0 <modbus_protocol_write+0x24>)
 8000ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec0:	08000edd 	.word	0x08000edd
 8000ec4:	08000ef3 	.word	0x08000ef3
 8000ec8:	08001071 	.word	0x08001071
 8000ecc:	08000f29 	.word	0x08000f29
 8000ed0:	08000f47 	.word	0x08000f47
 8000ed4:	08000fb5 	.word	0x08000fb5
 8000ed8:	08001059 	.word	0x08001059
	case 2://error register
		if(value==0){inverter_error = no_error;modbus_registers_buffer[2]=value;}break; //acknowledge error
 8000edc:	887b      	ldrh	r3, [r7, #2]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f040 80c8 	bne.w	8001074 <modbus_protocol_write+0x1d8>
 8000ee4:	4b69      	ldr	r3, [pc, #420]	; (800108c <modbus_protocol_write+0x1f0>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
 8000eea:	4a69      	ldr	r2, [pc, #420]	; (8001090 <modbus_protocol_write+0x1f4>)
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	8093      	strh	r3, [r2, #4]
 8000ef0:	e0c0      	b.n	8001074 <modbus_protocol_write+0x1d8>
	case 3: //control register
		switch(value){
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d002      	beq.n	8000efe <modbus_protocol_write+0x62>
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d006      	beq.n	8000f0a <modbus_protocol_write+0x6e>
 8000efc:	e010      	b.n	8000f20 <modbus_protocol_write+0x84>
		case 0:
			modbus_registers_buffer[3] = value;inverter_disable();break;
 8000efe:	4a64      	ldr	r2, [pc, #400]	; (8001090 <modbus_protocol_write+0x1f4>)
 8000f00:	887b      	ldrh	r3, [r7, #2]
 8000f02:	80d3      	strh	r3, [r2, #6]
 8000f04:	f000 fa1e 	bl	8001344 <inverter_disable>
 8000f08:	e00d      	b.n	8000f26 <modbus_protocol_write+0x8a>
		case 1:
			modbus_registers_buffer[3] = value;inv_control_mode = modbus_registers_buffer[5];inverter_enable();break;
 8000f0a:	4a61      	ldr	r2, [pc, #388]	; (8001090 <modbus_protocol_write+0x1f4>)
 8000f0c:	887b      	ldrh	r3, [r7, #2]
 8000f0e:	80d3      	strh	r3, [r2, #6]
 8000f10:	4b5f      	ldr	r3, [pc, #380]	; (8001090 <modbus_protocol_write+0x1f4>)
 8000f12:	895b      	ldrh	r3, [r3, #10]
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4b5f      	ldr	r3, [pc, #380]	; (8001094 <modbus_protocol_write+0x1f8>)
 8000f18:	701a      	strb	r2, [r3, #0]
 8000f1a:	f000 f9cd 	bl	80012b8 <inverter_enable>
 8000f1e:	e002      	b.n	8000f26 <modbus_protocol_write+0x8a>
		default:
			inverter_disable();break;
 8000f20:	f000 fa10 	bl	8001344 <inverter_disable>
 8000f24:	bf00      	nop
		}
		break;
 8000f26:	e0ac      	b.n	8001082 <modbus_protocol_write+0x1e6>
		case 5: //operation mode register
			if(value<=2){inv_control_mode=value;
 8000f28:	887b      	ldrh	r3, [r7, #2]
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	f200 80a4 	bhi.w	8001078 <modbus_protocol_write+0x1dc>
 8000f30:	887b      	ldrh	r3, [r7, #2]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b57      	ldr	r3, [pc, #348]	; (8001094 <modbus_protocol_write+0x1f8>)
 8000f36:	701a      	strb	r2, [r3, #0]
			modbus_registers_buffer[5]=inv_control_mode;}
 8000f38:	4b56      	ldr	r3, [pc, #344]	; (8001094 <modbus_protocol_write+0x1f8>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	4b53      	ldr	r3, [pc, #332]	; (8001090 <modbus_protocol_write+0x1f4>)
 8000f42:	815a      	strh	r2, [r3, #10]
			break;
 8000f44:	e098      	b.n	8001078 <modbus_protocol_write+0x1dc>
		case 6: //speed setpoint in rpm
		{int16_t received_speed=value;
 8000f46:	887b      	ldrh	r3, [r7, #2]
 8000f48:	817b      	strh	r3, [r7, #10]
		if(inv_control_mode==manual){
 8000f4a:	4b52      	ldr	r3, [pc, #328]	; (8001094 <modbus_protocol_write+0x1f8>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d119      	bne.n	8000f88 <modbus_protocol_write+0xec>
			if((received_speed)<=1000 && (received_speed)>=(-1000) ){speed_setpoint_deg_s = (float)received_speed*6.0f;}
 8000f54:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f5c:	dc11      	bgt.n	8000f82 <modbus_protocol_write+0xe6>
 8000f5e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f62:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8000f66:	db0c      	blt.n	8000f82 <modbus_protocol_write+0xe6>
 8000f68:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f6c:	ee07 3a90 	vmov	s15, r3
 8000f70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f74:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8000f78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7c:	4b46      	ldr	r3, [pc, #280]	; (8001098 <modbus_protocol_write+0x1fc>)
 8000f7e:	edc3 7a00 	vstr	s15, [r3]
			modbus_registers_buffer[6]=(uint16_t)received_speed;
 8000f82:	897a      	ldrh	r2, [r7, #10]
 8000f84:	4b42      	ldr	r3, [pc, #264]	; (8001090 <modbus_protocol_write+0x1f4>)
 8000f86:	819a      	strh	r2, [r3, #12]
		}
		if(inv_control_mode==foc){
 8000f88:	4b42      	ldr	r3, [pc, #264]	; (8001094 <modbus_protocol_write+0x1f8>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d174      	bne.n	800107c <modbus_protocol_write+0x1e0>
			if((received_speed)<=1000 && (received_speed)>=(-1000) ){speed_setpoint_rpm = received_speed;}
 8000f92:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f9a:	dc07      	bgt.n	8000fac <modbus_protocol_write+0x110>
 8000f9c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000fa0:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8000fa4:	db02      	blt.n	8000fac <modbus_protocol_write+0x110>
 8000fa6:	4a3d      	ldr	r2, [pc, #244]	; (800109c <modbus_protocol_write+0x200>)
 8000fa8:	897b      	ldrh	r3, [r7, #10]
 8000faa:	8013      	strh	r3, [r2, #0]
			modbus_registers_buffer[6]=(uint16_t)received_speed;
 8000fac:	897a      	ldrh	r2, [r7, #10]
 8000fae:	4b38      	ldr	r3, [pc, #224]	; (8001090 <modbus_protocol_write+0x1f4>)
 8000fb0:	819a      	strh	r2, [r3, #12]
		}
		break;}
 8000fb2:	e063      	b.n	800107c <modbus_protocol_write+0x1e0>
		case 7: //set output voltage in manual/torque in foc
		{if(inv_control_mode==manual){
 8000fb4:	4b37      	ldr	r3, [pc, #220]	; (8001094 <modbus_protocol_write+0x1f8>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d122      	bne.n	8001004 <modbus_protocol_write+0x168>
			uint8_t received_duty_cycle_percent=value;
 8000fbe:	887b      	ldrh	r3, [r7, #2]
 8000fc0:	73bb      	strb	r3, [r7, #14]
			if(value<=100 && value>=0){duty_cycle = ((float)received_duty_cycle_percent/100.0f)*(float)duty_cycle_limit;}
 8000fc2:	887b      	ldrh	r3, [r7, #2]
 8000fc4:	2b64      	cmp	r3, #100	; 0x64
 8000fc6:	d813      	bhi.n	8000ff0 <modbus_protocol_write+0x154>
 8000fc8:	7bbb      	ldrb	r3, [r7, #14]
 8000fca:	ee07 3a90 	vmov	s15, r3
 8000fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fd2:	eddf 6a33 	vldr	s13, [pc, #204]	; 80010a0 <modbus_protocol_write+0x204>
 8000fd6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000fda:	4b32      	ldr	r3, [pc, #200]	; (80010a4 <modbus_protocol_write+0x208>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fea:	4b2f      	ldr	r3, [pc, #188]	; (80010a8 <modbus_protocol_write+0x20c>)
 8000fec:	edc3 7a00 	vstr	s15, [r3]
			modbus_registers_buffer[7]=duty_cycle;
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <modbus_protocol_write+0x20c>)
 8000ff2:	edd3 7a00 	vldr	s15, [r3]
 8000ff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ffa:	ee17 3a90 	vmov	r3, s15
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	4b23      	ldr	r3, [pc, #140]	; (8001090 <modbus_protocol_write+0x1f4>)
 8001002:	81da      	strh	r2, [r3, #14]
		}
		if(inv_control_mode==foc){
 8001004:	4b23      	ldr	r3, [pc, #140]	; (8001094 <modbus_protocol_write+0x1f8>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b02      	cmp	r3, #2
 800100c:	d138      	bne.n	8001080 <modbus_protocol_write+0x1e4>
			int8_t received_torque_setpoint = (int16_t)value;
 800100e:	887b      	ldrh	r3, [r7, #2]
 8001010:	737b      	strb	r3, [r7, #13]
			if(received_torque_setpoint>=-100 && received_torque_setpoint<=100){
 8001012:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001016:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800101a:	db31      	blt.n	8001080 <modbus_protocol_write+0x1e4>
 800101c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001020:	2b64      	cmp	r3, #100	; 0x64
 8001022:	dc2d      	bgt.n	8001080 <modbus_protocol_write+0x1e4>
				if(speed_setpoint_rpm==0){
 8001024:	4b1d      	ldr	r3, [pc, #116]	; (800109c <modbus_protocol_write+0x200>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	b21b      	sxth	r3, r3
 800102a:	2b00      	cmp	r3, #0
 800102c:	d128      	bne.n	8001080 <modbus_protocol_write+0x1e4>
					torque_setpoint=received_torque_setpoint;
 800102e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001032:	ee07 3a90 	vmov	s15, r3
 8001036:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800103a:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <modbus_protocol_write+0x210>)
 800103c:	edc3 7a00 	vstr	s15, [r3]
					modbus_registers_buffer[7]=(int16_t)torque_setpoint;
 8001040:	4b1a      	ldr	r3, [pc, #104]	; (80010ac <modbus_protocol_write+0x210>)
 8001042:	edd3 7a00 	vldr	s15, [r3]
 8001046:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800104a:	ee17 3a90 	vmov	r3, s15
 800104e:	b21b      	sxth	r3, r3
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <modbus_protocol_write+0x1f4>)
 8001054:	81da      	strh	r2, [r3, #14]
				}
			}
		}

		break;
 8001056:	e013      	b.n	8001080 <modbus_protocol_write+0x1e4>
	case 8:
		if(value<=2){
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	2b02      	cmp	r3, #2
 800105c:	d808      	bhi.n	8001070 <modbus_protocol_write+0x1d4>
			motor_feedback_type=value;
 800105e:	887b      	ldrh	r3, [r7, #2]
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4b13      	ldr	r3, [pc, #76]	; (80010b0 <modbus_protocol_write+0x214>)
 8001064:	701a      	strb	r2, [r3, #0]
		modbus_registers_buffer[8]=motor_feedback_type;}
 8001066:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <modbus_protocol_write+0x214>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	b29a      	uxth	r2, r3
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <modbus_protocol_write+0x1f4>)
 800106e:	821a      	strh	r2, [r3, #16]
		}
	default:
		//if not handled inside switch, then read-only parameter
		break;
 8001070:	bf00      	nop
 8001072:	e006      	b.n	8001082 <modbus_protocol_write+0x1e6>
		if(value==0){inverter_error = no_error;modbus_registers_buffer[2]=value;}break; //acknowledge error
 8001074:	bf00      	nop
 8001076:	e004      	b.n	8001082 <modbus_protocol_write+0x1e6>
			break;
 8001078:	bf00      	nop
 800107a:	e002      	b.n	8001082 <modbus_protocol_write+0x1e6>
		break;}
 800107c:	bf00      	nop
 800107e:	e000      	b.n	8001082 <modbus_protocol_write+0x1e6>
		break;
 8001080:	bf00      	nop
	}
	return value;
 8001082:	887b      	ldrh	r3, [r7, #2]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	200004f8 	.word	0x200004f8
 8001090:	20000000 	.word	0x20000000
 8001094:	20000908 	.word	0x20000908
 8001098:	2000090c 	.word	0x2000090c
 800109c:	20000910 	.word	0x20000910
 80010a0:	42c80000 	.word	0x42c80000
 80010a4:	0800d4e0 	.word	0x0800d4e0
 80010a8:	20000918 	.word	0x20000918
 80010ac:	2000092c 	.word	0x2000092c
 80010b0:	200000ac 	.word	0x200000ac

080010b4 <mbus_send>:

int mbus_send(const mbus_t context,const uint8_t* data, const uint16_t size){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	6039      	str	r1, [r7, #0]
 80010be:	71fb      	strb	r3, [r7, #7]
 80010c0:	4613      	mov	r3, r2
 80010c2:	80bb      	strh	r3, [r7, #4]
	UNUSED(context);
	HAL_GPIO_WritePin(MODBUS_DE_GPIO_Port,MODBUS_DE_Pin, 1);
 80010c4:	2201      	movs	r2, #1
 80010c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ca:	480a      	ldr	r0, [pc, #40]	; (80010f4 <mbus_send+0x40>)
 80010cc:	f004 fffe 	bl	80060cc <HAL_GPIO_WritePin>
	if(HAL_UART_Transmit_DMA( &huart1, (uint8_t*) data,size)==HAL_OK){
 80010d0:	88bb      	ldrh	r3, [r7, #4]
 80010d2:	461a      	mov	r2, r3
 80010d4:	6839      	ldr	r1, [r7, #0]
 80010d6:	4808      	ldr	r0, [pc, #32]	; (80010f8 <mbus_send+0x44>)
 80010d8:	f006 ff5e 	bl	8007f98 <HAL_UART_Transmit_DMA>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <mbus_send+0x32>
		return MBUS_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	e001      	b.n	80010ea <mbus_send+0x36>
	}else{return MBUS_ERROR;}
 80010e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40020400 	.word	0x40020400
 80010f8:	200006c4 	.word	0x200006c4

080010fc <Modbus_init>:

void Modbus_init(){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
	/* Device slave address */
	mb_config.devaddr = 0x01;
 8001102:	4b18      	ldr	r3, [pc, #96]	; (8001164 <Modbus_init+0x68>)
 8001104:	2201      	movs	r2, #1
 8001106:	701a      	strb	r2, [r3, #0]

	/* Just ptr on any external object, you can get it by context */
	mb_config.device = (void*) 0;
 8001108:	4b16      	ldr	r3, [pc, #88]	; (8001164 <Modbus_init+0x68>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]

	uint8_t * pmodbusSendBuffer;
	pmodbusSendBuffer=&modbusSendBufer;
 800110e:	4b16      	ldr	r3, [pc, #88]	; (8001168 <Modbus_init+0x6c>)
 8001110:	60fb      	str	r3, [r7, #12]
	mb_config.sendbuf = pmodbusSendBuffer;
 8001112:	4a14      	ldr	r2, [pc, #80]	; (8001164 <Modbus_init+0x68>)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6193      	str	r3, [r2, #24]
	mb_config.sendbuf_sz = sizeof(modbusSendBufer);
 8001118:	4b12      	ldr	r3, [pc, #72]	; (8001164 <Modbus_init+0x68>)
 800111a:	2264      	movs	r2, #100	; 0x64
 800111c:	839a      	strh	r2, [r3, #28]

	uint8_t * pmodbusRecvBuffer;
	pmodbusRecvBuffer=&modbusReceiveBufer;
 800111e:	4b13      	ldr	r3, [pc, #76]	; (800116c <Modbus_init+0x70>)
 8001120:	60bb      	str	r3, [r7, #8]
	mb_config.recvbuf = pmodbusRecvBuffer;
 8001122:	4a10      	ldr	r2, [pc, #64]	; (8001164 <Modbus_init+0x68>)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	6213      	str	r3, [r2, #32]
	mb_config.recvbuf_sz = sizeof(modbusReceiveBufer);
 8001128:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <Modbus_init+0x68>)
 800112a:	2264      	movs	r2, #100	; 0x64
 800112c:	849a      	strh	r2, [r3, #36]	; 0x24

	/* This that function for sending some data (use sendbuf for buf) */
	mb_config.send = &mbus_send;
 800112e:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <Modbus_init+0x68>)
 8001130:	4a0f      	ldr	r2, [pc, #60]	; (8001170 <Modbus_init+0x74>)
 8001132:	60da      	str	r2, [r3, #12]

	Modbus_Conf_t * pconf;
	pconf=&mb_config;
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <Modbus_init+0x68>)
 8001136:	607b      	str	r3, [r7, #4]
	//User Read callback function ( read by logical address)
	pconf->read = modbus_protocol_read;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <Modbus_init+0x78>)
 800113c:	611a      	str	r2, [r3, #16]

	//Write callback function
	pconf->write = modbus_protocol_write;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a0d      	ldr	r2, [pc, #52]	; (8001178 <Modbus_init+0x7c>)
 8001142:	615a      	str	r2, [r3, #20]

	//Open modbus contex
	modbus = mbus_open(pconf);
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f002 fdf1 	bl	8003d2c <mbus_open>
 800114a:	4603      	mov	r3, r0
 800114c:	461a      	mov	r2, r3
 800114e:	4b0b      	ldr	r3, [pc, #44]	; (800117c <Modbus_init+0x80>)
 8001150:	701a      	strb	r2, [r3, #0]

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART_RX_buf, sizeof(UART_RX_buf));
 8001152:	22c8      	movs	r2, #200	; 0xc8
 8001154:	490a      	ldr	r1, [pc, #40]	; (8001180 <Modbus_init+0x84>)
 8001156:	480b      	ldr	r0, [pc, #44]	; (8001184 <Modbus_init+0x88>)
 8001158:	f006 ffcc 	bl	80080f4 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000144 	.word	0x20000144
 8001168:	20000430 	.word	0x20000430
 800116c:	20000494 	.word	0x20000494
 8001170:	080010b5 	.word	0x080010b5
 8001174:	08000e5d 	.word	0x08000e5d
 8001178:	08000e9d 	.word	0x08000e9d
 800117c:	20000140 	.word	0x20000140
 8001180:	2000016c 	.word	0x2000016c
 8001184:	200006c4 	.word	0x200006c4

08001188 <modbus_process_new_data_to_fifo>:

void modbus_process_new_data_to_fifo(UART_HandleTypeDef *huart, uint16_t Size){
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a29      	ldr	r2, [pc, #164]	; (8001240 <modbus_process_new_data_to_fifo+0xb8>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d14c      	bne.n	8001238 <modbus_process_new_data_to_fifo+0xb0>
	{
		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *) UART_RX_buf, sizeof(UART_RX_buf));
 800119e:	22c8      	movs	r2, #200	; 0xc8
 80011a0:	4928      	ldr	r1, [pc, #160]	; (8001244 <modbus_process_new_data_to_fifo+0xbc>)
 80011a2:	4829      	ldr	r0, [pc, #164]	; (8001248 <modbus_process_new_data_to_fifo+0xc0>)
 80011a4:	f006 ffa6 	bl	80080f4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80011a8:	4b28      	ldr	r3, [pc, #160]	; (800124c <modbus_process_new_data_to_fifo+0xc4>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4b27      	ldr	r3, [pc, #156]	; (800124c <modbus_process_new_data_to_fifo+0xc4>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f022 0208 	bic.w	r2, r2, #8
 80011b6:	601a      	str	r2, [r3, #0]

		fifo_oldpos = fifo_newpos;  // Update the last position before copying new data
 80011b8:	4b25      	ldr	r3, [pc, #148]	; (8001250 <modbus_process_new_data_to_fifo+0xc8>)
 80011ba:	881a      	ldrh	r2, [r3, #0]
 80011bc:	4b25      	ldr	r3, [pc, #148]	; (8001254 <modbus_process_new_data_to_fifo+0xcc>)
 80011be:	801a      	strh	r2, [r3, #0]

		/* If the data in large and it is about to exceed the buffer size, we have to route it to the start of the buffer
		 * This is to maintain the circular buffer
		 * The old data in the main buffer will be overlapped
		 */
		if (fifo_oldpos+Size > sizeof(UART_RX_FIFO)-1)  // If the current position + new data size is greater than the main buffer
 80011c0:	4b24      	ldr	r3, [pc, #144]	; (8001254 <modbus_process_new_data_to_fifo+0xcc>)
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	887b      	ldrh	r3, [r7, #2]
 80011c8:	4413      	add	r3, r2
 80011ca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80011ce:	d322      	bcc.n	8001216 <modbus_process_new_data_to_fifo+0x8e>
		{
			uint16_t datatocopy = sizeof(UART_RX_FIFO)-fifo_oldpos;  // find out how much space is left in the main buffer
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <modbus_process_new_data_to_fifo+0xcc>)
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 80011d8:	81fb      	strh	r3, [r7, #14]
			memcpy ((uint8_t *)UART_RX_FIFO+fifo_oldpos, UART_RX_buf, datatocopy);  // copy data in that remaining space
 80011da:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <modbus_process_new_data_to_fifo+0xcc>)
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	461a      	mov	r2, r3
 80011e0:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <modbus_process_new_data_to_fifo+0xd0>)
 80011e2:	4413      	add	r3, r2
 80011e4:	89fa      	ldrh	r2, [r7, #14]
 80011e6:	4917      	ldr	r1, [pc, #92]	; (8001244 <modbus_process_new_data_to_fifo+0xbc>)
 80011e8:	4618      	mov	r0, r3
 80011ea:	f00a ff03 	bl	800bff4 <memcpy>

			fifo_oldpos = 0;  // point to the start of the buffer
 80011ee:	4b19      	ldr	r3, [pc, #100]	; (8001254 <modbus_process_new_data_to_fifo+0xcc>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)UART_RX_FIFO, (uint8_t *)UART_RX_buf+datatocopy, (Size-datatocopy));  // copy the remaining data
 80011f4:	89fb      	ldrh	r3, [r7, #14]
 80011f6:	4a13      	ldr	r2, [pc, #76]	; (8001244 <modbus_process_new_data_to_fifo+0xbc>)
 80011f8:	1899      	adds	r1, r3, r2
 80011fa:	887a      	ldrh	r2, [r7, #2]
 80011fc:	89fb      	ldrh	r3, [r7, #14]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	461a      	mov	r2, r3
 8001202:	4815      	ldr	r0, [pc, #84]	; (8001258 <modbus_process_new_data_to_fifo+0xd0>)
 8001204:	f00a fef6 	bl	800bff4 <memcpy>
			fifo_newpos = (Size-datatocopy);  // update the position
 8001208:	887a      	ldrh	r2, [r7, #2]
 800120a:	89fb      	ldrh	r3, [r7, #14]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	b29a      	uxth	r2, r3
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <modbus_process_new_data_to_fifo+0xc8>)
 8001212:	801a      	strh	r2, [r3, #0]
		}



	}
}
 8001214:	e010      	b.n	8001238 <modbus_process_new_data_to_fifo+0xb0>
			memcpy ((uint8_t *)UART_RX_FIFO+fifo_oldpos, UART_RX_buf, Size);
 8001216:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <modbus_process_new_data_to_fifo+0xcc>)
 8001218:	881b      	ldrh	r3, [r3, #0]
 800121a:	461a      	mov	r2, r3
 800121c:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <modbus_process_new_data_to_fifo+0xd0>)
 800121e:	4413      	add	r3, r2
 8001220:	887a      	ldrh	r2, [r7, #2]
 8001222:	4908      	ldr	r1, [pc, #32]	; (8001244 <modbus_process_new_data_to_fifo+0xbc>)
 8001224:	4618      	mov	r0, r3
 8001226:	f00a fee5 	bl	800bff4 <memcpy>
			fifo_newpos = Size+fifo_oldpos;
 800122a:	4b0a      	ldr	r3, [pc, #40]	; (8001254 <modbus_process_new_data_to_fifo+0xcc>)
 800122c:	881a      	ldrh	r2, [r3, #0]
 800122e:	887b      	ldrh	r3, [r7, #2]
 8001230:	4413      	add	r3, r2
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b06      	ldr	r3, [pc, #24]	; (8001250 <modbus_process_new_data_to_fifo+0xc8>)
 8001236:	801a      	strh	r2, [r3, #0]
}
 8001238:	bf00      	nop
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40011000 	.word	0x40011000
 8001244:	2000016c 	.word	0x2000016c
 8001248:	200006c4 	.word	0x200006c4
 800124c:	2000074c 	.word	0x2000074c
 8001250:	2000042a 	.word	0x2000042a
 8001254:	20000428 	.word	0x20000428
 8001258:	20000234 	.word	0x20000234

0800125c <process_modbus_command>:

void process_modbus_command(){
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	while(fifo_read_pos!=fifo_newpos){
 8001260:	e019      	b.n	8001296 <process_modbus_command+0x3a>
		mbus_poll(modbus, UART_RX_FIFO[fifo_read_pos] );
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <process_modbus_command+0x4c>)
 8001264:	f993 3000 	ldrsb.w	r3, [r3]
 8001268:	4a10      	ldr	r2, [pc, #64]	; (80012ac <process_modbus_command+0x50>)
 800126a:	8812      	ldrh	r2, [r2, #0]
 800126c:	4611      	mov	r1, r2
 800126e:	4a10      	ldr	r2, [pc, #64]	; (80012b0 <process_modbus_command+0x54>)
 8001270:	5c52      	ldrb	r2, [r2, r1]
 8001272:	4611      	mov	r1, r2
 8001274:	4618      	mov	r0, r3
 8001276:	f002 ffb1 	bl	80041dc <mbus_poll>
		fifo_read_pos++;
 800127a:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <process_modbus_command+0x50>)
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	3301      	adds	r3, #1
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <process_modbus_command+0x50>)
 8001284:	801a      	strh	r2, [r3, #0]
		if(fifo_read_pos>=sizeof(UART_RX_FIFO)){
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <process_modbus_command+0x50>)
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800128e:	d302      	bcc.n	8001296 <process_modbus_command+0x3a>
			fifo_read_pos=0;
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <process_modbus_command+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	801a      	strh	r2, [r3, #0]
	while(fifo_read_pos!=fifo_newpos){
 8001296:	4b05      	ldr	r3, [pc, #20]	; (80012ac <process_modbus_command+0x50>)
 8001298:	881a      	ldrh	r2, [r3, #0]
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <process_modbus_command+0x58>)
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d1df      	bne.n	8001262 <process_modbus_command+0x6>
		}
	}

}
 80012a2:	bf00      	nop
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000140 	.word	0x20000140
 80012ac:	2000042c 	.word	0x2000042c
 80012b0:	20000234 	.word	0x20000234
 80012b4:	2000042a 	.word	0x2000042a

080012b8 <inverter_enable>:

extern TIM_HandleTypeDef htim1;
extern UART_HandleTypeDef huart1;
volatile inverter_error_t inverter_error=no_error;

void inverter_enable(){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
	if(inverter_error==0){
 80012bc:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <inverter_enable+0x70>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d12e      	bne.n	8001324 <inverter_enable+0x6c>
		speed_setpoint_deg_s=0.0f;
 80012c6:	4b19      	ldr	r3, [pc, #100]	; (800132c <inverter_enable+0x74>)
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
		duty_cycle=0.0f;
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <inverter_enable+0x78>)
 80012d0:	f04f 0200 	mov.w	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
		TIM1->CCR1=0;
 80012d6:	4b17      	ldr	r3, [pc, #92]	; (8001334 <inverter_enable+0x7c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2=0;
 80012dc:	4b15      	ldr	r3, [pc, #84]	; (8001334 <inverter_enable+0x7c>)
 80012de:	2200      	movs	r2, #0
 80012e0:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3=0;
 80012e2:	4b14      	ldr	r3, [pc, #80]	; (8001334 <inverter_enable+0x7c>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(INV_ENABLE_GPIO_Port, INV_ENABLE_Pin, GPIO_PIN_RESET);
 80012e8:	2200      	movs	r2, #0
 80012ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012ee:	4812      	ldr	r0, [pc, #72]	; (8001338 <inverter_enable+0x80>)
 80012f0:	f004 feec 	bl	80060cc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(INV_ENABLE_GPIO_Port, INV_ENABLE_Pin, GPIO_PIN_SET);
 80012f4:	2201      	movs	r2, #1
 80012f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012fa:	480f      	ldr	r0, [pc, #60]	; (8001338 <inverter_enable+0x80>)
 80012fc:	f004 fee6 	bl	80060cc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SOFTSTART_GPIO_Port, SOFTSTART_Pin, 1);
 8001300:	2201      	movs	r2, #1
 8001302:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001306:	480d      	ldr	r0, [pc, #52]	; (800133c <inverter_enable+0x84>)
 8001308:	f004 fee0 	bl	80060cc <HAL_GPIO_WritePin>
		HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 800130c:	2100      	movs	r1, #0
 800130e:	480c      	ldr	r0, [pc, #48]	; (8001340 <inverter_enable+0x88>)
 8001310:	f005 fc88 	bl	8006c24 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8001314:	2104      	movs	r1, #4
 8001316:	480a      	ldr	r0, [pc, #40]	; (8001340 <inverter_enable+0x88>)
 8001318:	f005 fc84 	bl	8006c24 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 800131c:	2108      	movs	r1, #8
 800131e:	4808      	ldr	r0, [pc, #32]	; (8001340 <inverter_enable+0x88>)
 8001320:	f005 fc80 	bl	8006c24 <HAL_TIM_PWM_Start>
	}
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200004f8 	.word	0x200004f8
 800132c:	2000090c 	.word	0x2000090c
 8001330:	20000918 	.word	0x20000918
 8001334:	40010000 	.word	0x40010000
 8001338:	40020400 	.word	0x40020400
 800133c:	40020800 	.word	0x40020800
 8001340:	200005a4 	.word	0x200005a4

08001344 <inverter_disable>:

void inverter_disable(){
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	speed_setpoint_deg_s=0.0f;
 8001348:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <inverter_disable+0x60>)
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
	duty_cycle=0.0f;
 8001350:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <inverter_disable+0x64>)
 8001352:	f04f 0200 	mov.w	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
	//TIM1->CCR1=0;TIM1->CCR2=0;TIM1->CCR3=0;
	HAL_GPIO_WritePin(INV_DISABLE_GPIO_Port, INV_DISABLE_Pin, GPIO_PIN_RESET);
 8001358:	2200      	movs	r2, #0
 800135a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800135e:	4813      	ldr	r0, [pc, #76]	; (80013ac <inverter_disable+0x68>)
 8001360:	f004 feb4 	bl	80060cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INV_DISABLE_GPIO_Port, INV_DISABLE_Pin, GPIO_PIN_SET);
 8001364:	2201      	movs	r2, #1
 8001366:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800136a:	4810      	ldr	r0, [pc, #64]	; (80013ac <inverter_disable+0x68>)
 800136c:	f004 feae 	bl	80060cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SOFTSTART_GPIO_Port, SOFTSTART_Pin, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001376:	480e      	ldr	r0, [pc, #56]	; (80013b0 <inverter_disable+0x6c>)
 8001378:	f004 fea8 	bl	80060cc <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 800137c:	2100      	movs	r1, #0
 800137e:	480d      	ldr	r0, [pc, #52]	; (80013b4 <inverter_disable+0x70>)
 8001380:	f005 fd00 	bl	8006d84 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 8001384:	2104      	movs	r1, #4
 8001386:	480b      	ldr	r0, [pc, #44]	; (80013b4 <inverter_disable+0x70>)
 8001388:	f005 fcfc 	bl	8006d84 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_3);
 800138c:	2108      	movs	r1, #8
 800138e:	4809      	ldr	r0, [pc, #36]	; (80013b4 <inverter_disable+0x70>)
 8001390:	f005 fcf8 	bl	8006d84 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim1);
 8001394:	4807      	ldr	r0, [pc, #28]	; (80013b4 <inverter_disable+0x70>)
 8001396:	f005 fbbd 	bl	8006b14 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim1); //restart base timer to keep 16khz tim1_update ISR active for reading current and encoder data when inverter not working
 800139a:	4806      	ldr	r0, [pc, #24]	; (80013b4 <inverter_disable+0x70>)
 800139c:	f005 fb58 	bl	8006a50 <HAL_TIM_Base_Start_IT>
}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	2000090c 	.word	0x2000090c
 80013a8:	20000918 	.word	0x20000918
 80013ac:	40020400 	.word	0x40020400
 80013b0:	40020800 	.word	0x40020800
 80013b4:	200005a4 	.word	0x200005a4

080013b8 <inverter_error_trip>:

void inverter_error_trip(inverter_error_t error){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
	inverter_disable();
 80013c2:	f7ff ffbf 	bl	8001344 <inverter_disable>
	inverter_error=error;
 80013c6:	4a05      	ldr	r2, [pc, #20]	; (80013dc <inverter_error_trip+0x24>)
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	7013      	strb	r3, [r2, #0]
	modbus_registers_buffer[2]=error;
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	b29a      	uxth	r2, r3
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <inverter_error_trip+0x28>)
 80013d2:	809a      	strh	r2, [r3, #4]
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200004f8 	.word	0x200004f8
 80013e0:	20000000 	.word	0x20000000

080013e4 <park_transform>:

void park_transform(float I_U,float I_V,float motor_angle,float * I_d,float * I_q){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	ed2d 8b02 	vpush	{d8}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	ed87 0a05 	vstr	s0, [r7, #20]
 80013f2:	edc7 0a04 	vstr	s1, [r7, #16]
 80013f6:	ed87 1a03 	vstr	s2, [r7, #12]
 80013fa:	60b8      	str	r0, [r7, #8]
 80013fc:	6079      	str	r1, [r7, #4]
	float Ialfa=I_U;
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	627b      	str	r3, [r7, #36]	; 0x24
	float Ibeta=(0.5773502f * I_U) + (1.1547005f * I_V);
 8001402:	edd7 7a05 	vldr	s15, [r7, #20]
 8001406:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80014ac <park_transform+0xc8>
 800140a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800140e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001412:	eddf 6a27 	vldr	s13, [pc, #156]	; 80014b0 <park_transform+0xcc>
 8001416:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800141a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141e:	edc7 7a08 	vstr	s15, [r7, #32]
	float motor_angle_rad = (motor_angle/180.0f)*3.141592f;
 8001422:	ed97 7a03 	vldr	s14, [r7, #12]
 8001426:	eddf 6a23 	vldr	s13, [pc, #140]	; 80014b4 <park_transform+0xd0>
 800142a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800142e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80014b8 <park_transform+0xd4>
 8001432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001436:	edc7 7a07 	vstr	s15, [r7, #28]
	*I_q = (Ialfa * cosf(motor_angle_rad)) + (Ibeta * sinf(motor_angle_rad));
 800143a:	ed97 0a07 	vldr	s0, [r7, #28]
 800143e:	f00a feb1 	bl	800c1a4 <cosf>
 8001442:	eeb0 7a40 	vmov.f32	s14, s0
 8001446:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800144a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800144e:	ed97 0a07 	vldr	s0, [r7, #28]
 8001452:	f00a feeb 	bl	800c22c <sinf>
 8001456:	eeb0 7a40 	vmov.f32	s14, s0
 800145a:	edd7 7a08 	vldr	s15, [r7, #32]
 800145e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001462:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	edc3 7a00 	vstr	s15, [r3]
	*I_d = (Ialfa * sinf(motor_angle_rad)*(-1)) + (Ibeta * cosf(motor_angle_rad));
 800146c:	ed97 0a07 	vldr	s0, [r7, #28]
 8001470:	f00a fe98 	bl	800c1a4 <cosf>
 8001474:	eeb0 7a40 	vmov.f32	s14, s0
 8001478:	edd7 7a08 	vldr	s15, [r7, #32]
 800147c:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001480:	ed97 0a07 	vldr	s0, [r7, #28]
 8001484:	f00a fed2 	bl	800c22c <sinf>
 8001488:	eeb0 7a40 	vmov.f32	s14, s0
 800148c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001494:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	edc3 7a00 	vstr	s15, [r3]
}
 800149e:	bf00      	nop
 80014a0:	3728      	adds	r7, #40	; 0x28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	ecbd 8b02 	vpop	{d8}
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	3f13cd39 	.word	0x3f13cd39
 80014b0:	3f93cd3a 	.word	0x3f93cd3a
 80014b4:	43340000 	.word	0x43340000
 80014b8:	40490fd8 	.word	0x40490fd8

080014bc <inv_park_transform>:


void inv_park_transform(float U_d,float U_q, float motor_angle, float * U_alpha, float * U_beta){
 80014bc:	b580      	push	{r7, lr}
 80014be:	ed2d 8b02 	vpush	{d8}
 80014c2:	b088      	sub	sp, #32
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	ed87 0a05 	vstr	s0, [r7, #20]
 80014ca:	edc7 0a04 	vstr	s1, [r7, #16]
 80014ce:	ed87 1a03 	vstr	s2, [r7, #12]
 80014d2:	60b8      	str	r0, [r7, #8]
 80014d4:	6079      	str	r1, [r7, #4]
	float motor_angle_rad = (motor_angle/180.0f)*3.141592f;
 80014d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80014da:	eddf 6a21 	vldr	s13, [pc, #132]	; 8001560 <inv_park_transform+0xa4>
 80014de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001564 <inv_park_transform+0xa8>
 80014e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ea:	edc7 7a07 	vstr	s15, [r7, #28]
	*U_alpha= (U_d * cosf(motor_angle_rad)) - (U_q * sinf(motor_angle_rad));
 80014ee:	ed97 0a07 	vldr	s0, [r7, #28]
 80014f2:	f00a fe57 	bl	800c1a4 <cosf>
 80014f6:	eeb0 7a40 	vmov.f32	s14, s0
 80014fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80014fe:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001502:	ed97 0a07 	vldr	s0, [r7, #28]
 8001506:	f00a fe91 	bl	800c22c <sinf>
 800150a:	eeb0 7a40 	vmov.f32	s14, s0
 800150e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001516:	ee78 7a67 	vsub.f32	s15, s16, s15
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	edc3 7a00 	vstr	s15, [r3]
	*U_beta = (U_d * sinf(motor_angle_rad)) + (U_q * cosf(motor_angle_rad));
 8001520:	ed97 0a07 	vldr	s0, [r7, #28]
 8001524:	f00a fe82 	bl	800c22c <sinf>
 8001528:	eeb0 7a40 	vmov.f32	s14, s0
 800152c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001530:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001534:	ed97 0a07 	vldr	s0, [r7, #28]
 8001538:	f00a fe34 	bl	800c1a4 <cosf>
 800153c:	eeb0 7a40 	vmov.f32	s14, s0
 8001540:	edd7 7a04 	vldr	s15, [r7, #16]
 8001544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001548:	ee78 7a27 	vadd.f32	s15, s16, s15
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	edc3 7a00 	vstr	s15, [r3]
}
 8001552:	bf00      	nop
 8001554:	3720      	adds	r7, #32
 8001556:	46bd      	mov	sp, r7
 8001558:	ecbd 8b02 	vpop	{d8}
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	43340000 	.word	0x43340000
 8001564:	40490fd8 	.word	0x40490fd8

08001568 <LowPassFilter>:

//Tf - filter time constant in seconds
float LowPassFilter(float Tf,float actual_measurement, float * last_filtered_value){
 8001568:	b480      	push	{r7}
 800156a:	b087      	sub	sp, #28
 800156c:	af00      	add	r7, sp, #0
 800156e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001572:	edc7 0a02 	vstr	s1, [r7, #8]
 8001576:	6078      	str	r0, [r7, #4]
	float alpha = Tf/(Tf + 0.0002f); //0.0002 = 1/5kHz - pwm interrupt frequency and sampling
 8001578:	edd7 7a03 	vldr	s15, [r7, #12]
 800157c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80015d4 <LowPassFilter+0x6c>
 8001580:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001584:	edd7 6a03 	vldr	s13, [r7, #12]
 8001588:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800158c:	edc7 7a05 	vstr	s15, [r7, #20]
	float filtered_value = (alpha*(*last_filtered_value)) + ((1.0f - alpha)*actual_measurement);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	ed93 7a00 	vldr	s14, [r3]
 8001596:	edd7 7a05 	vldr	s15, [r7, #20]
 800159a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800159e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80015a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80015a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80015ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b6:	edc7 7a04 	vstr	s15, [r7, #16]
	*last_filtered_value = filtered_value;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	601a      	str	r2, [r3, #0]
	return filtered_value;
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	ee07 3a90 	vmov	s15, r3
}
 80015c6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ca:	371c      	adds	r7, #28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	3951b717 	.word	0x3951b717

080015d8 <get_sine_value>:

float get_sine_value(uint16_t angle){
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	80fb      	strh	r3, [r7, #6]
	float sine=0.0f;
 80015e2:	f04f 0300 	mov.w	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
	if(angle>=360){angle-=360;}
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80015ee:	d303      	bcc.n	80015f8 <get_sine_value+0x20>
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80015f6:	80fb      	strh	r3, [r7, #6]
	if(angle<0){angle+=360;}
	uint8_t sector=angle/90;
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	085b      	lsrs	r3, r3, #1
 80015fc:	4a24      	ldr	r2, [pc, #144]	; (8001690 <get_sine_value+0xb8>)
 80015fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	b29b      	uxth	r3, r3
 8001606:	72fb      	strb	r3, [r7, #11]
	switch (sector){
 8001608:	7afb      	ldrb	r3, [r7, #11]
 800160a:	2b03      	cmp	r3, #3
 800160c:	d833      	bhi.n	8001676 <get_sine_value+0x9e>
 800160e:	a201      	add	r2, pc, #4	; (adr r2, 8001614 <get_sine_value+0x3c>)
 8001610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001614:	08001625 	.word	0x08001625
 8001618:	08001633 	.word	0x08001633
 800161c:	08001645 	.word	0x08001645
 8001620:	0800165d 	.word	0x0800165d
	case 0:
		sine=sine_table[angle];
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	4a1b      	ldr	r2, [pc, #108]	; (8001694 <get_sine_value+0xbc>)
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	4413      	add	r3, r2
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	60fb      	str	r3, [r7, #12]
		break;
 8001630:	e024      	b.n	800167c <get_sine_value+0xa4>
	case 1:
		sine=sine_table[90-(angle-90)];
 8001632:	88fb      	ldrh	r3, [r7, #6]
 8001634:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 8001638:	4a16      	ldr	r2, [pc, #88]	; (8001694 <get_sine_value+0xbc>)
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	60fb      	str	r3, [r7, #12]
		break;
 8001642:	e01b      	b.n	800167c <get_sine_value+0xa4>
	case 2:
		sine=sine_table[angle-180]*(-1.0f);
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	3bb4      	subs	r3, #180	; 0xb4
 8001648:	4a12      	ldr	r2, [pc, #72]	; (8001694 <get_sine_value+0xbc>)
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	edd3 7a00 	vldr	s15, [r3]
 8001652:	eef1 7a67 	vneg.f32	s15, s15
 8001656:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 800165a:	e00f      	b.n	800167c <get_sine_value+0xa4>
	case 3:
		sine=sine_table[90-(angle-270)]*(-1.0f);
 800165c:	88fb      	ldrh	r3, [r7, #6]
 800165e:	f5c3 73b4 	rsb	r3, r3, #360	; 0x168
 8001662:	4a0c      	ldr	r2, [pc, #48]	; (8001694 <get_sine_value+0xbc>)
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	edd3 7a00 	vldr	s15, [r3]
 800166c:	eef1 7a67 	vneg.f32	s15, s15
 8001670:	edc7 7a03 	vstr	s15, [r7, #12]
		break;
 8001674:	e002      	b.n	800167c <get_sine_value+0xa4>
	default:
		sine=0;
 8001676:	f04f 0300 	mov.w	r3, #0
 800167a:	60fb      	str	r3, [r7, #12]
	}
	return sine;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	ee07 3a90 	vmov	s15, r3
}
 8001682:	eeb0 0a67 	vmov.f32	s0, s15
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	b60b60b7 	.word	0xb60b60b7
 8001694:	0800d350 	.word	0x0800d350

08001698 <output_sine_pwm>:

//this doesnt work
void output_sine_pwm(uint16_t angle,uint16_t max_duty_cycle){
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	460a      	mov	r2, r1
 80016a2:	80fb      	strh	r3, [r7, #6]
 80016a4:	4613      	mov	r3, r2
 80016a6:	80bb      	strh	r3, [r7, #4]
	float sin_u = 0;
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
	float sin_v = 0;
 80016ae:	f04f 0300 	mov.w	r3, #0
 80016b2:	613b      	str	r3, [r7, #16]
	float sin_w = 0;
 80016b4:	f04f 0300 	mov.w	r3, #0
 80016b8:	60fb      	str	r3, [r7, #12]
	if(angle>=360){ //fault
 80016ba:	88fb      	ldrh	r3, [r7, #6]
 80016bc:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80016c0:	d309      	bcc.n	80016d6 <output_sine_pwm+0x3e>
		TIM1->CCR1=0;
 80016c2:	4b34      	ldr	r3, [pc, #208]	; (8001794 <output_sine_pwm+0xfc>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2=0;
 80016c8:	4b32      	ldr	r3, [pc, #200]	; (8001794 <output_sine_pwm+0xfc>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3=0;
 80016ce:	4b31      	ldr	r3, [pc, #196]	; (8001794 <output_sine_pwm+0xfc>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	63da      	str	r2, [r3, #60]	; 0x3c
		sin_w=get_sine_value(angle+240);
		TIM1->CCR1=(DUTY_CYCLE_LIMIT/2.0f)+sin_u*(max_duty_cycle/2.0f);
		TIM1->CCR2=(DUTY_CYCLE_LIMIT/2.0f)+sin_v*(max_duty_cycle/2.0f);
		TIM1->CCR3=(DUTY_CYCLE_LIMIT/2.0f)+sin_w*(max_duty_cycle/2.0f);
	}
}
 80016d4:	e05a      	b.n	800178c <output_sine_pwm+0xf4>
		sin_u=get_sine_value(angle);
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff ff7d 	bl	80015d8 <get_sine_value>
 80016de:	ed87 0a05 	vstr	s0, [r7, #20]
		sin_v=get_sine_value(angle+120);
 80016e2:	88fb      	ldrh	r3, [r7, #6]
 80016e4:	3378      	adds	r3, #120	; 0x78
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff ff75 	bl	80015d8 <get_sine_value>
 80016ee:	ed87 0a04 	vstr	s0, [r7, #16]
		sin_w=get_sine_value(angle+240);
 80016f2:	88fb      	ldrh	r3, [r7, #6]
 80016f4:	33f0      	adds	r3, #240	; 0xf0
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff6d 	bl	80015d8 <get_sine_value>
 80016fe:	ed87 0a03 	vstr	s0, [r7, #12]
		TIM1->CCR1=(DUTY_CYCLE_LIMIT/2.0f)+sin_u*(max_duty_cycle/2.0f);
 8001702:	88bb      	ldrh	r3, [r7, #4]
 8001704:	ee07 3a90 	vmov	s15, r3
 8001708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800170c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001710:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001714:	edd7 7a05 	vldr	s15, [r7, #20]
 8001718:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001798 <output_sine_pwm+0x100>
 8001720:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <output_sine_pwm+0xfc>)
 8001726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800172a:	ee17 2a90 	vmov	r2, s15
 800172e:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2=(DUTY_CYCLE_LIMIT/2.0f)+sin_v*(max_duty_cycle/2.0f);
 8001730:	88bb      	ldrh	r3, [r7, #4]
 8001732:	ee07 3a90 	vmov	s15, r3
 8001736:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800173a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800173e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001742:	edd7 7a04 	vldr	s15, [r7, #16]
 8001746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001798 <output_sine_pwm+0x100>
 800174e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <output_sine_pwm+0xfc>)
 8001754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001758:	ee17 2a90 	vmov	r2, s15
 800175c:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3=(DUTY_CYCLE_LIMIT/2.0f)+sin_w*(max_duty_cycle/2.0f);
 800175e:	88bb      	ldrh	r3, [r7, #4]
 8001760:	ee07 3a90 	vmov	s15, r3
 8001764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001768:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800176c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001770:	edd7 7a03 	vldr	s15, [r7, #12]
 8001774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001778:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001798 <output_sine_pwm+0x100>
 800177c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001780:	4b04      	ldr	r3, [pc, #16]	; (8001794 <output_sine_pwm+0xfc>)
 8001782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001786:	ee17 2a90 	vmov	r2, s15
 800178a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800178c:	bf00      	nop
 800178e:	3718      	adds	r7, #24
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40010000 	.word	0x40010000
 8001798:	451c3800 	.word	0x451c3800

0800179c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a0:	f003 f824 	bl	80047ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a4:	f000 f826 	bl	80017f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();MX_DMA_Init();
 80017a8:	f000 fb64 	bl	8001e74 <MX_GPIO_Init>
 80017ac:	f000 fb14 	bl	8001dd8 <MX_DMA_Init>
  MX_ADC1_Init();
 80017b0:	f000 f88a 	bl	80018c8 <MX_ADC1_Init>
  MX_TIM1_Init();
 80017b4:	f000 f904 	bl	80019c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80017b8:	f000 f9bc 	bl	8001b34 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80017bc:	f000 fae2 	bl	8001d84 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80017c0:	f000 faa8 	bl	8001d14 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80017c4:	f000 fa0a 	bl	8001bdc <MX_TIM3_Init>
  MX_TIM4_Init();
 80017c8:	f000 fa56 	bl	8001c78 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017cc:	f007 fe6e 	bl	80094ac <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80017d0:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <main+0x4c>)
 80017d2:	2100      	movs	r1, #0
 80017d4:	4805      	ldr	r0, [pc, #20]	; (80017ec <main+0x50>)
 80017d6:	f007 feb3 	bl	8009540 <osThreadNew>
 80017da:	4603      	mov	r3, r0
 80017dc:	4a04      	ldr	r2, [pc, #16]	; (80017f0 <main+0x54>)
 80017de:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80017e0:	f007 fe88 	bl	80094f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <main+0x48>
 80017e6:	bf00      	nop
 80017e8:	0800d4bc 	.word	0x0800d4bc
 80017ec:	08002065 	.word	0x08002065
 80017f0:	200008cc 	.word	0x200008cc

080017f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b094      	sub	sp, #80	; 0x50
 80017f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fa:	f107 0320 	add.w	r3, r7, #32
 80017fe:	2230      	movs	r2, #48	; 0x30
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f00a fc04 	bl	800c010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <SystemClock_Config+0xcc>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	4a27      	ldr	r2, [pc, #156]	; (80018c0 <SystemClock_Config+0xcc>)
 8001822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001826:	6413      	str	r3, [r2, #64]	; 0x40
 8001828:	4b25      	ldr	r3, [pc, #148]	; (80018c0 <SystemClock_Config+0xcc>)
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001830:	60bb      	str	r3, [r7, #8]
 8001832:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001834:	2300      	movs	r3, #0
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	4b22      	ldr	r3, [pc, #136]	; (80018c4 <SystemClock_Config+0xd0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001840:	4a20      	ldr	r2, [pc, #128]	; (80018c4 <SystemClock_Config+0xd0>)
 8001842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001846:	6013      	str	r3, [r2, #0]
 8001848:	4b1e      	ldr	r3, [pc, #120]	; (80018c4 <SystemClock_Config+0xd0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001850:	607b      	str	r3, [r7, #4]
 8001852:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001854:	2301      	movs	r3, #1
 8001856:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800185e:	2302      	movs	r3, #2
 8001860:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001862:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001866:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001868:	230f      	movs	r3, #15
 800186a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 800186c:	2360      	movs	r3, #96	; 0x60
 800186e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001870:	2302      	movs	r3, #2
 8001872:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001874:	2304      	movs	r3, #4
 8001876:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001878:	f107 0320 	add.w	r3, r7, #32
 800187c:	4618      	mov	r0, r3
 800187e:	f004 fc3f 	bl	8006100 <HAL_RCC_OscConfig>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001888:	f000 fc12 	bl	80020b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800188c:	230f      	movs	r3, #15
 800188e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001890:	2302      	movs	r3, #2
 8001892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	2102      	movs	r1, #2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f004 fea1 	bl	80065f0 <HAL_RCC_ClockConfig>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80018b4:	f000 fbfc 	bl	80020b0 <Error_Handler>
  }
}
 80018b8:	bf00      	nop
 80018ba:	3750      	adds	r7, #80	; 0x50
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40007000 	.word	0x40007000

080018c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ce:	463b      	mov	r3, r7
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018da:	4b36      	ldr	r3, [pc, #216]	; (80019b4 <MX_ADC1_Init+0xec>)
 80018dc:	4a36      	ldr	r2, [pc, #216]	; (80019b8 <MX_ADC1_Init+0xf0>)
 80018de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018e0:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <MX_ADC1_Init+0xec>)
 80018e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80018e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018e8:	4b32      	ldr	r3, [pc, #200]	; (80019b4 <MX_ADC1_Init+0xec>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018ee:	4b31      	ldr	r3, [pc, #196]	; (80019b4 <MX_ADC1_Init+0xec>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018f4:	4b2f      	ldr	r3, [pc, #188]	; (80019b4 <MX_ADC1_Init+0xec>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018fa:	4b2e      	ldr	r3, [pc, #184]	; (80019b4 <MX_ADC1_Init+0xec>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001902:	4b2c      	ldr	r3, [pc, #176]	; (80019b4 <MX_ADC1_Init+0xec>)
 8001904:	2200      	movs	r2, #0
 8001906:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001908:	4b2a      	ldr	r3, [pc, #168]	; (80019b4 <MX_ADC1_Init+0xec>)
 800190a:	4a2c      	ldr	r2, [pc, #176]	; (80019bc <MX_ADC1_Init+0xf4>)
 800190c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800190e:	4b29      	ldr	r3, [pc, #164]	; (80019b4 <MX_ADC1_Init+0xec>)
 8001910:	2200      	movs	r2, #0
 8001912:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001914:	4b27      	ldr	r3, [pc, #156]	; (80019b4 <MX_ADC1_Init+0xec>)
 8001916:	2204      	movs	r2, #4
 8001918:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800191a:	4b26      	ldr	r3, [pc, #152]	; (80019b4 <MX_ADC1_Init+0xec>)
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001922:	4b24      	ldr	r3, [pc, #144]	; (80019b4 <MX_ADC1_Init+0xec>)
 8001924:	2200      	movs	r2, #0
 8001926:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001928:	4822      	ldr	r0, [pc, #136]	; (80019b4 <MX_ADC1_Init+0xec>)
 800192a:	f002 ffd1 	bl	80048d0 <HAL_ADC_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001934:	f000 fbbc 	bl	80020b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001938:	2304      	movs	r3, #4
 800193a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800193c:	2301      	movs	r3, #1
 800193e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001944:	463b      	mov	r3, r7
 8001946:	4619      	mov	r1, r3
 8001948:	481a      	ldr	r0, [pc, #104]	; (80019b4 <MX_ADC1_Init+0xec>)
 800194a:	f003 f913 	bl	8004b74 <HAL_ADC_ConfigChannel>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001954:	f000 fbac 	bl	80020b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001958:	2305      	movs	r3, #5
 800195a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800195c:	2302      	movs	r3, #2
 800195e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001960:	463b      	mov	r3, r7
 8001962:	4619      	mov	r1, r3
 8001964:	4813      	ldr	r0, [pc, #76]	; (80019b4 <MX_ADC1_Init+0xec>)
 8001966:	f003 f905 	bl	8004b74 <HAL_ADC_ConfigChannel>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001970:	f000 fb9e 	bl	80020b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001974:	2306      	movs	r3, #6
 8001976:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001978:	2303      	movs	r3, #3
 800197a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800197c:	463b      	mov	r3, r7
 800197e:	4619      	mov	r1, r3
 8001980:	480c      	ldr	r0, [pc, #48]	; (80019b4 <MX_ADC1_Init+0xec>)
 8001982:	f003 f8f7 	bl	8004b74 <HAL_ADC_ConfigChannel>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800198c:	f000 fb90 	bl	80020b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001990:	2307      	movs	r3, #7
 8001992:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001994:	2304      	movs	r3, #4
 8001996:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001998:	463b      	mov	r3, r7
 800199a:	4619      	mov	r1, r3
 800199c:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_ADC1_Init+0xec>)
 800199e:	f003 f8e9 	bl	8004b74 <HAL_ADC_ConfigChannel>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80019a8:	f000 fb82 	bl	80020b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	200004fc 	.word	0x200004fc
 80019b8:	40012000 	.word	0x40012000
 80019bc:	0f000001 	.word	0x0f000001

080019c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b096      	sub	sp, #88	; 0x58
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	609a      	str	r2, [r3, #8]
 80019ea:	60da      	str	r2, [r3, #12]
 80019ec:	611a      	str	r2, [r3, #16]
 80019ee:	615a      	str	r2, [r3, #20]
 80019f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019f2:	1d3b      	adds	r3, r7, #4
 80019f4:	2220      	movs	r2, #32
 80019f6:	2100      	movs	r1, #0
 80019f8:	4618      	mov	r0, r3
 80019fa:	f00a fb09 	bl	800c010 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019fe:	4b4b      	ldr	r3, [pc, #300]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a00:	4a4b      	ldr	r2, [pc, #300]	; (8001b30 <MX_TIM1_Init+0x170>)
 8001a02:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a04:	4b49      	ldr	r3, [pc, #292]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001a0a:	4b48      	ldr	r3, [pc, #288]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a0c:	2220      	movs	r2, #32
 8001a0e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8001a10:	4b46      	ldr	r3, [pc, #280]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a12:	f241 3287 	movw	r2, #4999	; 0x1387
 8001a16:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a18:	4b44      	ldr	r3, [pc, #272]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a1e:	4b43      	ldr	r3, [pc, #268]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a24:	4b41      	ldr	r3, [pc, #260]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a2a:	4840      	ldr	r0, [pc, #256]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a2c:	f004 ffc0 	bl	80069b0 <HAL_TIM_Base_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001a36:	f000 fb3b 	bl	80020b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a3e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a40:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a44:	4619      	mov	r1, r3
 8001a46:	4839      	ldr	r0, [pc, #228]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a48:	f005 fcfe 	bl	8007448 <HAL_TIM_ConfigClockSource>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a52:	f000 fb2d 	bl	80020b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a56:	4835      	ldr	r0, [pc, #212]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a58:	f005 f88b 	bl	8006b72 <HAL_TIM_PWM_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001a62:	f000 fb25 	bl	80020b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a66:	2300      	movs	r3, #0
 8001a68:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a6e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a72:	4619      	mov	r1, r3
 8001a74:	482d      	ldr	r0, [pc, #180]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001a76:	f006 f8ad 	bl	8007bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001a80:	f000 fb16 	bl	80020b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a84:	2360      	movs	r3, #96	; 0x60
 8001a86:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a90:	2300      	movs	r3, #0
 8001a92:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001a94:	2304      	movs	r3, #4
 8001a96:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8001a98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a9c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4820      	ldr	r0, [pc, #128]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001aac:	f005 fc0a 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001ab6:	f000 fafb 	bl	80020b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abe:	2204      	movs	r2, #4
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	481a      	ldr	r0, [pc, #104]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001ac4:	f005 fbfe 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8001ace:	f000 faef 	bl	80020b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad6:	2208      	movs	r2, #8
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4814      	ldr	r0, [pc, #80]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001adc:	f005 fbf2 	bl	80072c4 <HAL_TIM_PWM_ConfigChannel>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001ae6:	f000 fae3 	bl	80020b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001aea:	2300      	movs	r3, #0
 8001aec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001afe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b04:	2300      	movs	r3, #0
 8001b06:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4807      	ldr	r0, [pc, #28]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001b0e:	f006 f8cf 	bl	8007cb0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001b18:	f000 faca 	bl	80020b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b1c:	4803      	ldr	r0, [pc, #12]	; (8001b2c <MX_TIM1_Init+0x16c>)
 8001b1e:	f000 fd29 	bl	8002574 <HAL_TIM_MspPostInit>

}
 8001b22:	bf00      	nop
 8001b24:	3758      	adds	r7, #88	; 0x58
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200005a4 	.word	0x200005a4
 8001b30:	40010000 	.word	0x40010000

08001b34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	; 0x30
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b3a:	f107 030c 	add.w	r3, r7, #12
 8001b3e:	2224      	movs	r2, #36	; 0x24
 8001b40:	2100      	movs	r1, #0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f00a fa64 	bl	800c010 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b50:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8001b64:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b6a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b72:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b80:	2301      	movs	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001b88:	230a      	movs	r3, #10
 8001b8a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b90:	2301      	movs	r3, #1
 8001b92:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001b98:	230a      	movs	r3, #10
 8001b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480d      	ldr	r0, [pc, #52]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001ba4:	f005 f952 	bl	8006e4c <HAL_TIM_Encoder_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001bae:	f000 fa7f 	bl	80020b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4806      	ldr	r0, [pc, #24]	; (8001bd8 <MX_TIM2_Init+0xa4>)
 8001bc0:	f006 f808 	bl	8007bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001bca:	f000 fa71 	bl	80020b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bce:	bf00      	nop
 8001bd0:	3730      	adds	r7, #48	; 0x30
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	200005ec 	.word	0x200005ec

08001bdc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001be2:	f107 0308 	add.w	r3, r7, #8
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf0:	463b      	mov	r3, r7
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001bfa:	4a1e      	ldr	r2, [pc, #120]	; (8001c74 <MX_TIM3_Init+0x98>)
 8001bfc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bfe:	4b1c      	ldr	r3, [pc, #112]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c04:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15999;
 8001c0a:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c0c:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8001c10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c12:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c18:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c1a:	2280      	movs	r2, #128	; 0x80
 8001c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c1e:	4814      	ldr	r0, [pc, #80]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c20:	f004 fec6 	bl	80069b0 <HAL_TIM_Base_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001c2a:	f000 fa41 	bl	80020b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c34:	f107 0308 	add.w	r3, r7, #8
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480d      	ldr	r0, [pc, #52]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c3c:	f005 fc04 	bl	8007448 <HAL_TIM_ConfigClockSource>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001c46:	f000 fa33 	bl	80020b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c52:	463b      	mov	r3, r7
 8001c54:	4619      	mov	r1, r3
 8001c56:	4806      	ldr	r0, [pc, #24]	; (8001c70 <MX_TIM3_Init+0x94>)
 8001c58:	f005 ffbc 	bl	8007bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001c62:	f000 fa25 	bl	80020b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c66:	bf00      	nop
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000634 	.word	0x20000634
 8001c74:	40000400 	.word	0x40000400

08001c78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7e:	f107 0308 	add.w	r3, r7, #8
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c94:	4b1d      	ldr	r3, [pc, #116]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001c96:	4a1e      	ldr	r2, [pc, #120]	; (8001d10 <MX_TIM4_Init+0x98>)
 8001c98:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 63999;
 8001ca6:	4b19      	ldr	r3, [pc, #100]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001ca8:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001cac:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cb4:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001cb6:	2280      	movs	r2, #128	; 0x80
 8001cb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001cba:	4814      	ldr	r0, [pc, #80]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001cbc:	f004 fe78 	bl	80069b0 <HAL_TIM_Base_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001cc6:	f000 f9f3 	bl	80020b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001cd0:	f107 0308 	add.w	r3, r7, #8
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	480d      	ldr	r0, [pc, #52]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001cd8:	f005 fbb6 	bl	8007448 <HAL_TIM_ConfigClockSource>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001ce2:	f000 f9e5 	bl	80020b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cea:	2300      	movs	r3, #0
 8001cec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cee:	463b      	mov	r3, r7
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4806      	ldr	r0, [pc, #24]	; (8001d0c <MX_TIM4_Init+0x94>)
 8001cf4:	f005 ff6e 	bl	8007bd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001cfe:	f000 f9d7 	bl	80020b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d02:	bf00      	nop
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000067c 	.word	0x2000067c
 8001d10:	40000800 	.word	0x40000800

08001d14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d18:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d1a:	4a18      	ldr	r2, [pc, #96]	; (8001d7c <MX_USART1_UART_Init+0x68>)
 8001d1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d1e:	4b16      	ldr	r3, [pc, #88]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d26:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d44:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d4a:	480b      	ldr	r0, [pc, #44]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d4c:	f006 f816 	bl	8007d7c <HAL_UART_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d56:	f000 f9ab 	bl	80020b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001d5a:	4b07      	ldr	r3, [pc, #28]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68da      	ldr	r2, [r3, #12]
 8001d60:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f042 0210 	orr.w	r2, r2, #16
 8001d68:	60da      	str	r2, [r3, #12]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *) UART_RX_buf, sizeof(UART_RX_buf));
 8001d6a:	22c8      	movs	r2, #200	; 0xc8
 8001d6c:	4904      	ldr	r1, [pc, #16]	; (8001d80 <MX_USART1_UART_Init+0x6c>)
 8001d6e:	4802      	ldr	r0, [pc, #8]	; (8001d78 <MX_USART1_UART_Init+0x64>)
 8001d70:	f006 f9c0 	bl	80080f4 <HAL_UARTEx_ReceiveToIdle_DMA>
  /* USER CODE END USART1_Init 2 */

}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	200006c4 	.word	0x200006c4
 8001d7c:	40011000 	.word	0x40011000
 8001d80:	2000016c 	.word	0x2000016c

08001d84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d88:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001d8a:	4a11      	ldr	r2, [pc, #68]	; (8001dd0 <MX_USART2_UART_Init+0x4c>)
 8001d8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2500000;
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001d90:	4a10      	ldr	r2, [pc, #64]	; (8001dd4 <MX_USART2_UART_Init+0x50>)
 8001d92:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d94:	4b0d      	ldr	r3, [pc, #52]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001da0:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001da8:	220c      	movs	r2, #12
 8001daa:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dac:	4b07      	ldr	r3, [pc, #28]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db2:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001db8:	4804      	ldr	r0, [pc, #16]	; (8001dcc <MX_USART2_UART_Init+0x48>)
 8001dba:	f005 ffdf 	bl	8007d7c <HAL_UART_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8001dc4:	f000 f974 	bl	80020b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000708 	.word	0x20000708
 8001dd0:	40004400 	.word	0x40004400
 8001dd4:	002625a0 	.word	0x002625a0

08001dd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
 8001de2:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <MX_DMA_Init+0x98>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	4a22      	ldr	r2, [pc, #136]	; (8001e70 <MX_DMA_Init+0x98>)
 8001de8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dec:	6313      	str	r3, [r2, #48]	; 0x30
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <MX_DMA_Init+0x98>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	603b      	str	r3, [r7, #0]
 8001dfe:	4b1c      	ldr	r3, [pc, #112]	; (8001e70 <MX_DMA_Init+0x98>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	4a1b      	ldr	r2, [pc, #108]	; (8001e70 <MX_DMA_Init+0x98>)
 8001e04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e08:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0a:	4b19      	ldr	r3, [pc, #100]	; (8001e70 <MX_DMA_Init+0x98>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e12:	603b      	str	r3, [r7, #0]
 8001e14:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001e16:	2200      	movs	r2, #0
 8001e18:	2105      	movs	r1, #5
 8001e1a:	2010      	movs	r0, #16
 8001e1c:	f003 fa49 	bl	80052b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001e20:	2010      	movs	r0, #16
 8001e22:	f003 fa62 	bl	80052ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001e26:	2200      	movs	r2, #0
 8001e28:	2105      	movs	r1, #5
 8001e2a:	2011      	movs	r0, #17
 8001e2c:	f003 fa41 	bl	80052b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001e30:	2011      	movs	r0, #17
 8001e32:	f003 fa5a 	bl	80052ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2105      	movs	r1, #5
 8001e3a:	2038      	movs	r0, #56	; 0x38
 8001e3c:	f003 fa39 	bl	80052b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001e40:	2038      	movs	r0, #56	; 0x38
 8001e42:	f003 fa52 	bl	80052ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2105      	movs	r1, #5
 8001e4a:	203a      	movs	r0, #58	; 0x3a
 8001e4c:	f003 fa31 	bl	80052b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001e50:	203a      	movs	r0, #58	; 0x3a
 8001e52:	f003 fa4a 	bl	80052ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001e56:	2200      	movs	r2, #0
 8001e58:	2105      	movs	r1, #5
 8001e5a:	2046      	movs	r0, #70	; 0x46
 8001e5c:	f003 fa29 	bl	80052b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001e60:	2046      	movs	r0, #70	; 0x46
 8001e62:	f003 fa42 	bl	80052ea <HAL_NVIC_EnableIRQ>

}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800

08001e74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7a:	f107 0314 	add.w	r3, r7, #20
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
 8001e88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
 8001e8e:	4b4b      	ldr	r3, [pc, #300]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	4a4a      	ldr	r2, [pc, #296]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9a:	4b48      	ldr	r3, [pc, #288]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	4b44      	ldr	r3, [pc, #272]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a43      	ldr	r2, [pc, #268]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b41      	ldr	r3, [pc, #260]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a3c      	ldr	r2, [pc, #240]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b3a      	ldr	r3, [pc, #232]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	4a35      	ldr	r2, [pc, #212]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001ee8:	f043 0302 	orr.w	r3, r3, #2
 8001eec:	6313      	str	r3, [r2, #48]	; 0x30
 8001eee:	4b33      	ldr	r3, [pc, #204]	; (8001fbc <MX_GPIO_Init+0x148>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|SOFTSTART_Pin, GPIO_PIN_RESET);
 8001efa:	2200      	movs	r2, #0
 8001efc:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8001f00:	482f      	ldr	r0, [pc, #188]	; (8001fc0 <MX_GPIO_Init+0x14c>)
 8001f02:	f004 f8e3 	bl	80060cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INPUTS_LOAD_Pin|INPUTS_CS_Pin|DISP_LATCH_Pin|DISP_EN_Pin
 8001f06:	2200      	movs	r2, #0
 8001f08:	f240 3117 	movw	r1, #791	; 0x317
 8001f0c:	482d      	ldr	r0, [pc, #180]	; (8001fc4 <MX_GPIO_Init+0x150>)
 8001f0e:	f004 f8dd 	bl	80060cc <HAL_GPIO_WritePin>
                          |MODBUS_DE_Pin|ADC_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INV_ENABLE_Pin|INV_DISABLE_Pin, GPIO_PIN_SET);
 8001f12:	2201      	movs	r2, #1
 8001f14:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001f18:	482a      	ldr	r0, [pc, #168]	; (8001fc4 <MX_GPIO_Init+0x150>)
 8001f1a:	f004 f8d7 	bl	80060cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 SOFTSTART_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|SOFTSTART_Pin;
 8001f1e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f24:	2301      	movs	r3, #1
 8001f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	4619      	mov	r1, r3
 8001f36:	4822      	ldr	r0, [pc, #136]	; (8001fc0 <MX_GPIO_Init+0x14c>)
 8001f38:	f003 fe60 	bl	8005bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUTS_LOAD_Pin INPUTS_CS_Pin DISP_LATCH_Pin INV_ENABLE_Pin
                           INV_DISABLE_Pin DISP_EN_Pin MODBUS_DE_Pin ADC_CS_Pin */
  GPIO_InitStruct.Pin = INPUTS_LOAD_Pin|INPUTS_CS_Pin|DISP_LATCH_Pin|INV_ENABLE_Pin
 8001f3c:	f243 3317 	movw	r3, #13079	; 0x3317
 8001f40:	617b      	str	r3, [r7, #20]
                          |INV_DISABLE_Pin|DISP_EN_Pin|MODBUS_DE_Pin|ADC_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f42:	2301      	movs	r3, #1
 8001f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4e:	f107 0314 	add.w	r3, r7, #20
 8001f52:	4619      	mov	r1, r3
 8001f54:	481b      	ldr	r0, [pc, #108]	; (8001fc4 <MX_GPIO_Init+0x150>)
 8001f56:	f003 fe51 	bl	8005bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_CLK_Pin PB14 PB15 */
  GPIO_InitStruct.Pin = SPI_CLK_Pin|GPIO_PIN_14|GPIO_PIN_15;
 8001f5a:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f60:	2302      	movs	r3, #2
 8001f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f6c:	2305      	movs	r3, #5
 8001f6e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f70:	f107 0314 	add.w	r3, r7, #20
 8001f74:	4619      	mov	r1, r3
 8001f76:	4813      	ldr	r0, [pc, #76]	; (8001fc4 <MX_GPIO_Init+0x150>)
 8001f78:	f003 fe40 	bl	8005bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP_Pin DIR_Pin ENC_Z_Pin */
  GPIO_InitStruct.Pin = STEP_Pin|DIR_Pin|ENC_Z_Pin;
 8001f7c:	f44f 4318 	mov.w	r3, #38912	; 0x9800
 8001f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f82:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8c:	f107 0314 	add.w	r3, r7, #20
 8001f90:	4619      	mov	r1, r3
 8001f92:	480d      	ldr	r0, [pc, #52]	; (8001fc8 <MX_GPIO_Init+0x154>)
 8001f94:	f003 fe32 	bl	8005bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : OC_ALARM_Pin */
  GPIO_InitStruct.Pin = OC_ALARM_Pin;
 8001f98:	2320      	movs	r3, #32
 8001f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f9c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OC_ALARM_GPIO_Port, &GPIO_InitStruct);
 8001fa6:	f107 0314 	add.w	r3, r7, #20
 8001faa:	4619      	mov	r1, r3
 8001fac:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <MX_GPIO_Init+0x150>)
 8001fae:	f003 fe25 	bl	8005bfc <HAL_GPIO_Init>

}
 8001fb2:	bf00      	nop
 8001fb4:	3728      	adds	r7, #40	; 0x28
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	40020400 	.word	0x40020400
 8001fc8:	40020000 	.word	0x40020000

08001fcc <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
	modbus_process_new_data_to_fifo(huart,Size);
 8001fd8:	887b      	ldrh	r3, [r7, #2]
 8001fda:	4619      	mov	r1, r3
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff f8d3 	bl	8001188 <modbus_process_new_data_to_fifo>
	process_modbus_command();
 8001fe2:	f7ff f93b 	bl	800125c <process_modbus_command>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
     if(huart == &huart1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a06      	ldr	r2, [pc, #24]	; (8002014 <HAL_UART_ErrorCallback+0x24>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d104      	bne.n	800200a <HAL_UART_ErrorCallback+0x1a>
     {
         HAL_UART_DeInit(&huart1);
 8002000:	4804      	ldr	r0, [pc, #16]	; (8002014 <HAL_UART_ErrorCallback+0x24>)
 8002002:	f005 ff08 	bl	8007e16 <HAL_UART_DeInit>
         MX_USART1_UART_Init();
 8002006:	f7ff fe85 	bl	8001d14 <MX_USART1_UART_Init>
     }
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200006c4 	.word	0x200006c4

08002018 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a0b      	ldr	r2, [pc, #44]	; (8002054 <HAL_UART_TxCpltCallback+0x3c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d105      	bne.n	8002036 <HAL_UART_TxCpltCallback+0x1e>
		HAL_GPIO_WritePin(MODBUS_DE_GPIO_Port,MODBUS_DE_Pin, 0);
 800202a:	2200      	movs	r2, #0
 800202c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002030:	4809      	ldr	r0, [pc, #36]	; (8002058 <HAL_UART_TxCpltCallback+0x40>)
 8002032:	f004 f84b 	bl	80060cc <HAL_GPIO_WritePin>
	}
	if(huart->Instance == USART2){
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a08      	ldr	r2, [pc, #32]	; (800205c <HAL_UART_TxCpltCallback+0x44>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d105      	bne.n	800204c <HAL_UART_TxCpltCallback+0x34>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, 0);
 8002040:	2200      	movs	r2, #0
 8002042:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002046:	4806      	ldr	r0, [pc, #24]	; (8002060 <HAL_UART_TxCpltCallback+0x48>)
 8002048:	f004 f840 	bl	80060cc <HAL_GPIO_WritePin>
	}

}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40011000 	.word	0x40011000
 8002058:	40020400 	.word	0x40020400
 800205c:	40004400 	.word	0x40004400
 8002060:	40020800 	.word	0x40020800

08002064 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//HAL_ADC_Start_DMA(&hadc1, ADC_rawdata, 4);
	Modbus_init();
 800206c:	f7ff f846 	bl	80010fc <Modbus_init>
	osDelay(300);
 8002070:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002074:	f007 faf6 	bl	8009664 <osDelay>
	motor_identification();
 8002078:	f000 f820 	bl	80020bc <motor_identification>
	HAL_TIM_Base_Start_IT(&htim3);
 800207c:	4808      	ldr	r0, [pc, #32]	; (80020a0 <StartDefaultTask+0x3c>)
 800207e:	f004 fce7 	bl	8006a50 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8002082:	4808      	ldr	r0, [pc, #32]	; (80020a4 <StartDefaultTask+0x40>)
 8002084:	f004 fce4 	bl	8006a50 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim1); //16 khz ISR synchronized with PWM
 8002088:	4807      	ldr	r0, [pc, #28]	; (80020a8 <StartDefaultTask+0x44>)
 800208a:	f004 fce1 	bl	8006a50 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800208e:	213c      	movs	r1, #60	; 0x3c
 8002090:	4806      	ldr	r0, [pc, #24]	; (80020ac <StartDefaultTask+0x48>)
 8002092:	f004 ff81 	bl	8006f98 <HAL_TIM_Encoder_Start>
	/* Infinite loop */
	for(;;)
	{
    osDelay(1);
 8002096:	2001      	movs	r0, #1
 8002098:	f007 fae4 	bl	8009664 <osDelay>
 800209c:	e7fb      	b.n	8002096 <StartDefaultTask+0x32>
 800209e:	bf00      	nop
 80020a0:	20000634 	.word	0x20000634
 80020a4:	2000067c 	.word	0x2000067c
 80020a8:	200005a4 	.word	0x200005a4
 80020ac:	200005ec 	.word	0x200005ec

080020b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b4:	b672      	cpsid	i
}
 80020b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020b8:	e7fe      	b.n	80020b8 <Error_Handler+0x8>
	...

080020bc <motor_identification>:

extern UART_HandleTypeDef huart2;
uint8_t UART2_RX_raw[9];
ssi_encoder_data_t ssi_encoder_data;

void motor_identification(void){
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
	//first send 2 packets with 0x92 command, then 8 with 0x7A command (motor data read)
	uint8_t command = 0x92;
 80020c2:	2392      	movs	r3, #146	; 0x92
 80020c4:	71bb      	strb	r3, [r7, #6]
	for(uint8_t i=0;i<10;i++){
 80020c6:	2300      	movs	r3, #0
 80020c8:	71fb      	strb	r3, [r7, #7]
 80020ca:	e018      	b.n	80020fe <motor_identification+0x42>
		if(i>2){command=0x7A;}
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <motor_identification+0x1a>
 80020d2:	237a      	movs	r3, #122	; 0x7a
 80020d4:	71bb      	strb	r3, [r7, #6]
		HAL_UART_Transmit(&huart2, &command, 1, 100);
 80020d6:	1db9      	adds	r1, r7, #6
 80020d8:	2364      	movs	r3, #100	; 0x64
 80020da:	2201      	movs	r2, #1
 80020dc:	4838      	ldr	r0, [pc, #224]	; (80021c0 <motor_identification+0x104>)
 80020de:	f005 fec9 	bl	8007e74 <HAL_UART_Transmit>
		osDelay(1);
 80020e2:	2001      	movs	r0, #1
 80020e4:	f007 fabe 	bl	8009664 <osDelay>
		HAL_UART_Receive_DMA(&huart2, UART2_RX_raw, 9);
 80020e8:	2209      	movs	r2, #9
 80020ea:	4936      	ldr	r1, [pc, #216]	; (80021c4 <motor_identification+0x108>)
 80020ec:	4834      	ldr	r0, [pc, #208]	; (80021c0 <motor_identification+0x104>)
 80020ee:	f005 ffd1 	bl	8008094 <HAL_UART_Receive_DMA>
		osDelay(1);
 80020f2:	2001      	movs	r0, #1
 80020f4:	f007 fab6 	bl	8009664 <osDelay>
	for(uint8_t i=0;i<10;i++){
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	3301      	adds	r3, #1
 80020fc:	71fb      	strb	r3, [r7, #7]
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	2b09      	cmp	r3, #9
 8002102:	d9e3      	bls.n	80020cc <motor_identification+0x10>
	}
	//check if encoder sent data back ok
	if(UART2_RX_raw[1]!=0x21){ssi_encoder_data.encoder_state=encoder_error_no_communication;}
 8002104:	4b2f      	ldr	r3, [pc, #188]	; (80021c4 <motor_identification+0x108>)
 8002106:	785b      	ldrb	r3, [r3, #1]
 8002108:	2b21      	cmp	r3, #33	; 0x21
 800210a:	d003      	beq.n	8002114 <motor_identification+0x58>
 800210c:	4b2e      	ldr	r3, [pc, #184]	; (80021c8 <motor_identification+0x10c>)
 800210e:	2203      	movs	r2, #3
 8002110:	701a      	strb	r2, [r3, #0]
		}
		//determine speed and power
		ssi_encoder_data.motor_power=(UART2_RX_raw[4] >> 4)*100;
		ssi_encoder_data.motor_speed=(UART2_RX_raw[4] & 0x0F)*1000;
	}
}
 8002112:	e050      	b.n	80021b6 <motor_identification+0xfa>
		ssi_encoder_data.encoder_state=encoder_ok;
 8002114:	4b2c      	ldr	r3, [pc, #176]	; (80021c8 <motor_identification+0x10c>)
 8002116:	2200      	movs	r2, #0
 8002118:	701a      	strb	r2, [r3, #0]
		if(UART2_RX_raw[2]==0x41){ssi_encoder_data.encoder_resolution=p131072ppr;ssi_encoder_data.motor_family=j2super;}
 800211a:	4b2a      	ldr	r3, [pc, #168]	; (80021c4 <motor_identification+0x108>)
 800211c:	789b      	ldrb	r3, [r3, #2]
 800211e:	2b41      	cmp	r3, #65	; 0x41
 8002120:	d106      	bne.n	8002130 <motor_identification+0x74>
 8002122:	4b29      	ldr	r3, [pc, #164]	; (80021c8 <motor_identification+0x10c>)
 8002124:	2202      	movs	r2, #2
 8002126:	771a      	strb	r2, [r3, #28]
 8002128:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <motor_identification+0x10c>)
 800212a:	2202      	movs	r2, #2
 800212c:	775a      	strb	r2, [r3, #29]
 800212e:	e010      	b.n	8002152 <motor_identification+0x96>
		else if(UART2_RX_raw[2]==0x3D){ssi_encoder_data.encoder_resolution=p8192ppr;ssi_encoder_data.motor_family=j2;}
 8002130:	4b24      	ldr	r3, [pc, #144]	; (80021c4 <motor_identification+0x108>)
 8002132:	789b      	ldrb	r3, [r3, #2]
 8002134:	2b3d      	cmp	r3, #61	; 0x3d
 8002136:	d106      	bne.n	8002146 <motor_identification+0x8a>
 8002138:	4b23      	ldr	r3, [pc, #140]	; (80021c8 <motor_identification+0x10c>)
 800213a:	2201      	movs	r2, #1
 800213c:	771a      	strb	r2, [r3, #28]
 800213e:	4b22      	ldr	r3, [pc, #136]	; (80021c8 <motor_identification+0x10c>)
 8002140:	2201      	movs	r2, #1
 8002142:	775a      	strb	r2, [r3, #29]
 8002144:	e005      	b.n	8002152 <motor_identification+0x96>
		else{ssi_encoder_data.encoder_resolution=unknown_resolution;ssi_encoder_data.motor_family=unknown_family;}
 8002146:	4b20      	ldr	r3, [pc, #128]	; (80021c8 <motor_identification+0x10c>)
 8002148:	2200      	movs	r2, #0
 800214a:	771a      	strb	r2, [r3, #28]
 800214c:	4b1e      	ldr	r3, [pc, #120]	; (80021c8 <motor_identification+0x10c>)
 800214e:	2200      	movs	r2, #0
 8002150:	775a      	strb	r2, [r3, #29]
		switch(UART2_RX_raw[3]){
 8002152:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <motor_identification+0x108>)
 8002154:	78db      	ldrb	r3, [r3, #3]
 8002156:	2b02      	cmp	r3, #2
 8002158:	d005      	beq.n	8002166 <motor_identification+0xaa>
 800215a:	2b12      	cmp	r3, #18
 800215c:	d107      	bne.n	800216e <motor_identification+0xb2>
			ssi_encoder_data.motor_formfactor=kf;break;
 800215e:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <motor_identification+0x10c>)
 8002160:	2202      	movs	r2, #2
 8002162:	779a      	strb	r2, [r3, #30]
 8002164:	e007      	b.n	8002176 <motor_identification+0xba>
			ssi_encoder_data.motor_formfactor=mf;break;
 8002166:	4b18      	ldr	r3, [pc, #96]	; (80021c8 <motor_identification+0x10c>)
 8002168:	2201      	movs	r2, #1
 800216a:	779a      	strb	r2, [r3, #30]
 800216c:	e003      	b.n	8002176 <motor_identification+0xba>
			ssi_encoder_data.motor_formfactor=unknown_formfactor;break;
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <motor_identification+0x10c>)
 8002170:	2200      	movs	r2, #0
 8002172:	779a      	strb	r2, [r3, #30]
 8002174:	bf00      	nop
		ssi_encoder_data.motor_power=(UART2_RX_raw[4] >> 4)*100;
 8002176:	4b13      	ldr	r3, [pc, #76]	; (80021c4 <motor_identification+0x108>)
 8002178:	791b      	ldrb	r3, [r3, #4]
 800217a:	091b      	lsrs	r3, r3, #4
 800217c:	b2db      	uxtb	r3, r3
 800217e:	b29b      	uxth	r3, r3
 8002180:	461a      	mov	r2, r3
 8002182:	0092      	lsls	r2, r2, #2
 8002184:	4413      	add	r3, r2
 8002186:	461a      	mov	r2, r3
 8002188:	0091      	lsls	r1, r2, #2
 800218a:	461a      	mov	r2, r3
 800218c:	460b      	mov	r3, r1
 800218e:	4413      	add	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	b29a      	uxth	r2, r3
 8002194:	4b0c      	ldr	r3, [pc, #48]	; (80021c8 <motor_identification+0x10c>)
 8002196:	841a      	strh	r2, [r3, #32]
		ssi_encoder_data.motor_speed=(UART2_RX_raw[4] & 0x0F)*1000;
 8002198:	4b0a      	ldr	r3, [pc, #40]	; (80021c4 <motor_identification+0x108>)
 800219a:	791b      	ldrb	r3, [r3, #4]
 800219c:	b29b      	uxth	r3, r3
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	461a      	mov	r2, r3
 80021a6:	0152      	lsls	r2, r2, #5
 80021a8:	1ad2      	subs	r2, r2, r3
 80021aa:	0092      	lsls	r2, r2, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <motor_identification+0x10c>)
 80021b4:	845a      	strh	r2, [r3, #34]	; 0x22
}
 80021b6:	bf00      	nop
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000708 	.word	0x20000708
 80021c4:	200008d0 	.word	0x200008d0
 80021c8:	200008dc 	.word	0x200008dc

080021cc <PI_control>:
 *  Created on: Apr 9, 2022
 *      Author: Wiktor
 */
#include "pid.h"

float PI_control(PID_t  *pid_data, float error){
 80021cc:	b480      	push	{r7}
 80021ce:	b087      	sub	sp, #28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	ed87 0a00 	vstr	s0, [r7]
	float proportional = pid_data->proportional_gain * error;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	edd3 7a00 	vldr	s15, [r3]
 80021de:	ed97 7a00 	vldr	s14, [r7]
 80021e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e6:	edc7 7a03 	vstr	s15, [r7, #12]
	float integral = pid_data->last_integral + (pid_data->integral_gain*pid_data->sampling_time*0.5f*(error+pid_data->last_error));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	ed93 7a06 	vldr	s14, [r3, #24]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	edd3 6a01 	vldr	s13, [r3, #4]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80021fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002200:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002204:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	ed93 6a07 	vldr	s12, [r3, #28]
 800220e:	edd7 7a00 	vldr	s15, [r7]
 8002212:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002216:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800221a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800221e:	edc7 7a05 	vstr	s15, [r7, #20]
	//antiwindup
	if(integral>pid_data->antiwindup_limit){integral=pid_data->antiwindup_limit;}
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	edd3 7a02 	vldr	s15, [r3, #8]
 8002228:	ed97 7a05 	vldr	s14, [r7, #20]
 800222c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002234:	dd02      	ble.n	800223c <PI_control+0x70>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	617b      	str	r3, [r7, #20]
	if(integral<(pid_data->antiwindup_limit*-1)){integral=(pid_data->antiwindup_limit)*(-1.0f);}
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002242:	eef1 7a67 	vneg.f32	s15, s15
 8002246:	ed97 7a05 	vldr	s14, [r7, #20]
 800224a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800224e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002252:	d506      	bpl.n	8002262 <PI_control+0x96>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	edd3 7a02 	vldr	s15, [r3, #8]
 800225a:	eef1 7a67 	vneg.f32	s15, s15
 800225e:	edc7 7a05 	vstr	s15, [r7, #20]

	float output = proportional+integral;
 8002262:	ed97 7a03 	vldr	s14, [r7, #12]
 8002266:	edd7 7a05 	vldr	s15, [r7, #20]
 800226a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800226e:	edc7 7a04 	vstr	s15, [r7, #16]
	if(output>pid_data->output_limit){output=pid_data->output_limit;}
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	edd3 7a03 	vldr	s15, [r3, #12]
 8002278:	ed97 7a04 	vldr	s14, [r7, #16]
 800227c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002284:	dd02      	ble.n	800228c <PI_control+0xc0>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	613b      	str	r3, [r7, #16]
	if(output<((pid_data->output_limit)*(-1.0f))){output=(pid_data->output_limit)*(-1.0f);}
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002292:	eef1 7a67 	vneg.f32	s15, s15
 8002296:	ed97 7a04 	vldr	s14, [r7, #16]
 800229a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800229e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a2:	d506      	bpl.n	80022b2 <PI_control+0xe6>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80022aa:	eef1 7a67 	vneg.f32	s15, s15
 80022ae:	edc7 7a04 	vstr	s15, [r7, #16]

	pid_data->last_error=error;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	61da      	str	r2, [r3, #28]
	pid_data->last_integral=integral;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	619a      	str	r2, [r3, #24]
	pid_data->last_output=output;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	621a      	str	r2, [r3, #32]
	return output;
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	ee07 3a90 	vmov	s15, r3
}
 80022ca:	eeb0 0a67 	vmov.f32	s0, s15
 80022ce:	371c      	adds	r7, #28
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
 80022e2:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_MspInit+0x54>)
 80022e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e6:	4a11      	ldr	r2, [pc, #68]	; (800232c <HAL_MspInit+0x54>)
 80022e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022ec:	6453      	str	r3, [r2, #68]	; 0x44
 80022ee:	4b0f      	ldr	r3, [pc, #60]	; (800232c <HAL_MspInit+0x54>)
 80022f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022f6:	607b      	str	r3, [r7, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	603b      	str	r3, [r7, #0]
 80022fe:	4b0b      	ldr	r3, [pc, #44]	; (800232c <HAL_MspInit+0x54>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	4a0a      	ldr	r2, [pc, #40]	; (800232c <HAL_MspInit+0x54>)
 8002304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002308:	6413      	str	r3, [r2, #64]	; 0x40
 800230a:	4b08      	ldr	r3, [pc, #32]	; (800232c <HAL_MspInit+0x54>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	210f      	movs	r1, #15
 800231a:	f06f 0001 	mvn.w	r0, #1
 800231e:	f002 ffc8 	bl	80052b2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40023800 	.word	0x40023800

08002330 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b08a      	sub	sp, #40	; 0x28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002338:	f107 0314 	add.w	r3, r7, #20
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	605a      	str	r2, [r3, #4]
 8002342:	609a      	str	r2, [r3, #8]
 8002344:	60da      	str	r2, [r3, #12]
 8002346:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a2f      	ldr	r2, [pc, #188]	; (800240c <HAL_ADC_MspInit+0xdc>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d157      	bne.n	8002402 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	4b2e      	ldr	r3, [pc, #184]	; (8002410 <HAL_ADC_MspInit+0xe0>)
 8002358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235a:	4a2d      	ldr	r2, [pc, #180]	; (8002410 <HAL_ADC_MspInit+0xe0>)
 800235c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002360:	6453      	str	r3, [r2, #68]	; 0x44
 8002362:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <HAL_ADC_MspInit+0xe0>)
 8002364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	4b27      	ldr	r3, [pc, #156]	; (8002410 <HAL_ADC_MspInit+0xe0>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	4a26      	ldr	r2, [pc, #152]	; (8002410 <HAL_ADC_MspInit+0xe0>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	6313      	str	r3, [r2, #48]	; 0x30
 800237e:	4b24      	ldr	r3, [pc, #144]	; (8002410 <HAL_ADC_MspInit+0xe0>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = I_U_Pin|I_V_Pin|DC_VOLTAGE_Pin|HEATSINK_TEMP_Pin;
 800238a:	23f0      	movs	r3, #240	; 0xf0
 800238c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800238e:	2303      	movs	r3, #3
 8002390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002396:	f107 0314 	add.w	r3, r7, #20
 800239a:	4619      	mov	r1, r3
 800239c:	481d      	ldr	r0, [pc, #116]	; (8002414 <HAL_ADC_MspInit+0xe4>)
 800239e:	f003 fc2d 	bl	8005bfc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80023a2:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023a4:	4a1d      	ldr	r2, [pc, #116]	; (800241c <HAL_ADC_MspInit+0xec>)
 80023a6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80023a8:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80023b4:	4b18      	ldr	r3, [pc, #96]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80023ba:	4b17      	ldr	r3, [pc, #92]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023c0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023c2:	4b15      	ldr	r3, [pc, #84]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023c8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023ca:	4b13      	ldr	r3, [pc, #76]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023d0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80023d2:	4b11      	ldr	r3, [pc, #68]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80023d8:	4b0f      	ldr	r3, [pc, #60]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023de:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023e0:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023e6:	480c      	ldr	r0, [pc, #48]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023e8:	f002 ffa8 	bl	800533c <HAL_DMA_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80023f2:	f7ff fe5d 	bl	80020b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a07      	ldr	r2, [pc, #28]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023fa:	639a      	str	r2, [r3, #56]	; 0x38
 80023fc:	4a06      	ldr	r2, [pc, #24]	; (8002418 <HAL_ADC_MspInit+0xe8>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002402:	bf00      	nop
 8002404:	3728      	adds	r7, #40	; 0x28
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40012000 	.word	0x40012000
 8002410:	40023800 	.word	0x40023800
 8002414:	40020000 	.word	0x40020000
 8002418:	20000544 	.word	0x20000544
 800241c:	40026410 	.word	0x40026410

08002420 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a2a      	ldr	r2, [pc, #168]	; (80024d8 <HAL_TIM_Base_MspInit+0xb8>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d116      	bne.n	8002460 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	4b29      	ldr	r3, [pc, #164]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 8002438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243a:	4a28      	ldr	r2, [pc, #160]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6453      	str	r3, [r2, #68]	; 0x44
 8002442:	4b26      	ldr	r3, [pc, #152]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 8002444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	617b      	str	r3, [r7, #20]
 800244c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800244e:	2200      	movs	r2, #0
 8002450:	2105      	movs	r1, #5
 8002452:	2019      	movs	r0, #25
 8002454:	f002 ff2d 	bl	80052b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002458:	2019      	movs	r0, #25
 800245a:	f002 ff46 	bl	80052ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800245e:	e036      	b.n	80024ce <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a1e      	ldr	r2, [pc, #120]	; (80024e0 <HAL_TIM_Base_MspInit+0xc0>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d116      	bne.n	8002498 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	4b1b      	ldr	r3, [pc, #108]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	4a1a      	ldr	r2, [pc, #104]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 8002474:	f043 0302 	orr.w	r3, r3, #2
 8002478:	6413      	str	r3, [r2, #64]	; 0x40
 800247a:	4b18      	ldr	r3, [pc, #96]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002486:	2200      	movs	r2, #0
 8002488:	2105      	movs	r1, #5
 800248a:	201d      	movs	r0, #29
 800248c:	f002 ff11 	bl	80052b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002490:	201d      	movs	r0, #29
 8002492:	f002 ff2a 	bl	80052ea <HAL_NVIC_EnableIRQ>
}
 8002496:	e01a      	b.n	80024ce <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a11      	ldr	r2, [pc, #68]	; (80024e4 <HAL_TIM_Base_MspInit+0xc4>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d115      	bne.n	80024ce <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	4b0d      	ldr	r3, [pc, #52]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024aa:	4a0c      	ldr	r2, [pc, #48]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 80024ac:	f043 0304 	orr.w	r3, r3, #4
 80024b0:	6413      	str	r3, [r2, #64]	; 0x40
 80024b2:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <HAL_TIM_Base_MspInit+0xbc>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f003 0304 	and.w	r3, r3, #4
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80024be:	2200      	movs	r2, #0
 80024c0:	2105      	movs	r1, #5
 80024c2:	201e      	movs	r0, #30
 80024c4:	f002 fef5 	bl	80052b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80024c8:	201e      	movs	r0, #30
 80024ca:	f002 ff0e 	bl	80052ea <HAL_NVIC_EnableIRQ>
}
 80024ce:	bf00      	nop
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40010000 	.word	0x40010000
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40000400 	.word	0x40000400
 80024e4:	40000800 	.word	0x40000800

080024e8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08a      	sub	sp, #40	; 0x28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f0:	f107 0314 	add.w	r3, r7, #20
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	60da      	str	r2, [r3, #12]
 80024fe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002508:	d12b      	bne.n	8002562 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800250a:	2300      	movs	r3, #0
 800250c:	613b      	str	r3, [r7, #16]
 800250e:	4b17      	ldr	r3, [pc, #92]	; (800256c <HAL_TIM_Encoder_MspInit+0x84>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	4a16      	ldr	r2, [pc, #88]	; (800256c <HAL_TIM_Encoder_MspInit+0x84>)
 8002514:	f043 0301 	orr.w	r3, r3, #1
 8002518:	6413      	str	r3, [r2, #64]	; 0x40
 800251a:	4b14      	ldr	r3, [pc, #80]	; (800256c <HAL_TIM_Encoder_MspInit+0x84>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	613b      	str	r3, [r7, #16]
 8002524:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	4b10      	ldr	r3, [pc, #64]	; (800256c <HAL_TIM_Encoder_MspInit+0x84>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	4a0f      	ldr	r2, [pc, #60]	; (800256c <HAL_TIM_Encoder_MspInit+0x84>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	6313      	str	r3, [r2, #48]	; 0x30
 8002536:	4b0d      	ldr	r3, [pc, #52]	; (800256c <HAL_TIM_Encoder_MspInit+0x84>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_B_Pin|ENC_A_Pin;
 8002542:	2303      	movs	r3, #3
 8002544:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002546:	2302      	movs	r3, #2
 8002548:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254e:	2300      	movs	r3, #0
 8002550:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002552:	2301      	movs	r3, #1
 8002554:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002556:	f107 0314 	add.w	r3, r7, #20
 800255a:	4619      	mov	r1, r3
 800255c:	4804      	ldr	r0, [pc, #16]	; (8002570 <HAL_TIM_Encoder_MspInit+0x88>)
 800255e:	f003 fb4d 	bl	8005bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002562:	bf00      	nop
 8002564:	3728      	adds	r7, #40	; 0x28
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40020000 	.word	0x40020000

08002574 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a12      	ldr	r2, [pc, #72]	; (80025dc <HAL_TIM_MspPostInit+0x68>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d11e      	bne.n	80025d4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	4b11      	ldr	r3, [pc, #68]	; (80025e0 <HAL_TIM_MspPostInit+0x6c>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	4a10      	ldr	r2, [pc, #64]	; (80025e0 <HAL_TIM_MspPostInit+0x6c>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6313      	str	r3, [r2, #48]	; 0x30
 80025a6:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <HAL_TIM_MspPostInit+0x6c>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_Pin|V_PWM_Pin|W_PWM_Pin;
 80025b2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80025b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b8:	2302      	movs	r3, #2
 80025ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025c4:	2301      	movs	r3, #1
 80025c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c8:	f107 030c 	add.w	r3, r7, #12
 80025cc:	4619      	mov	r1, r3
 80025ce:	4805      	ldr	r0, [pc, #20]	; (80025e4 <HAL_TIM_MspPostInit+0x70>)
 80025d0:	f003 fb14 	bl	8005bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80025d4:	bf00      	nop
 80025d6:	3720      	adds	r7, #32
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40010000 	.word	0x40010000
 80025e0:	40023800 	.word	0x40023800
 80025e4:	40020000 	.word	0x40020000

080025e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08c      	sub	sp, #48	; 0x30
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f0:	f107 031c 	add.w	r3, r7, #28
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a97      	ldr	r2, [pc, #604]	; (8002864 <HAL_UART_MspInit+0x27c>)
 8002606:	4293      	cmp	r3, r2
 8002608:	f040 8092 	bne.w	8002730 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800260c:	2300      	movs	r3, #0
 800260e:	61bb      	str	r3, [r7, #24]
 8002610:	4b95      	ldr	r3, [pc, #596]	; (8002868 <HAL_UART_MspInit+0x280>)
 8002612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002614:	4a94      	ldr	r2, [pc, #592]	; (8002868 <HAL_UART_MspInit+0x280>)
 8002616:	f043 0310 	orr.w	r3, r3, #16
 800261a:	6453      	str	r3, [r2, #68]	; 0x44
 800261c:	4b92      	ldr	r3, [pc, #584]	; (8002868 <HAL_UART_MspInit+0x280>)
 800261e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002620:	f003 0310 	and.w	r3, r3, #16
 8002624:	61bb      	str	r3, [r7, #24]
 8002626:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	4b8e      	ldr	r3, [pc, #568]	; (8002868 <HAL_UART_MspInit+0x280>)
 800262e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002630:	4a8d      	ldr	r2, [pc, #564]	; (8002868 <HAL_UART_MspInit+0x280>)
 8002632:	f043 0302 	orr.w	r3, r3, #2
 8002636:	6313      	str	r3, [r2, #48]	; 0x30
 8002638:	4b8b      	ldr	r3, [pc, #556]	; (8002868 <HAL_UART_MspInit+0x280>)
 800263a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = MODBUS_TX_Pin|MODBUS_RX_Pin;
 8002644:	23c0      	movs	r3, #192	; 0xc0
 8002646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002650:	2303      	movs	r3, #3
 8002652:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002654:	2307      	movs	r3, #7
 8002656:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002658:	f107 031c 	add.w	r3, r7, #28
 800265c:	4619      	mov	r1, r3
 800265e:	4883      	ldr	r0, [pc, #524]	; (800286c <HAL_UART_MspInit+0x284>)
 8002660:	f003 facc 	bl	8005bfc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002664:	4b82      	ldr	r3, [pc, #520]	; (8002870 <HAL_UART_MspInit+0x288>)
 8002666:	4a83      	ldr	r2, [pc, #524]	; (8002874 <HAL_UART_MspInit+0x28c>)
 8002668:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800266a:	4b81      	ldr	r3, [pc, #516]	; (8002870 <HAL_UART_MspInit+0x288>)
 800266c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002670:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002672:	4b7f      	ldr	r3, [pc, #508]	; (8002870 <HAL_UART_MspInit+0x288>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002678:	4b7d      	ldr	r3, [pc, #500]	; (8002870 <HAL_UART_MspInit+0x288>)
 800267a:	2200      	movs	r2, #0
 800267c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800267e:	4b7c      	ldr	r3, [pc, #496]	; (8002870 <HAL_UART_MspInit+0x288>)
 8002680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002684:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002686:	4b7a      	ldr	r3, [pc, #488]	; (8002870 <HAL_UART_MspInit+0x288>)
 8002688:	2200      	movs	r2, #0
 800268a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800268c:	4b78      	ldr	r3, [pc, #480]	; (8002870 <HAL_UART_MspInit+0x288>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002692:	4b77      	ldr	r3, [pc, #476]	; (8002870 <HAL_UART_MspInit+0x288>)
 8002694:	2200      	movs	r2, #0
 8002696:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002698:	4b75      	ldr	r3, [pc, #468]	; (8002870 <HAL_UART_MspInit+0x288>)
 800269a:	2200      	movs	r2, #0
 800269c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800269e:	4b74      	ldr	r3, [pc, #464]	; (8002870 <HAL_UART_MspInit+0x288>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80026a4:	4872      	ldr	r0, [pc, #456]	; (8002870 <HAL_UART_MspInit+0x288>)
 80026a6:	f002 fe49 	bl	800533c <HAL_DMA_Init>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80026b0:	f7ff fcfe 	bl	80020b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a6e      	ldr	r2, [pc, #440]	; (8002870 <HAL_UART_MspInit+0x288>)
 80026b8:	639a      	str	r2, [r3, #56]	; 0x38
 80026ba:	4a6d      	ldr	r2, [pc, #436]	; (8002870 <HAL_UART_MspInit+0x288>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80026c0:	4b6d      	ldr	r3, [pc, #436]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026c2:	4a6e      	ldr	r2, [pc, #440]	; (800287c <HAL_UART_MspInit+0x294>)
 80026c4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80026c6:	4b6c      	ldr	r3, [pc, #432]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026cc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026ce:	4b6a      	ldr	r3, [pc, #424]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026d0:	2240      	movs	r2, #64	; 0x40
 80026d2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026d4:	4b68      	ldr	r3, [pc, #416]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026da:	4b67      	ldr	r3, [pc, #412]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026e0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026e2:	4b65      	ldr	r3, [pc, #404]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026e8:	4b63      	ldr	r3, [pc, #396]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80026ee:	4b62      	ldr	r3, [pc, #392]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80026f4:	4b60      	ldr	r3, [pc, #384]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80026fa:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026fc:	4b5e      	ldr	r3, [pc, #376]	; (8002878 <HAL_UART_MspInit+0x290>)
 80026fe:	2200      	movs	r2, #0
 8002700:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002702:	485d      	ldr	r0, [pc, #372]	; (8002878 <HAL_UART_MspInit+0x290>)
 8002704:	f002 fe1a 	bl	800533c <HAL_DMA_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800270e:	f7ff fccf 	bl	80020b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a58      	ldr	r2, [pc, #352]	; (8002878 <HAL_UART_MspInit+0x290>)
 8002716:	635a      	str	r2, [r3, #52]	; 0x34
 8002718:	4a57      	ldr	r2, [pc, #348]	; (8002878 <HAL_UART_MspInit+0x290>)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800271e:	2200      	movs	r2, #0
 8002720:	2105      	movs	r1, #5
 8002722:	2025      	movs	r0, #37	; 0x25
 8002724:	f002 fdc5 	bl	80052b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002728:	2025      	movs	r0, #37	; 0x25
 800272a:	f002 fdde 	bl	80052ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800272e:	e095      	b.n	800285c <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a52      	ldr	r2, [pc, #328]	; (8002880 <HAL_UART_MspInit+0x298>)
 8002736:	4293      	cmp	r3, r2
 8002738:	f040 8090 	bne.w	800285c <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART2_CLK_ENABLE();
 800273c:	2300      	movs	r3, #0
 800273e:	613b      	str	r3, [r7, #16]
 8002740:	4b49      	ldr	r3, [pc, #292]	; (8002868 <HAL_UART_MspInit+0x280>)
 8002742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002744:	4a48      	ldr	r2, [pc, #288]	; (8002868 <HAL_UART_MspInit+0x280>)
 8002746:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800274a:	6413      	str	r3, [r2, #64]	; 0x40
 800274c:	4b46      	ldr	r3, [pc, #280]	; (8002868 <HAL_UART_MspInit+0x280>)
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	4b42      	ldr	r3, [pc, #264]	; (8002868 <HAL_UART_MspInit+0x280>)
 800275e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002760:	4a41      	ldr	r2, [pc, #260]	; (8002868 <HAL_UART_MspInit+0x280>)
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	6313      	str	r3, [r2, #48]	; 0x30
 8002768:	4b3f      	ldr	r3, [pc, #252]	; (8002868 <HAL_UART_MspInit+0x280>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SSI_TX_Pin|SSI_RX_Pin;
 8002774:	230c      	movs	r3, #12
 8002776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002778:	2302      	movs	r3, #2
 800277a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277c:	2300      	movs	r3, #0
 800277e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002780:	2303      	movs	r3, #3
 8002782:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002784:	2307      	movs	r3, #7
 8002786:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002788:	f107 031c 	add.w	r3, r7, #28
 800278c:	4619      	mov	r1, r3
 800278e:	483d      	ldr	r0, [pc, #244]	; (8002884 <HAL_UART_MspInit+0x29c>)
 8002790:	f003 fa34 	bl	8005bfc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002794:	4b3c      	ldr	r3, [pc, #240]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 8002796:	4a3d      	ldr	r2, [pc, #244]	; (800288c <HAL_UART_MspInit+0x2a4>)
 8002798:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800279a:	4b3b      	ldr	r3, [pc, #236]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 800279c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027a0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027a2:	4b39      	ldr	r3, [pc, #228]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027a8:	4b37      	ldr	r3, [pc, #220]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027ae:	4b36      	ldr	r3, [pc, #216]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027b4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027b6:	4b34      	ldr	r3, [pc, #208]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027bc:	4b32      	ldr	r3, [pc, #200]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027be:	2200      	movs	r2, #0
 80027c0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80027c2:	4b31      	ldr	r3, [pc, #196]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027c8:	4b2f      	ldr	r3, [pc, #188]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027ce:	4b2e      	ldr	r3, [pc, #184]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80027d4:	482c      	ldr	r0, [pc, #176]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027d6:	f002 fdb1 	bl	800533c <HAL_DMA_Init>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 80027e0:	f7ff fc66 	bl	80020b0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a28      	ldr	r2, [pc, #160]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027e8:	639a      	str	r2, [r3, #56]	; 0x38
 80027ea:	4a27      	ldr	r2, [pc, #156]	; (8002888 <HAL_UART_MspInit+0x2a0>)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80027f0:	4b27      	ldr	r3, [pc, #156]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 80027f2:	4a28      	ldr	r2, [pc, #160]	; (8002894 <HAL_UART_MspInit+0x2ac>)
 80027f4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80027f6:	4b26      	ldr	r3, [pc, #152]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 80027f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027fc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027fe:	4b24      	ldr	r3, [pc, #144]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002800:	2240      	movs	r2, #64	; 0x40
 8002802:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002804:	4b22      	ldr	r3, [pc, #136]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002806:	2200      	movs	r2, #0
 8002808:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800280a:	4b21      	ldr	r3, [pc, #132]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 800280c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002810:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002812:	4b1f      	ldr	r3, [pc, #124]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002814:	2200      	movs	r2, #0
 8002816:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002818:	4b1d      	ldr	r3, [pc, #116]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 800281a:	2200      	movs	r2, #0
 800281c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800281e:	4b1c      	ldr	r3, [pc, #112]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002820:	2200      	movs	r2, #0
 8002822:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002824:	4b1a      	ldr	r3, [pc, #104]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002826:	2200      	movs	r2, #0
 8002828:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800282a:	4b19      	ldr	r3, [pc, #100]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 800282c:	2200      	movs	r2, #0
 800282e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002830:	4817      	ldr	r0, [pc, #92]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002832:	f002 fd83 	bl	800533c <HAL_DMA_Init>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <HAL_UART_MspInit+0x258>
      Error_Handler();
 800283c:	f7ff fc38 	bl	80020b0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a13      	ldr	r2, [pc, #76]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002844:	635a      	str	r2, [r3, #52]	; 0x34
 8002846:	4a12      	ldr	r2, [pc, #72]	; (8002890 <HAL_UART_MspInit+0x2a8>)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800284c:	2200      	movs	r2, #0
 800284e:	2105      	movs	r1, #5
 8002850:	2026      	movs	r0, #38	; 0x26
 8002852:	f002 fd2e 	bl	80052b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002856:	2026      	movs	r0, #38	; 0x26
 8002858:	f002 fd47 	bl	80052ea <HAL_NVIC_EnableIRQ>
}
 800285c:	bf00      	nop
 800285e:	3730      	adds	r7, #48	; 0x30
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40011000 	.word	0x40011000
 8002868:	40023800 	.word	0x40023800
 800286c:	40020400 	.word	0x40020400
 8002870:	2000074c 	.word	0x2000074c
 8002874:	40026440 	.word	0x40026440
 8002878:	200007ac 	.word	0x200007ac
 800287c:	400264b8 	.word	0x400264b8
 8002880:	40004400 	.word	0x40004400
 8002884:	40020000 	.word	0x40020000
 8002888:	2000080c 	.word	0x2000080c
 800288c:	40026088 	.word	0x40026088
 8002890:	2000086c 	.word	0x2000086c
 8002894:	400260a0 	.word	0x400260a0

08002898 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a1d      	ldr	r2, [pc, #116]	; (800291c <HAL_UART_MspDeInit+0x84>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d117      	bne.n	80028da <HAL_UART_MspDeInit+0x42>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80028aa:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <HAL_UART_MspDeInit+0x88>)
 80028ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ae:	4a1c      	ldr	r2, [pc, #112]	; (8002920 <HAL_UART_MspDeInit+0x88>)
 80028b0:	f023 0310 	bic.w	r3, r3, #16
 80028b4:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOB, MODBUS_TX_Pin|MODBUS_RX_Pin);
 80028b6:	21c0      	movs	r1, #192	; 0xc0
 80028b8:	481a      	ldr	r0, [pc, #104]	; (8002924 <HAL_UART_MspDeInit+0x8c>)
 80028ba:	f003 fb23 	bl	8005f04 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c2:	4618      	mov	r0, r3
 80028c4:	f002 fde8 	bl	8005498 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028cc:	4618      	mov	r0, r3
 80028ce:	f002 fde3 	bl	8005498 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80028d2:	2025      	movs	r0, #37	; 0x25
 80028d4:	f002 fd17 	bl	8005306 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80028d8:	e01b      	b.n	8002912 <HAL_UART_MspDeInit+0x7a>
  else if(huart->Instance==USART2)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a12      	ldr	r2, [pc, #72]	; (8002928 <HAL_UART_MspDeInit+0x90>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d116      	bne.n	8002912 <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART2_CLK_DISABLE();
 80028e4:	4b0e      	ldr	r3, [pc, #56]	; (8002920 <HAL_UART_MspDeInit+0x88>)
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	4a0d      	ldr	r2, [pc, #52]	; (8002920 <HAL_UART_MspDeInit+0x88>)
 80028ea:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80028ee:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, SSI_TX_Pin|SSI_RX_Pin);
 80028f0:	210c      	movs	r1, #12
 80028f2:	480e      	ldr	r0, [pc, #56]	; (800292c <HAL_UART_MspDeInit+0x94>)
 80028f4:	f003 fb06 	bl	8005f04 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fc:	4618      	mov	r0, r3
 80028fe:	f002 fdcb 	bl	8005498 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002906:	4618      	mov	r0, r3
 8002908:	f002 fdc6 	bl	8005498 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800290c:	2026      	movs	r0, #38	; 0x26
 800290e:	f002 fcfa 	bl	8005306 <HAL_NVIC_DisableIRQ>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40011000 	.word	0x40011000
 8002920:	40023800 	.word	0x40023800
 8002924:	40020400 	.word	0x40020400
 8002928:	40004400 	.word	0x40004400
 800292c:	40020000 	.word	0x40020000

08002930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002934:	e7fe      	b.n	8002934 <NMI_Handler+0x4>

08002936 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002936:	b480      	push	{r7}
 8002938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800293a:	e7fe      	b.n	800293a <HardFault_Handler+0x4>

0800293c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002940:	e7fe      	b.n	8002940 <MemManage_Handler+0x4>

08002942 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002942:	b480      	push	{r7}
 8002944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002946:	e7fe      	b.n	8002946 <BusFault_Handler+0x4>

08002948 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800294c:	e7fe      	b.n	800294c <UsageFault_Handler+0x4>

0800294e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002960:	f001 ff96 	bl	8004890 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002964:	f008 fab6 	bl	800aed4 <xTaskGetSchedulerState>
 8002968:	4603      	mov	r3, r0
 800296a:	2b01      	cmp	r3, #1
 800296c:	d001      	beq.n	8002972 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800296e:	f009 f89b 	bl	800baa8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800297c:	4802      	ldr	r0, [pc, #8]	; (8002988 <DMA1_Stream5_IRQHandler+0x10>)
 800297e:	f002 fed3 	bl	8005728 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	2000080c 	.word	0x2000080c

0800298c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002990:	4802      	ldr	r0, [pc, #8]	; (800299c <DMA1_Stream6_IRQHandler+0x10>)
 8002992:	f002 fec9 	bl	8005728 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	2000086c 	.word	0x2000086c

080029a0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029a4:	4802      	ldr	r0, [pc, #8]	; (80029b0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80029a6:	f004 fb85 	bl	80070b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	200005a4 	.word	0x200005a4

080029b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	HAL_ADC_Start_DMA(&hadc1, ADC_rawdata, 4);
 80029b8:	2204      	movs	r2, #4
 80029ba:	4908      	ldr	r1, [pc, #32]	; (80029dc <TIM3_IRQHandler+0x28>)
 80029bc:	4808      	ldr	r0, [pc, #32]	; (80029e0 <TIM3_IRQHandler+0x2c>)
 80029be:	f001 ffcb 	bl	8004958 <HAL_ADC_Start_DMA>
	tamagawa_encoder_read_position();
 80029c2:	f001 f909 	bl	8003bd8 <tamagawa_encoder_read_position>
	HAL_GPIO_WritePin(DISP_LATCH_GPIO_Port, DISP_LATCH_Pin, 1);
 80029c6:	2201      	movs	r2, #1
 80029c8:	2104      	movs	r1, #4
 80029ca:	4806      	ldr	r0, [pc, #24]	; (80029e4 <TIM3_IRQHandler+0x30>)
 80029cc:	f003 fb7e 	bl	80060cc <HAL_GPIO_WritePin>

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029d0:	4805      	ldr	r0, [pc, #20]	; (80029e8 <TIM3_IRQHandler+0x34>)
 80029d2:	f004 fb6f 	bl	80070b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000900 	.word	0x20000900
 80029e0:	200004fc 	.word	0x200004fc
 80029e4:	40020400 	.word	0x40020400
 80029e8:	20000634 	.word	0x20000634

080029ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
if(speed_setpoint_rpm!=0){
 80029f0:	4b0f      	ldr	r3, [pc, #60]	; (8002a30 <TIM4_IRQHandler+0x44>)
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	b21b      	sxth	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d015      	beq.n	8002a26 <TIM4_IRQHandler+0x3a>
	torque_setpoint = PI_control(&speed_controller_data, speed_setpoint_rpm-filtered_speed);
 80029fa:	4b0d      	ldr	r3, [pc, #52]	; (8002a30 <TIM4_IRQHandler+0x44>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	b21b      	sxth	r3, r3
 8002a00:	ee07 3a90 	vmov	s15, r3
 8002a04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a08:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <TIM4_IRQHandler+0x48>)
 8002a0a:	edd3 7a00 	vldr	s15, [r3]
 8002a0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a12:	eeb0 0a67 	vmov.f32	s0, s15
 8002a16:	4808      	ldr	r0, [pc, #32]	; (8002a38 <TIM4_IRQHandler+0x4c>)
 8002a18:	f7ff fbd8 	bl	80021cc <PI_control>
 8002a1c:	eef0 7a40 	vmov.f32	s15, s0
 8002a20:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <TIM4_IRQHandler+0x50>)
 8002a22:	edc3 7a00 	vstr	s15, [r3]
}
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002a26:	4806      	ldr	r0, [pc, #24]	; (8002a40 <TIM4_IRQHandler+0x54>)
 8002a28:	f004 fb44 	bl	80070b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	20000910 	.word	0x20000910
 8002a34:	200009a8 	.word	0x200009a8
 8002a38:	20000084 	.word	0x20000084
 8002a3c:	2000092c 	.word	0x2000092c
 8002a40:	2000067c 	.word	0x2000067c

08002a44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a48:	4802      	ldr	r0, [pc, #8]	; (8002a54 <USART1_IRQHandler+0x10>)
 8002a4a:	f005 fbb9 	bl	80081c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	200006c4 	.word	0x200006c4

08002a58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a5c:	4802      	ldr	r0, [pc, #8]	; (8002a68 <USART2_IRQHandler+0x10>)
 8002a5e:	f005 fbaf 	bl	80081c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000708 	.word	0x20000708

08002a6c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
	HAL_GPIO_WritePin(DISP_LATCH_GPIO_Port, DISP_LATCH_Pin, 0);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2104      	movs	r1, #4
 8002a76:	485b      	ldr	r0, [pc, #364]	; (8002be4 <DMA2_Stream0_IRQHandler+0x178>)
 8002a78:	f003 fb28 	bl	80060cc <HAL_GPIO_WritePin>
	if(zerocurrent_reading_loop_i<15){
 8002a7c:	4b5a      	ldr	r3, [pc, #360]	; (8002be8 <DMA2_Stream0_IRQHandler+0x17c>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b0e      	cmp	r3, #14
 8002a82:	d82f      	bhi.n	8002ae4 <DMA2_Stream0_IRQHandler+0x78>
				I_U_zerocurrentreading+=ADC_rawdata[0];
 8002a84:	4b59      	ldr	r3, [pc, #356]	; (8002bec <DMA2_Stream0_IRQHandler+0x180>)
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	4b59      	ldr	r3, [pc, #356]	; (8002bf0 <DMA2_Stream0_IRQHandler+0x184>)
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	4413      	add	r3, r2
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	4b57      	ldr	r3, [pc, #348]	; (8002bf0 <DMA2_Stream0_IRQHandler+0x184>)
 8002a94:	801a      	strh	r2, [r3, #0]
				I_V_zerocurrentreading+=ADC_rawdata[1];
 8002a96:	4b55      	ldr	r3, [pc, #340]	; (8002bec <DMA2_Stream0_IRQHandler+0x180>)
 8002a98:	885b      	ldrh	r3, [r3, #2]
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	4b55      	ldr	r3, [pc, #340]	; (8002bf4 <DMA2_Stream0_IRQHandler+0x188>)
 8002a9e:	881b      	ldrh	r3, [r3, #0]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	4b53      	ldr	r3, [pc, #332]	; (8002bf4 <DMA2_Stream0_IRQHandler+0x188>)
 8002aa6:	801a      	strh	r2, [r3, #0]
				if(zerocurrent_reading_loop_i==14){I_U_zerocurrentreading/=15;I_V_zerocurrentreading/=15;}
 8002aa8:	4b4f      	ldr	r3, [pc, #316]	; (8002be8 <DMA2_Stream0_IRQHandler+0x17c>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	2b0e      	cmp	r3, #14
 8002aae:	d111      	bne.n	8002ad4 <DMA2_Stream0_IRQHandler+0x68>
 8002ab0:	4b4f      	ldr	r3, [pc, #316]	; (8002bf0 <DMA2_Stream0_IRQHandler+0x184>)
 8002ab2:	881b      	ldrh	r3, [r3, #0]
 8002ab4:	4a50      	ldr	r2, [pc, #320]	; (8002bf8 <DMA2_Stream0_IRQHandler+0x18c>)
 8002ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aba:	08db      	lsrs	r3, r3, #3
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	4b4c      	ldr	r3, [pc, #304]	; (8002bf0 <DMA2_Stream0_IRQHandler+0x184>)
 8002ac0:	801a      	strh	r2, [r3, #0]
 8002ac2:	4b4c      	ldr	r3, [pc, #304]	; (8002bf4 <DMA2_Stream0_IRQHandler+0x188>)
 8002ac4:	881b      	ldrh	r3, [r3, #0]
 8002ac6:	4a4c      	ldr	r2, [pc, #304]	; (8002bf8 <DMA2_Stream0_IRQHandler+0x18c>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	08db      	lsrs	r3, r3, #3
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	4b48      	ldr	r3, [pc, #288]	; (8002bf4 <DMA2_Stream0_IRQHandler+0x188>)
 8002ad2:	801a      	strh	r2, [r3, #0]
				zerocurrent_reading_loop_i++;
 8002ad4:	4b44      	ldr	r3, [pc, #272]	; (8002be8 <DMA2_Stream0_IRQHandler+0x17c>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	4b42      	ldr	r3, [pc, #264]	; (8002be8 <DMA2_Stream0_IRQHandler+0x17c>)
 8002ade:	701a      	strb	r2, [r3, #0]
 8002ae0:	f001 b836 	b.w	8003b50 <DMA2_Stream0_IRQHandler+0x10e4>
			}else{

				if(ADC_rawdata[0]<40 || ADC_rawdata[1]<40 ||ADC_rawdata[0]>4000 || ADC_rawdata[1]>4000){
 8002ae4:	4b41      	ldr	r3, [pc, #260]	; (8002bec <DMA2_Stream0_IRQHandler+0x180>)
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2b27      	cmp	r3, #39	; 0x27
 8002aec:	d910      	bls.n	8002b10 <DMA2_Stream0_IRQHandler+0xa4>
 8002aee:	4b3f      	ldr	r3, [pc, #252]	; (8002bec <DMA2_Stream0_IRQHandler+0x180>)
 8002af0:	885b      	ldrh	r3, [r3, #2]
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b27      	cmp	r3, #39	; 0x27
 8002af6:	d90b      	bls.n	8002b10 <DMA2_Stream0_IRQHandler+0xa4>
 8002af8:	4b3c      	ldr	r3, [pc, #240]	; (8002bec <DMA2_Stream0_IRQHandler+0x180>)
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002b02:	d805      	bhi.n	8002b10 <DMA2_Stream0_IRQHandler+0xa4>
 8002b04:	4b39      	ldr	r3, [pc, #228]	; (8002bec <DMA2_Stream0_IRQHandler+0x180>)
 8002b06:	885b      	ldrh	r3, [r3, #2]
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002b0e:	d90d      	bls.n	8002b2c <DMA2_Stream0_IRQHandler+0xc0>
					if(measurement_error_counter==1)inverter_error_trip(shortcircuit);
 8002b10:	4b3a      	ldr	r3, [pc, #232]	; (8002bfc <DMA2_Stream0_IRQHandler+0x190>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d102      	bne.n	8002b1e <DMA2_Stream0_IRQHandler+0xb2>
 8002b18:	2003      	movs	r0, #3
 8002b1a:	f7fe fc4d 	bl	80013b8 <inverter_error_trip>
					measurement_error_counter++;
 8002b1e:	4b37      	ldr	r3, [pc, #220]	; (8002bfc <DMA2_Stream0_IRQHandler+0x190>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	3301      	adds	r3, #1
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	4b35      	ldr	r3, [pc, #212]	; (8002bfc <DMA2_Stream0_IRQHandler+0x190>)
 8002b28:	701a      	strb	r2, [r3, #0]
 8002b2a:	e002      	b.n	8002b32 <DMA2_Stream0_IRQHandler+0xc6>
				}else{measurement_error_counter=0;}
 8002b2c:	4b33      	ldr	r3, [pc, #204]	; (8002bfc <DMA2_Stream0_IRQHandler+0x190>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	701a      	strb	r2, [r3, #0]
				//DC link voltage
				U_DClink = (float)ADC_rawdata[2]*0.0250945f;
 8002b32:	4b2e      	ldr	r3, [pc, #184]	; (8002bec <DMA2_Stream0_IRQHandler+0x180>)
 8002b34:	889b      	ldrh	r3, [r3, #4]
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	ee07 3a90 	vmov	s15, r3
 8002b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b40:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002c00 <DMA2_Stream0_IRQHandler+0x194>
 8002b44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b48:	4b2e      	ldr	r3, [pc, #184]	; (8002c04 <DMA2_Stream0_IRQHandler+0x198>)
 8002b4a:	edc3 7a00 	vstr	s15, [r3]
				U_DClink_filtered = LowPassFilter(0.01f, U_DClink, &U_DClink_last);
 8002b4e:	4b2d      	ldr	r3, [pc, #180]	; (8002c04 <DMA2_Stream0_IRQHandler+0x198>)
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	482c      	ldr	r0, [pc, #176]	; (8002c08 <DMA2_Stream0_IRQHandler+0x19c>)
 8002b56:	eef0 0a67 	vmov.f32	s1, s15
 8002b5a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8002c0c <DMA2_Stream0_IRQHandler+0x1a0>
 8002b5e:	f7fe fd03 	bl	8001568 <LowPassFilter>
 8002b62:	eef0 7a40 	vmov.f32	s15, s0
 8002b66:	4b2a      	ldr	r3, [pc, #168]	; (8002c10 <DMA2_Stream0_IRQHandler+0x1a4>)
 8002b68:	edc3 7a00 	vstr	s15, [r3]

				if(U_DClink_filtered>INVERTER_OVERVOLTAGE_LEVEL && OV_measurement_error_counter<2){if(OV_measurement_error_counter==1){inverter_error_trip(overvoltage);}OV_measurement_error_counter++;}else{OV_measurement_error_counter=0;}
 8002b6c:	4b28      	ldr	r3, [pc, #160]	; (8002c10 <DMA2_Stream0_IRQHandler+0x1a4>)
 8002b6e:	edd3 7a00 	vldr	s15, [r3]
 8002b72:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002c14 <DMA2_Stream0_IRQHandler+0x1a8>
 8002b76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7e:	dd11      	ble.n	8002ba4 <DMA2_Stream0_IRQHandler+0x138>
 8002b80:	4b25      	ldr	r3, [pc, #148]	; (8002c18 <DMA2_Stream0_IRQHandler+0x1ac>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d80d      	bhi.n	8002ba4 <DMA2_Stream0_IRQHandler+0x138>
 8002b88:	4b23      	ldr	r3, [pc, #140]	; (8002c18 <DMA2_Stream0_IRQHandler+0x1ac>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d102      	bne.n	8002b96 <DMA2_Stream0_IRQHandler+0x12a>
 8002b90:	2002      	movs	r0, #2
 8002b92:	f7fe fc11 	bl	80013b8 <inverter_error_trip>
 8002b96:	4b20      	ldr	r3, [pc, #128]	; (8002c18 <DMA2_Stream0_IRQHandler+0x1ac>)
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	4b1e      	ldr	r3, [pc, #120]	; (8002c18 <DMA2_Stream0_IRQHandler+0x1ac>)
 8002ba0:	701a      	strb	r2, [r3, #0]
 8002ba2:	e002      	b.n	8002baa <DMA2_Stream0_IRQHandler+0x13e>
 8002ba4:	4b1c      	ldr	r3, [pc, #112]	; (8002c18 <DMA2_Stream0_IRQHandler+0x1ac>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
				if(U_DClink_filtered<INVERTER_UNDERVOLTAGE_LEVEL && UV_measurement_error_counter<2){if(UV_measurement_error_counter==1){inverter_error_trip(undervoltage);}UV_measurement_error_counter++;}else{UV_measurement_error_counter=0;} //2 measurements under a treshold must happen in a row
 8002baa:	4b19      	ldr	r3, [pc, #100]	; (8002c10 <DMA2_Stream0_IRQHandler+0x1a4>)
 8002bac:	edd3 7a00 	vldr	s15, [r3]
 8002bb0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002bb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bbc:	d530      	bpl.n	8002c20 <DMA2_Stream0_IRQHandler+0x1b4>
 8002bbe:	4b17      	ldr	r3, [pc, #92]	; (8002c1c <DMA2_Stream0_IRQHandler+0x1b0>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d82c      	bhi.n	8002c20 <DMA2_Stream0_IRQHandler+0x1b4>
 8002bc6:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <DMA2_Stream0_IRQHandler+0x1b0>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d102      	bne.n	8002bd4 <DMA2_Stream0_IRQHandler+0x168>
 8002bce:	2001      	movs	r0, #1
 8002bd0:	f7fe fbf2 	bl	80013b8 <inverter_error_trip>
 8002bd4:	4b11      	ldr	r3, [pc, #68]	; (8002c1c <DMA2_Stream0_IRQHandler+0x1b0>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <DMA2_Stream0_IRQHandler+0x1b0>)
 8002bde:	701a      	strb	r2, [r3, #0]
 8002be0:	e021      	b.n	8002c26 <DMA2_Stream0_IRQHandler+0x1ba>
 8002be2:	bf00      	nop
 8002be4:	40020400 	.word	0x40020400
 8002be8:	20000930 	.word	0x20000930
 8002bec:	20000900 	.word	0x20000900
 8002bf0:	20000932 	.word	0x20000932
 8002bf4:	20000934 	.word	0x20000934
 8002bf8:	88888889 	.word	0x88888889
 8002bfc:	20000928 	.word	0x20000928
 8002c00:	3ccd92fb 	.word	0x3ccd92fb
 8002c04:	2000091c 	.word	0x2000091c
 8002c08:	20000920 	.word	0x20000920
 8002c0c:	3c23d70a 	.word	0x3c23d70a
 8002c10:	20000924 	.word	0x20000924
 8002c14:	42b40000 	.word	0x42b40000
 8002c18:	2000092b 	.word	0x2000092b
 8002c1c:	2000092a 	.word	0x2000092a
 8002c20:	4bb3      	ldr	r3, [pc, #716]	; (8002ef0 <DMA2_Stream0_IRQHandler+0x484>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	701a      	strb	r2, [r3, #0]
				modbus_registers_buffer[14] = (uint16_t)(U_DClink_filtered*10.0f);
 8002c26:	4bb3      	ldr	r3, [pc, #716]	; (8002ef4 <DMA2_Stream0_IRQHandler+0x488>)
 8002c28:	edd3 7a00 	vldr	s15, [r3]
 8002c2c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c38:	ee17 3a90 	vmov	r3, s15
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	4bae      	ldr	r3, [pc, #696]	; (8002ef8 <DMA2_Stream0_IRQHandler+0x48c>)
 8002c40:	839a      	strh	r2, [r3, #28]
				//current calculation
				I_U_raw=ADC_rawdata[0]-I_U_zerocurrentreading;
 8002c42:	4bae      	ldr	r3, [pc, #696]	; (8002efc <DMA2_Stream0_IRQHandler+0x490>)
 8002c44:	881b      	ldrh	r3, [r3, #0]
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	4bad      	ldr	r3, [pc, #692]	; (8002f00 <DMA2_Stream0_IRQHandler+0x494>)
 8002c4a:	881b      	ldrh	r3, [r3, #0]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	b21a      	sxth	r2, r3
 8002c52:	4bac      	ldr	r3, [pc, #688]	; (8002f04 <DMA2_Stream0_IRQHandler+0x498>)
 8002c54:	801a      	strh	r2, [r3, #0]
				I_V_raw=ADC_rawdata[1]-I_V_zerocurrentreading;
 8002c56:	4ba9      	ldr	r3, [pc, #676]	; (8002efc <DMA2_Stream0_IRQHandler+0x490>)
 8002c58:	885b      	ldrh	r3, [r3, #2]
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	4baa      	ldr	r3, [pc, #680]	; (8002f08 <DMA2_Stream0_IRQHandler+0x49c>)
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	b21a      	sxth	r2, r3
 8002c66:	4ba9      	ldr	r3, [pc, #676]	; (8002f0c <DMA2_Stream0_IRQHandler+0x4a0>)
 8002c68:	801a      	strh	r2, [r3, #0]
				I_U=(float)I_U_raw*CURRENT_SENSE_RATIO;
 8002c6a:	4ba6      	ldr	r3, [pc, #664]	; (8002f04 <DMA2_Stream0_IRQHandler+0x498>)
 8002c6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c70:	ee07 3a90 	vmov	s15, r3
 8002c74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c78:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002f10 <DMA2_Stream0_IRQHandler+0x4a4>
 8002c7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c80:	4ba4      	ldr	r3, [pc, #656]	; (8002f14 <DMA2_Stream0_IRQHandler+0x4a8>)
 8002c82:	edc3 7a00 	vstr	s15, [r3]
				I_V=(float)I_V_raw*CURRENT_SENSE_RATIO;
 8002c86:	4ba1      	ldr	r3, [pc, #644]	; (8002f0c <DMA2_Stream0_IRQHandler+0x4a0>)
 8002c88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c8c:	ee07 3a90 	vmov	s15, r3
 8002c90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c94:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002f10 <DMA2_Stream0_IRQHandler+0x4a4>
 8002c98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c9c:	4b9e      	ldr	r3, [pc, #632]	; (8002f18 <DMA2_Stream0_IRQHandler+0x4ac>)
 8002c9e:	edc3 7a00 	vstr	s15, [r3]
				I_W=-I_U-I_V;
 8002ca2:	4b9c      	ldr	r3, [pc, #624]	; (8002f14 <DMA2_Stream0_IRQHandler+0x4a8>)
 8002ca4:	edd3 7a00 	vldr	s15, [r3]
 8002ca8:	eeb1 7a67 	vneg.f32	s14, s15
 8002cac:	4b9a      	ldr	r3, [pc, #616]	; (8002f18 <DMA2_Stream0_IRQHandler+0x4ac>)
 8002cae:	edd3 7a00 	vldr	s15, [r3]
 8002cb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cb6:	4b99      	ldr	r3, [pc, #612]	; (8002f1c <DMA2_Stream0_IRQHandler+0x4b0>)
 8002cb8:	edc3 7a00 	vstr	s15, [r3]
				//RMS current calculation loop

				rms_count++;
 8002cbc:	4b98      	ldr	r3, [pc, #608]	; (8002f20 <DMA2_Stream0_IRQHandler+0x4b4>)
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	4b96      	ldr	r3, [pc, #600]	; (8002f20 <DMA2_Stream0_IRQHandler+0x4b4>)
 8002cc8:	801a      	strh	r2, [r3, #0]
				I_U_square_sum+=(I_U*I_U);
 8002cca:	4b92      	ldr	r3, [pc, #584]	; (8002f14 <DMA2_Stream0_IRQHandler+0x4a8>)
 8002ccc:	ed93 7a00 	vldr	s14, [r3]
 8002cd0:	4b90      	ldr	r3, [pc, #576]	; (8002f14 <DMA2_Stream0_IRQHandler+0x4a8>)
 8002cd2:	edd3 7a00 	vldr	s15, [r3]
 8002cd6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cda:	4b92      	ldr	r3, [pc, #584]	; (8002f24 <DMA2_Stream0_IRQHandler+0x4b8>)
 8002cdc:	edd3 7a00 	vldr	s15, [r3]
 8002ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce4:	4b8f      	ldr	r3, [pc, #572]	; (8002f24 <DMA2_Stream0_IRQHandler+0x4b8>)
 8002ce6:	edc3 7a00 	vstr	s15, [r3]
				I_V_square_sum+=(I_V*I_V);
 8002cea:	4b8b      	ldr	r3, [pc, #556]	; (8002f18 <DMA2_Stream0_IRQHandler+0x4ac>)
 8002cec:	ed93 7a00 	vldr	s14, [r3]
 8002cf0:	4b89      	ldr	r3, [pc, #548]	; (8002f18 <DMA2_Stream0_IRQHandler+0x4ac>)
 8002cf2:	edd3 7a00 	vldr	s15, [r3]
 8002cf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cfa:	4b8b      	ldr	r3, [pc, #556]	; (8002f28 <DMA2_Stream0_IRQHandler+0x4bc>)
 8002cfc:	edd3 7a00 	vldr	s15, [r3]
 8002d00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d04:	4b88      	ldr	r3, [pc, #544]	; (8002f28 <DMA2_Stream0_IRQHandler+0x4bc>)
 8002d06:	edc3 7a00 	vstr	s15, [r3]
				I_W_square_sum+=(I_W*I_W);
 8002d0a:	4b84      	ldr	r3, [pc, #528]	; (8002f1c <DMA2_Stream0_IRQHandler+0x4b0>)
 8002d0c:	ed93 7a00 	vldr	s14, [r3]
 8002d10:	4b82      	ldr	r3, [pc, #520]	; (8002f1c <DMA2_Stream0_IRQHandler+0x4b0>)
 8002d12:	edd3 7a00 	vldr	s15, [r3]
 8002d16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d1a:	4b84      	ldr	r3, [pc, #528]	; (8002f2c <DMA2_Stream0_IRQHandler+0x4c0>)
 8002d1c:	edd3 7a00 	vldr	s15, [r3]
 8002d20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d24:	4b81      	ldr	r3, [pc, #516]	; (8002f2c <DMA2_Stream0_IRQHandler+0x4c0>)
 8002d26:	edc3 7a00 	vstr	s15, [r3]

				if(rms_count>CURRENT_RMS_SAMPLING_COUNT){
 8002d2a:	4b7d      	ldr	r3, [pc, #500]	; (8002f20 <DMA2_Stream0_IRQHandler+0x4b4>)
 8002d2c:	881b      	ldrh	r3, [r3, #0]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d34:	f240 808e 	bls.w	8002e54 <DMA2_Stream0_IRQHandler+0x3e8>
					I_U_RMS=sqrt(I_U_square_sum/(float)rms_count);
 8002d38:	4b7a      	ldr	r3, [pc, #488]	; (8002f24 <DMA2_Stream0_IRQHandler+0x4b8>)
 8002d3a:	ed93 7a00 	vldr	s14, [r3]
 8002d3e:	4b78      	ldr	r3, [pc, #480]	; (8002f20 <DMA2_Stream0_IRQHandler+0x4b4>)
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	ee07 3a90 	vmov	s15, r3
 8002d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d4c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002d50:	ee16 0a90 	vmov	r0, s13
 8002d54:	f7fd fba8 	bl	80004a8 <__aeabi_f2d>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	ec43 2b10 	vmov	d0, r2, r3
 8002d60:	f009 faaa 	bl	800c2b8 <sqrt>
 8002d64:	ec53 2b10 	vmov	r2, r3, d0
 8002d68:	4610      	mov	r0, r2
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	f7fd fea4 	bl	8000ab8 <__aeabi_d2f>
 8002d70:	4603      	mov	r3, r0
 8002d72:	4a6f      	ldr	r2, [pc, #444]	; (8002f30 <DMA2_Stream0_IRQHandler+0x4c4>)
 8002d74:	6013      	str	r3, [r2, #0]
					I_V_RMS=sqrt(I_V_square_sum/(float)rms_count);
 8002d76:	4b6c      	ldr	r3, [pc, #432]	; (8002f28 <DMA2_Stream0_IRQHandler+0x4bc>)
 8002d78:	ed93 7a00 	vldr	s14, [r3]
 8002d7c:	4b68      	ldr	r3, [pc, #416]	; (8002f20 <DMA2_Stream0_IRQHandler+0x4b4>)
 8002d7e:	881b      	ldrh	r3, [r3, #0]
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	ee07 3a90 	vmov	s15, r3
 8002d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d8a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002d8e:	ee16 0a90 	vmov	r0, s13
 8002d92:	f7fd fb89 	bl	80004a8 <__aeabi_f2d>
 8002d96:	4602      	mov	r2, r0
 8002d98:	460b      	mov	r3, r1
 8002d9a:	ec43 2b10 	vmov	d0, r2, r3
 8002d9e:	f009 fa8b 	bl	800c2b8 <sqrt>
 8002da2:	ec53 2b10 	vmov	r2, r3, d0
 8002da6:	4610      	mov	r0, r2
 8002da8:	4619      	mov	r1, r3
 8002daa:	f7fd fe85 	bl	8000ab8 <__aeabi_d2f>
 8002dae:	4603      	mov	r3, r0
 8002db0:	4a60      	ldr	r2, [pc, #384]	; (8002f34 <DMA2_Stream0_IRQHandler+0x4c8>)
 8002db2:	6013      	str	r3, [r2, #0]
					I_W_RMS=sqrt(I_W_square_sum/(float)rms_count);
 8002db4:	4b5d      	ldr	r3, [pc, #372]	; (8002f2c <DMA2_Stream0_IRQHandler+0x4c0>)
 8002db6:	ed93 7a00 	vldr	s14, [r3]
 8002dba:	4b59      	ldr	r3, [pc, #356]	; (8002f20 <DMA2_Stream0_IRQHandler+0x4b4>)
 8002dbc:	881b      	ldrh	r3, [r3, #0]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	ee07 3a90 	vmov	s15, r3
 8002dc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dc8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002dcc:	ee16 0a90 	vmov	r0, s13
 8002dd0:	f7fd fb6a 	bl	80004a8 <__aeabi_f2d>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	ec43 2b10 	vmov	d0, r2, r3
 8002ddc:	f009 fa6c 	bl	800c2b8 <sqrt>
 8002de0:	ec53 2b10 	vmov	r2, r3, d0
 8002de4:	4610      	mov	r0, r2
 8002de6:	4619      	mov	r1, r3
 8002de8:	f7fd fe66 	bl	8000ab8 <__aeabi_d2f>
 8002dec:	4603      	mov	r3, r0
 8002dee:	4a52      	ldr	r2, [pc, #328]	; (8002f38 <DMA2_Stream0_IRQHandler+0x4cc>)
 8002df0:	6013      	str	r3, [r2, #0]
					I_out=(I_U_RMS+I_V_RMS+I_W_RMS)/3.0f;
 8002df2:	4b4f      	ldr	r3, [pc, #316]	; (8002f30 <DMA2_Stream0_IRQHandler+0x4c4>)
 8002df4:	ed93 7a00 	vldr	s14, [r3]
 8002df8:	4b4e      	ldr	r3, [pc, #312]	; (8002f34 <DMA2_Stream0_IRQHandler+0x4c8>)
 8002dfa:	edd3 7a00 	vldr	s15, [r3]
 8002dfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e02:	4b4d      	ldr	r3, [pc, #308]	; (8002f38 <DMA2_Stream0_IRQHandler+0x4cc>)
 8002e04:	edd3 7a00 	vldr	s15, [r3]
 8002e08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e0c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002e10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e14:	4b49      	ldr	r3, [pc, #292]	; (8002f3c <DMA2_Stream0_IRQHandler+0x4d0>)
 8002e16:	edc3 7a00 	vstr	s15, [r3]
					modbus_registers_buffer[10]=(uint16_t)(I_out*100.0f);
 8002e1a:	4b48      	ldr	r3, [pc, #288]	; (8002f3c <DMA2_Stream0_IRQHandler+0x4d0>)
 8002e1c:	edd3 7a00 	vldr	s15, [r3]
 8002e20:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002f40 <DMA2_Stream0_IRQHandler+0x4d4>
 8002e24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e2c:	ee17 3a90 	vmov	r3, s15
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	4b31      	ldr	r3, [pc, #196]	; (8002ef8 <DMA2_Stream0_IRQHandler+0x48c>)
 8002e34:	829a      	strh	r2, [r3, #20]
					rms_count=0;I_U_square_sum=0.0f;I_V_square_sum=0.0f;I_W_square_sum=0.0f;}
 8002e36:	4b3a      	ldr	r3, [pc, #232]	; (8002f20 <DMA2_Stream0_IRQHandler+0x4b4>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	801a      	strh	r2, [r3, #0]
 8002e3c:	4b39      	ldr	r3, [pc, #228]	; (8002f24 <DMA2_Stream0_IRQHandler+0x4b8>)
 8002e3e:	f04f 0200 	mov.w	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	4b38      	ldr	r3, [pc, #224]	; (8002f28 <DMA2_Stream0_IRQHandler+0x4bc>)
 8002e46:	f04f 0200 	mov.w	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	4b37      	ldr	r3, [pc, #220]	; (8002f2c <DMA2_Stream0_IRQHandler+0x4c0>)
 8002e4e:	f04f 0200 	mov.w	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]

				if((I_U>INVERTER_OVERCURRENT_TRIP_LEVEL || I_U < (-INVERTER_OVERCURRENT_TRIP_LEVEL) || I_V>INVERTER_OVERCURRENT_TRIP_LEVEL || I_V < (-INVERTER_OVERCURRENT_TRIP_LEVEL) || I_W > INVERTER_OVERCURRENT_TRIP_LEVEL || I_W <(-INVERTER_OVERCURRENT_TRIP_LEVEL)) && OC_measurement_error_counter<3){
 8002e54:	4b2f      	ldr	r3, [pc, #188]	; (8002f14 <DMA2_Stream0_IRQHandler+0x4a8>)
 8002e56:	edd3 7a00 	vldr	s15, [r3]
 8002e5a:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002e5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e66:	dc31      	bgt.n	8002ecc <DMA2_Stream0_IRQHandler+0x460>
 8002e68:	4b2a      	ldr	r3, [pc, #168]	; (8002f14 <DMA2_Stream0_IRQHandler+0x4a8>)
 8002e6a:	edd3 7a00 	vldr	s15, [r3]
 8002e6e:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002e72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7a:	d427      	bmi.n	8002ecc <DMA2_Stream0_IRQHandler+0x460>
 8002e7c:	4b26      	ldr	r3, [pc, #152]	; (8002f18 <DMA2_Stream0_IRQHandler+0x4ac>)
 8002e7e:	edd3 7a00 	vldr	s15, [r3]
 8002e82:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e8e:	dc1d      	bgt.n	8002ecc <DMA2_Stream0_IRQHandler+0x460>
 8002e90:	4b21      	ldr	r3, [pc, #132]	; (8002f18 <DMA2_Stream0_IRQHandler+0x4ac>)
 8002e92:	edd3 7a00 	vldr	s15, [r3]
 8002e96:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea2:	d413      	bmi.n	8002ecc <DMA2_Stream0_IRQHandler+0x460>
 8002ea4:	4b1d      	ldr	r3, [pc, #116]	; (8002f1c <DMA2_Stream0_IRQHandler+0x4b0>)
 8002ea6:	edd3 7a00 	vldr	s15, [r3]
 8002eaa:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb6:	dc09      	bgt.n	8002ecc <DMA2_Stream0_IRQHandler+0x460>
 8002eb8:	4b18      	ldr	r3, [pc, #96]	; (8002f1c <DMA2_Stream0_IRQHandler+0x4b0>)
 8002eba:	edd3 7a00 	vldr	s15, [r3]
 8002ebe:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002ec2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eca:	d53d      	bpl.n	8002f48 <DMA2_Stream0_IRQHandler+0x4dc>
 8002ecc:	4b1d      	ldr	r3, [pc, #116]	; (8002f44 <DMA2_Stream0_IRQHandler+0x4d8>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d839      	bhi.n	8002f48 <DMA2_Stream0_IRQHandler+0x4dc>
					OC_measurement_error_counter++;
 8002ed4:	4b1b      	ldr	r3, [pc, #108]	; (8002f44 <DMA2_Stream0_IRQHandler+0x4d8>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	4b19      	ldr	r3, [pc, #100]	; (8002f44 <DMA2_Stream0_IRQHandler+0x4d8>)
 8002ede:	701a      	strb	r2, [r3, #0]
					if(OC_measurement_error_counter==2){inverter_error_trip(overcurrent);}
 8002ee0:	4b18      	ldr	r3, [pc, #96]	; (8002f44 <DMA2_Stream0_IRQHandler+0x4d8>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d132      	bne.n	8002f4e <DMA2_Stream0_IRQHandler+0x4e2>
 8002ee8:	2004      	movs	r0, #4
 8002eea:	f7fe fa65 	bl	80013b8 <inverter_error_trip>
 8002eee:	e02e      	b.n	8002f4e <DMA2_Stream0_IRQHandler+0x4e2>
 8002ef0:	2000092a 	.word	0x2000092a
 8002ef4:	20000924 	.word	0x20000924
 8002ef8:	20000000 	.word	0x20000000
 8002efc:	20000900 	.word	0x20000900
 8002f00:	20000932 	.word	0x20000932
 8002f04:	20000936 	.word	0x20000936
 8002f08:	20000934 	.word	0x20000934
 8002f0c:	20000938 	.word	0x20000938
 8002f10:	3c88018c 	.word	0x3c88018c
 8002f14:	2000093c 	.word	0x2000093c
 8002f18:	20000940 	.word	0x20000940
 8002f1c:	20000944 	.word	0x20000944
 8002f20:	20000948 	.word	0x20000948
 8002f24:	2000094c 	.word	0x2000094c
 8002f28:	20000950 	.word	0x20000950
 8002f2c:	20000954 	.word	0x20000954
 8002f30:	20000958 	.word	0x20000958
 8002f34:	2000095c 	.word	0x2000095c
 8002f38:	20000960 	.word	0x20000960
 8002f3c:	20000964 	.word	0x20000964
 8002f40:	42c80000 	.word	0x42c80000
 8002f44:	20000929 	.word	0x20000929
				}else{OC_measurement_error_counter=0;}
 8002f48:	4b4c      	ldr	r3, [pc, #304]	; (800307c <DMA2_Stream0_IRQHandler+0x610>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]

				if(motor_feedback_type==abz_encoder){
 8002f4e:	4b4c      	ldr	r3, [pc, #304]	; (8003080 <DMA2_Stream0_IRQHandler+0x614>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	f040 8122 	bne.w	800319c <DMA2_Stream0_IRQHandler+0x730>
					if(encoder_positioned){
 8002f58:	4b4a      	ldr	r3, [pc, #296]	; (8003084 <DMA2_Stream0_IRQHandler+0x618>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 811d 	beq.w	800319c <DMA2_Stream0_IRQHandler+0x730>
						if(TIM2->CNT <5000){encoder_actual_position=5000-TIM2->CNT;}
 8002f62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	f241 3287 	movw	r2, #4999	; 0x1387
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d80b      	bhi.n	8002f88 <DMA2_Stream0_IRQHandler+0x51c>
 8002f70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8002f7c:	3308      	adds	r3, #8
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	b21a      	sxth	r2, r3
 8002f82:	4b41      	ldr	r3, [pc, #260]	; (8003088 <DMA2_Stream0_IRQHandler+0x61c>)
 8002f84:	801a      	strh	r2, [r3, #0]
 8002f86:	e00a      	b.n	8002f9e <DMA2_Stream0_IRQHandler+0x532>
						else{encoder_actual_position=10000-TIM2->CNT;}
 8002f88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8002f94:	3310      	adds	r3, #16
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	b21a      	sxth	r2, r3
 8002f9a:	4b3b      	ldr	r3, [pc, #236]	; (8003088 <DMA2_Stream0_IRQHandler+0x61c>)
 8002f9c:	801a      	strh	r2, [r3, #0]
						modbus_registers_buffer[11]=encoder_actual_position;
 8002f9e:	4b3a      	ldr	r3, [pc, #232]	; (8003088 <DMA2_Stream0_IRQHandler+0x61c>)
 8002fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	4b39      	ldr	r3, [pc, #228]	; (800308c <DMA2_Stream0_IRQHandler+0x620>)
 8002fa8:	82da      	strh	r2, [r3, #22]
						int16_t corrected_encoder_position=((encoder_actual_position % 1000) - encoder_correction_abz);
 8002faa:	4b37      	ldr	r3, [pc, #220]	; (8003088 <DMA2_Stream0_IRQHandler+0x61c>)
 8002fac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fb0:	4a37      	ldr	r2, [pc, #220]	; (8003090 <DMA2_Stream0_IRQHandler+0x624>)
 8002fb2:	fb82 1203 	smull	r1, r2, r2, r3
 8002fb6:	1191      	asrs	r1, r2, #6
 8002fb8:	17da      	asrs	r2, r3, #31
 8002fba:	1a8a      	subs	r2, r1, r2
 8002fbc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002fc0:	fb01 f202 	mul.w	r2, r1, r2
 8002fc4:	1a9b      	subs	r3, r3, r2
 8002fc6:	b21b      	sxth	r3, r3
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	4b32      	ldr	r3, [pc, #200]	; (8003094 <DMA2_Stream0_IRQHandler+0x628>)
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	80fb      	strh	r3, [r7, #6]
						if(corrected_encoder_position<0){corrected_encoder_position+=1000;}
 8002fd4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	da04      	bge.n	8002fe6 <DMA2_Stream0_IRQHandler+0x57a>
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	80fb      	strh	r3, [r7, #6]
						actual_electric_angle=(float)(corrected_encoder_position)*0.36f;
 8002fe6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fea:	ee07 3a90 	vmov	s15, r3
 8002fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ff2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003098 <DMA2_Stream0_IRQHandler+0x62c>
 8002ff6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ffa:	4b28      	ldr	r3, [pc, #160]	; (800309c <DMA2_Stream0_IRQHandler+0x630>)
 8002ffc:	edc3 7a00 	vstr	s15, [r3]
						if(actual_electric_angle-electric_angle>180.0f){actual_torque_angle=(actual_electric_angle-electric_angle) - 360.0f;}
 8003000:	4b26      	ldr	r3, [pc, #152]	; (800309c <DMA2_Stream0_IRQHandler+0x630>)
 8003002:	ed93 7a00 	vldr	s14, [r3]
 8003006:	4b26      	ldr	r3, [pc, #152]	; (80030a0 <DMA2_Stream0_IRQHandler+0x634>)
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003010:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80030a4 <DMA2_Stream0_IRQHandler+0x638>
 8003014:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800301c:	dd0f      	ble.n	800303e <DMA2_Stream0_IRQHandler+0x5d2>
 800301e:	4b1f      	ldr	r3, [pc, #124]	; (800309c <DMA2_Stream0_IRQHandler+0x630>)
 8003020:	ed93 7a00 	vldr	s14, [r3]
 8003024:	4b1e      	ldr	r3, [pc, #120]	; (80030a0 <DMA2_Stream0_IRQHandler+0x634>)
 8003026:	edd3 7a00 	vldr	s15, [r3]
 800302a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800302e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80030a8 <DMA2_Stream0_IRQHandler+0x63c>
 8003032:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003036:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <DMA2_Stream0_IRQHandler+0x640>)
 8003038:	edc3 7a00 	vstr	s15, [r3]
 800303c:	e045      	b.n	80030ca <DMA2_Stream0_IRQHandler+0x65e>
						else if(actual_electric_angle-electric_angle<(-180.0f)){actual_torque_angle=actual_electric_angle-electric_angle + 360.0f;}
 800303e:	4b17      	ldr	r3, [pc, #92]	; (800309c <DMA2_Stream0_IRQHandler+0x630>)
 8003040:	ed93 7a00 	vldr	s14, [r3]
 8003044:	4b16      	ldr	r3, [pc, #88]	; (80030a0 <DMA2_Stream0_IRQHandler+0x634>)
 8003046:	edd3 7a00 	vldr	s15, [r3]
 800304a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80030b0 <DMA2_Stream0_IRQHandler+0x644>
 8003052:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800305a:	d52b      	bpl.n	80030b4 <DMA2_Stream0_IRQHandler+0x648>
 800305c:	4b0f      	ldr	r3, [pc, #60]	; (800309c <DMA2_Stream0_IRQHandler+0x630>)
 800305e:	ed93 7a00 	vldr	s14, [r3]
 8003062:	4b0f      	ldr	r3, [pc, #60]	; (80030a0 <DMA2_Stream0_IRQHandler+0x634>)
 8003064:	edd3 7a00 	vldr	s15, [r3]
 8003068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800306c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80030a8 <DMA2_Stream0_IRQHandler+0x63c>
 8003070:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003074:	4b0d      	ldr	r3, [pc, #52]	; (80030ac <DMA2_Stream0_IRQHandler+0x640>)
 8003076:	edc3 7a00 	vstr	s15, [r3]
 800307a:	e026      	b.n	80030ca <DMA2_Stream0_IRQHandler+0x65e>
 800307c:	20000929 	.word	0x20000929
 8003080:	200000ac 	.word	0x200000ac
 8003084:	20000990 	.word	0x20000990
 8003088:	20000992 	.word	0x20000992
 800308c:	20000000 	.word	0x20000000
 8003090:	10624dd3 	.word	0x10624dd3
 8003094:	200000a8 	.word	0x200000a8
 8003098:	3eb851ec 	.word	0x3eb851ec
 800309c:	20000994 	.word	0x20000994
 80030a0:	20000914 	.word	0x20000914
 80030a4:	43340000 	.word	0x43340000
 80030a8:	43b40000 	.word	0x43b40000
 80030ac:	2000099c 	.word	0x2000099c
 80030b0:	c3340000 	.word	0xc3340000
						else{actual_torque_angle=actual_electric_angle-electric_angle;}
 80030b4:	4bad      	ldr	r3, [pc, #692]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80030b6:	ed93 7a00 	vldr	s14, [r3]
 80030ba:	4bad      	ldr	r3, [pc, #692]	; (8003370 <DMA2_Stream0_IRQHandler+0x904>)
 80030bc:	edd3 7a00 	vldr	s15, [r3]
 80030c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030c4:	4bab      	ldr	r3, [pc, #684]	; (8003374 <DMA2_Stream0_IRQHandler+0x908>)
 80030c6:	edc3 7a00 	vstr	s15, [r3]
						modbus_registers_buffer[12]=(int16_t)actual_torque_angle;//write calculated value to modbus array
 80030ca:	4baa      	ldr	r3, [pc, #680]	; (8003374 <DMA2_Stream0_IRQHandler+0x908>)
 80030cc:	edd3 7a00 	vldr	s15, [r3]
 80030d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030d4:	ee17 3a90 	vmov	r3, s15
 80030d8:	b21b      	sxth	r3, r3
 80030da:	b29a      	uxth	r2, r3
 80030dc:	4ba6      	ldr	r3, [pc, #664]	; (8003378 <DMA2_Stream0_IRQHandler+0x90c>)
 80030de:	831a      	strh	r2, [r3, #24]
						speed_measurement_loop_i++;
 80030e0:	4ba6      	ldr	r3, [pc, #664]	; (800337c <DMA2_Stream0_IRQHandler+0x910>)
 80030e2:	edd3 7a00 	vldr	s15, [r3]
 80030e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80030ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030ee:	4ba3      	ldr	r3, [pc, #652]	; (800337c <DMA2_Stream0_IRQHandler+0x910>)
 80030f0:	edc3 7a00 	vstr	s15, [r3]
						if(speed_measurement_loop_i>=30){
 80030f4:	4ba1      	ldr	r3, [pc, #644]	; (800337c <DMA2_Stream0_IRQHandler+0x910>)
 80030f6:	edd3 7a00 	vldr	s15, [r3]
 80030fa:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80030fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003106:	db49      	blt.n	800319c <DMA2_Stream0_IRQHandler+0x730>
							speed=(actual_electric_angle-last_actual_electric_angle)*17.77777f; //speed(rpm) = ((x(deg)/polepairs)/360deg)/(0,001875(s)/60s)
 8003108:	4b98      	ldr	r3, [pc, #608]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 800310a:	ed93 7a00 	vldr	s14, [r3]
 800310e:	4b9c      	ldr	r3, [pc, #624]	; (8003380 <DMA2_Stream0_IRQHandler+0x914>)
 8003110:	edd3 7a00 	vldr	s15, [r3]
 8003114:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003118:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 8003384 <DMA2_Stream0_IRQHandler+0x918>
 800311c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003120:	4b99      	ldr	r3, [pc, #612]	; (8003388 <DMA2_Stream0_IRQHandler+0x91c>)
 8003122:	edc3 7a00 	vstr	s15, [r3]
							if(speed>3200){speed-=6400;}if(speed<(-3200)){speed+=6400;}
 8003126:	4b98      	ldr	r3, [pc, #608]	; (8003388 <DMA2_Stream0_IRQHandler+0x91c>)
 8003128:	edd3 7a00 	vldr	s15, [r3]
 800312c:	ed9f 7a97 	vldr	s14, [pc, #604]	; 800338c <DMA2_Stream0_IRQHandler+0x920>
 8003130:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003138:	dd09      	ble.n	800314e <DMA2_Stream0_IRQHandler+0x6e2>
 800313a:	4b93      	ldr	r3, [pc, #588]	; (8003388 <DMA2_Stream0_IRQHandler+0x91c>)
 800313c:	edd3 7a00 	vldr	s15, [r3]
 8003140:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8003390 <DMA2_Stream0_IRQHandler+0x924>
 8003144:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003148:	4b8f      	ldr	r3, [pc, #572]	; (8003388 <DMA2_Stream0_IRQHandler+0x91c>)
 800314a:	edc3 7a00 	vstr	s15, [r3]
 800314e:	4b8e      	ldr	r3, [pc, #568]	; (8003388 <DMA2_Stream0_IRQHandler+0x91c>)
 8003150:	edd3 7a00 	vldr	s15, [r3]
 8003154:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8003394 <DMA2_Stream0_IRQHandler+0x928>
 8003158:	eef4 7ac7 	vcmpe.f32	s15, s14
 800315c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003160:	d509      	bpl.n	8003176 <DMA2_Stream0_IRQHandler+0x70a>
 8003162:	4b89      	ldr	r3, [pc, #548]	; (8003388 <DMA2_Stream0_IRQHandler+0x91c>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8003390 <DMA2_Stream0_IRQHandler+0x924>
 800316c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003170:	4b85      	ldr	r3, [pc, #532]	; (8003388 <DMA2_Stream0_IRQHandler+0x91c>)
 8003172:	edc3 7a00 	vstr	s15, [r3]
							modbus_registers_buffer[13]=(int16_t)(filtered_speed);
 8003176:	4b88      	ldr	r3, [pc, #544]	; (8003398 <DMA2_Stream0_IRQHandler+0x92c>)
 8003178:	edd3 7a00 	vldr	s15, [r3]
 800317c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003180:	ee17 3a90 	vmov	r3, s15
 8003184:	b21b      	sxth	r3, r3
 8003186:	b29a      	uxth	r2, r3
 8003188:	4b7b      	ldr	r3, [pc, #492]	; (8003378 <DMA2_Stream0_IRQHandler+0x90c>)
 800318a:	835a      	strh	r2, [r3, #26]
							last_actual_electric_angle = actual_electric_angle;
 800318c:	4b77      	ldr	r3, [pc, #476]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a7b      	ldr	r2, [pc, #492]	; (8003380 <DMA2_Stream0_IRQHandler+0x914>)
 8003192:	6013      	str	r3, [r2, #0]
							speed_measurement_loop_i=0;
 8003194:	4b79      	ldr	r3, [pc, #484]	; (800337c <DMA2_Stream0_IRQHandler+0x910>)
 8003196:	f04f 0200 	mov.w	r2, #0
 800319a:	601a      	str	r2, [r3, #0]
						}
					}
				}
				if(motor_feedback_type==ssi_encoder){
 800319c:	4b7f      	ldr	r3, [pc, #508]	; (800339c <DMA2_Stream0_IRQHandler+0x930>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	f040 8198 	bne.w	80034d6 <DMA2_Stream0_IRQHandler+0xa6a>
					modbus_registers_buffer[11]=ssi_encoder_data.encoder_position;
 80031a6:	4b7e      	ldr	r3, [pc, #504]	; (80033a0 <DMA2_Stream0_IRQHandler+0x934>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	4b72      	ldr	r3, [pc, #456]	; (8003378 <DMA2_Stream0_IRQHandler+0x90c>)
 80031ae:	82da      	strh	r2, [r3, #22]
					if(ssi_encoder_data.encoder_resolution==p8192ppr){
 80031b0:	4b7b      	ldr	r3, [pc, #492]	; (80033a0 <DMA2_Stream0_IRQHandler+0x934>)
 80031b2:	7f1b      	ldrb	r3, [r3, #28]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d147      	bne.n	8003248 <DMA2_Stream0_IRQHandler+0x7dc>
						actual_electric_angle=(((fmodf(ssi_encoder_data.encoder_position, 8192.0f/POLE_PAIRS))/(8192.0f/POLE_PAIRS))*360.0f)+encoder_correction_angle;
 80031b8:	4b79      	ldr	r3, [pc, #484]	; (80033a0 <DMA2_Stream0_IRQHandler+0x934>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	ee07 3a90 	vmov	s15, r3
 80031c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031c4:	eddf 0a77 	vldr	s1, [pc, #476]	; 80033a4 <DMA2_Stream0_IRQHandler+0x938>
 80031c8:	eeb0 0a67 	vmov.f32	s0, s15
 80031cc:	f009 f8a2 	bl	800c314 <fmodf>
 80031d0:	eeb0 7a40 	vmov.f32	s14, s0
 80031d4:	eddf 6a73 	vldr	s13, [pc, #460]	; 80033a4 <DMA2_Stream0_IRQHandler+0x938>
 80031d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031dc:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 80031e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031e4:	4b71      	ldr	r3, [pc, #452]	; (80033ac <DMA2_Stream0_IRQHandler+0x940>)
 80031e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031ea:	ee07 3a90 	vmov	s15, r3
 80031ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031f6:	4b5d      	ldr	r3, [pc, #372]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80031f8:	edc3 7a00 	vstr	s15, [r3]
						if(actual_electric_angle>=360.0f){actual_electric_angle-=360.0f;}
 80031fc:	4b5b      	ldr	r3, [pc, #364]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80031fe:	edd3 7a00 	vldr	s15, [r3]
 8003202:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 8003206:	eef4 7ac7 	vcmpe.f32	s15, s14
 800320a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800320e:	db09      	blt.n	8003224 <DMA2_Stream0_IRQHandler+0x7b8>
 8003210:	4b56      	ldr	r3, [pc, #344]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003212:	edd3 7a00 	vldr	s15, [r3]
 8003216:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 800321a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800321e:	4b53      	ldr	r3, [pc, #332]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003220:	edc3 7a00 	vstr	s15, [r3]
						if(actual_electric_angle<0){actual_electric_angle+=360.0f;}
 8003224:	4b51      	ldr	r3, [pc, #324]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003226:	edd3 7a00 	vldr	s15, [r3]
 800322a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800322e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003232:	d509      	bpl.n	8003248 <DMA2_Stream0_IRQHandler+0x7dc>
 8003234:	4b4d      	ldr	r3, [pc, #308]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003236:	edd3 7a00 	vldr	s15, [r3]
 800323a:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 800323e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003242:	4b4a      	ldr	r3, [pc, #296]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003244:	edc3 7a00 	vstr	s15, [r3]
					}
					if(ssi_encoder_data.encoder_resolution==p131072ppr){
 8003248:	4b55      	ldr	r3, [pc, #340]	; (80033a0 <DMA2_Stream0_IRQHandler+0x934>)
 800324a:	7f1b      	ldrb	r3, [r3, #28]
 800324c:	2b02      	cmp	r3, #2
 800324e:	d147      	bne.n	80032e0 <DMA2_Stream0_IRQHandler+0x874>
						actual_electric_angle=(((fmodf(ssi_encoder_data.encoder_position,8192.0f/POLE_PAIRS))/(131072.0f/POLE_PAIRS))*360.0f)+encoder_correction_angle;
 8003250:	4b53      	ldr	r3, [pc, #332]	; (80033a0 <DMA2_Stream0_IRQHandler+0x934>)
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	ee07 3a90 	vmov	s15, r3
 8003258:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800325c:	eddf 0a51 	vldr	s1, [pc, #324]	; 80033a4 <DMA2_Stream0_IRQHandler+0x938>
 8003260:	eeb0 0a67 	vmov.f32	s0, s15
 8003264:	f009 f856 	bl	800c314 <fmodf>
 8003268:	eeb0 7a40 	vmov.f32	s14, s0
 800326c:	eddf 6a50 	vldr	s13, [pc, #320]	; 80033b0 <DMA2_Stream0_IRQHandler+0x944>
 8003270:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003274:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 8003278:	ee27 7a87 	vmul.f32	s14, s15, s14
 800327c:	4b4b      	ldr	r3, [pc, #300]	; (80033ac <DMA2_Stream0_IRQHandler+0x940>)
 800327e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003282:	ee07 3a90 	vmov	s15, r3
 8003286:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800328a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800328e:	4b37      	ldr	r3, [pc, #220]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003290:	edc3 7a00 	vstr	s15, [r3]
						if(actual_electric_angle>=360.0f){actual_electric_angle-=360.0f;}
 8003294:	4b35      	ldr	r3, [pc, #212]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003296:	edd3 7a00 	vldr	s15, [r3]
 800329a:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 800329e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a6:	db09      	blt.n	80032bc <DMA2_Stream0_IRQHandler+0x850>
 80032a8:	4b30      	ldr	r3, [pc, #192]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80032aa:	edd3 7a00 	vldr	s15, [r3]
 80032ae:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 80032b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032b6:	4b2d      	ldr	r3, [pc, #180]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80032b8:	edc3 7a00 	vstr	s15, [r3]
						if(actual_electric_angle<0){actual_electric_angle+=360.0f;}
 80032bc:	4b2b      	ldr	r3, [pc, #172]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80032be:	edd3 7a00 	vldr	s15, [r3]
 80032c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ca:	d509      	bpl.n	80032e0 <DMA2_Stream0_IRQHandler+0x874>
 80032cc:	4b27      	ldr	r3, [pc, #156]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80032ce:	edd3 7a00 	vldr	s15, [r3]
 80032d2:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 80032d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032da:	4b24      	ldr	r3, [pc, #144]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80032dc:	edc3 7a00 	vstr	s15, [r3]
					}
					if(ssi_encoder_data.encoder_resolution==unknown_resolution){actual_electric_angle=0;}//@TODO encoder error trip
 80032e0:	4b2f      	ldr	r3, [pc, #188]	; (80033a0 <DMA2_Stream0_IRQHandler+0x934>)
 80032e2:	7f1b      	ldrb	r3, [r3, #28]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d103      	bne.n	80032f0 <DMA2_Stream0_IRQHandler+0x884>
 80032e8:	4b20      	ldr	r3, [pc, #128]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80032ea:	f04f 0200 	mov.w	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]
					if(actual_electric_angle-electric_angle>180.0f){actual_torque_angle=(actual_electric_angle-electric_angle) - 360.0f;}
 80032f0:	4b1e      	ldr	r3, [pc, #120]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 80032f2:	ed93 7a00 	vldr	s14, [r3]
 80032f6:	4b1e      	ldr	r3, [pc, #120]	; (8003370 <DMA2_Stream0_IRQHandler+0x904>)
 80032f8:	edd3 7a00 	vldr	s15, [r3]
 80032fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003300:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80033b4 <DMA2_Stream0_IRQHandler+0x948>
 8003304:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330c:	dd0f      	ble.n	800332e <DMA2_Stream0_IRQHandler+0x8c2>
 800330e:	4b17      	ldr	r3, [pc, #92]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003310:	ed93 7a00 	vldr	s14, [r3]
 8003314:	4b16      	ldr	r3, [pc, #88]	; (8003370 <DMA2_Stream0_IRQHandler+0x904>)
 8003316:	edd3 7a00 	vldr	s15, [r3]
 800331a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800331e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 8003322:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003326:	4b13      	ldr	r3, [pc, #76]	; (8003374 <DMA2_Stream0_IRQHandler+0x908>)
 8003328:	edc3 7a00 	vstr	s15, [r3]
 800332c:	e051      	b.n	80033d2 <DMA2_Stream0_IRQHandler+0x966>
					else if(actual_electric_angle-electric_angle<(-180.0f)){actual_torque_angle=actual_electric_angle-electric_angle + 360.0f;}
 800332e:	4b0f      	ldr	r3, [pc, #60]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 8003330:	ed93 7a00 	vldr	s14, [r3]
 8003334:	4b0e      	ldr	r3, [pc, #56]	; (8003370 <DMA2_Stream0_IRQHandler+0x904>)
 8003336:	edd3 7a00 	vldr	s15, [r3]
 800333a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800333e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80033b8 <DMA2_Stream0_IRQHandler+0x94c>
 8003342:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334a:	d537      	bpl.n	80033bc <DMA2_Stream0_IRQHandler+0x950>
 800334c:	4b07      	ldr	r3, [pc, #28]	; (800336c <DMA2_Stream0_IRQHandler+0x900>)
 800334e:	ed93 7a00 	vldr	s14, [r3]
 8003352:	4b07      	ldr	r3, [pc, #28]	; (8003370 <DMA2_Stream0_IRQHandler+0x904>)
 8003354:	edd3 7a00 	vldr	s15, [r3]
 8003358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800335c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80033a8 <DMA2_Stream0_IRQHandler+0x93c>
 8003360:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003364:	4b03      	ldr	r3, [pc, #12]	; (8003374 <DMA2_Stream0_IRQHandler+0x908>)
 8003366:	edc3 7a00 	vstr	s15, [r3]
 800336a:	e032      	b.n	80033d2 <DMA2_Stream0_IRQHandler+0x966>
 800336c:	20000994 	.word	0x20000994
 8003370:	20000914 	.word	0x20000914
 8003374:	2000099c 	.word	0x2000099c
 8003378:	20000000 	.word	0x20000000
 800337c:	200009a0 	.word	0x200009a0
 8003380:	20000998 	.word	0x20000998
 8003384:	418e38df 	.word	0x418e38df
 8003388:	200009a4 	.word	0x200009a4
 800338c:	45480000 	.word	0x45480000
 8003390:	45c80000 	.word	0x45c80000
 8003394:	c5480000 	.word	0xc5480000
 8003398:	200009a8 	.word	0x200009a8
 800339c:	200000ac 	.word	0x200000ac
 80033a0:	200008dc 	.word	0x200008dc
 80033a4:	45000000 	.word	0x45000000
 80033a8:	43b40000 	.word	0x43b40000
 80033ac:	200000aa 	.word	0x200000aa
 80033b0:	47000000 	.word	0x47000000
 80033b4:	43340000 	.word	0x43340000
 80033b8:	c3340000 	.word	0xc3340000
					else{actual_torque_angle=actual_electric_angle-electric_angle;}
 80033bc:	4b8e      	ldr	r3, [pc, #568]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 80033be:	ed93 7a00 	vldr	s14, [r3]
 80033c2:	4b8e      	ldr	r3, [pc, #568]	; (80035fc <DMA2_Stream0_IRQHandler+0xb90>)
 80033c4:	edd3 7a00 	vldr	s15, [r3]
 80033c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033cc:	4b8c      	ldr	r3, [pc, #560]	; (8003600 <DMA2_Stream0_IRQHandler+0xb94>)
 80033ce:	edc3 7a00 	vstr	s15, [r3]
					modbus_registers_buffer[12]=(int16_t)actual_torque_angle;//write calculated value to modbus array
 80033d2:	4b8b      	ldr	r3, [pc, #556]	; (8003600 <DMA2_Stream0_IRQHandler+0xb94>)
 80033d4:	edd3 7a00 	vldr	s15, [r3]
 80033d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033dc:	ee17 3a90 	vmov	r3, s15
 80033e0:	b21b      	sxth	r3, r3
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	4b87      	ldr	r3, [pc, #540]	; (8003604 <DMA2_Stream0_IRQHandler+0xb98>)
 80033e6:	831a      	strh	r2, [r3, #24]
					speed_measurement_loop_i++;
 80033e8:	4b87      	ldr	r3, [pc, #540]	; (8003608 <DMA2_Stream0_IRQHandler+0xb9c>)
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80033f6:	4b84      	ldr	r3, [pc, #528]	; (8003608 <DMA2_Stream0_IRQHandler+0xb9c>)
 80033f8:	edc3 7a00 	vstr	s15, [r3]
					if(speed_measurement_loop_i>=30){
 80033fc:	4b82      	ldr	r3, [pc, #520]	; (8003608 <DMA2_Stream0_IRQHandler+0xb9c>)
 80033fe:	edd3 7a00 	vldr	s15, [r3]
 8003402:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800340a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340e:	db48      	blt.n	80034a2 <DMA2_Stream0_IRQHandler+0xa36>
						if(ssi_encoder_data.encoder_resolution==p8192ppr){
 8003410:	4b7e      	ldr	r3, [pc, #504]	; (800360c <DMA2_Stream0_IRQHandler+0xba0>)
 8003412:	7f1b      	ldrb	r3, [r3, #28]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d13c      	bne.n	8003492 <DMA2_Stream0_IRQHandler+0xa26>
							//speed(rpm)=(position pulse delta/enc resolution)*(60s/sample time(s))
							//speed=(delta/8192)*(60/0,006)
							speed=((float)ssi_encoder_data.encoder_position-(float)ssi_encoder_data.last_encoder_position_speed_loop)*0.66f;
 8003418:	4b7c      	ldr	r3, [pc, #496]	; (800360c <DMA2_Stream0_IRQHandler+0xba0>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	ee07 3a90 	vmov	s15, r3
 8003420:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003424:	4b79      	ldr	r3, [pc, #484]	; (800360c <DMA2_Stream0_IRQHandler+0xba0>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	ee07 3a90 	vmov	s15, r3
 800342c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003430:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003434:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8003610 <DMA2_Stream0_IRQHandler+0xba4>
 8003438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800343c:	4b75      	ldr	r3, [pc, #468]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 800343e:	edc3 7a00 	vstr	s15, [r3]
							if(speed>5000.0f){speed-=10000.0f;}if(speed<-5000.0f){speed+=10000.0f;}
 8003442:	4b74      	ldr	r3, [pc, #464]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 8003444:	edd3 7a00 	vldr	s15, [r3]
 8003448:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8003618 <DMA2_Stream0_IRQHandler+0xbac>
 800344c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003454:	dd09      	ble.n	800346a <DMA2_Stream0_IRQHandler+0x9fe>
 8003456:	4b6f      	ldr	r3, [pc, #444]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 8003458:	edd3 7a00 	vldr	s15, [r3]
 800345c:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 800361c <DMA2_Stream0_IRQHandler+0xbb0>
 8003460:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003464:	4b6b      	ldr	r3, [pc, #428]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 8003466:	edc3 7a00 	vstr	s15, [r3]
 800346a:	4b6a      	ldr	r3, [pc, #424]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 800346c:	edd3 7a00 	vldr	s15, [r3]
 8003470:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8003620 <DMA2_Stream0_IRQHandler+0xbb4>
 8003474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800347c:	d509      	bpl.n	8003492 <DMA2_Stream0_IRQHandler+0xa26>
 800347e:	4b65      	ldr	r3, [pc, #404]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800361c <DMA2_Stream0_IRQHandler+0xbb0>
 8003488:	ee77 7a87 	vadd.f32	s15, s15, s14
 800348c:	4b61      	ldr	r3, [pc, #388]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 800348e:	edc3 7a00 	vstr	s15, [r3]
						}
						//@TODO: add speed measurement for 19bit encoders
						ssi_encoder_data.last_encoder_position_speed_loop=ssi_encoder_data.encoder_position;
 8003492:	4b5e      	ldr	r3, [pc, #376]	; (800360c <DMA2_Stream0_IRQHandler+0xba0>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	4a5d      	ldr	r2, [pc, #372]	; (800360c <DMA2_Stream0_IRQHandler+0xba0>)
 8003498:	60d3      	str	r3, [r2, #12]
						speed_measurement_loop_i=0;
 800349a:	4b5b      	ldr	r3, [pc, #364]	; (8003608 <DMA2_Stream0_IRQHandler+0xb9c>)
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
					}
					filtered_speed=LowPassFilter(0.01,speed, &last_filtered_actual_speed);
 80034a2:	4b5c      	ldr	r3, [pc, #368]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 80034a4:	edd3 7a00 	vldr	s15, [r3]
 80034a8:	485e      	ldr	r0, [pc, #376]	; (8003624 <DMA2_Stream0_IRQHandler+0xbb8>)
 80034aa:	eef0 0a67 	vmov.f32	s1, s15
 80034ae:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8003628 <DMA2_Stream0_IRQHandler+0xbbc>
 80034b2:	f7fe f859 	bl	8001568 <LowPassFilter>
 80034b6:	eef0 7a40 	vmov.f32	s15, s0
 80034ba:	4b5c      	ldr	r3, [pc, #368]	; (800362c <DMA2_Stream0_IRQHandler+0xbc0>)
 80034bc:	edc3 7a00 	vstr	s15, [r3]
					modbus_registers_buffer[13]=(int16_t)(speed);
 80034c0:	4b54      	ldr	r3, [pc, #336]	; (8003614 <DMA2_Stream0_IRQHandler+0xba8>)
 80034c2:	edd3 7a00 	vldr	s15, [r3]
 80034c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034ca:	ee17 3a90 	vmov	r3, s15
 80034ce:	b21b      	sxth	r3, r3
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	4b4c      	ldr	r3, [pc, #304]	; (8003604 <DMA2_Stream0_IRQHandler+0xb98>)
 80034d4:	835a      	strh	r2, [r3, #26]

				}
				if(motor_feedback_type==tamagawa_encoder){
 80034d6:	4b56      	ldr	r3, [pc, #344]	; (8003630 <DMA2_Stream0_IRQHandler+0xbc4>)
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b03      	cmp	r3, #3
 80034dc:	f040 813f 	bne.w	800375e <DMA2_Stream0_IRQHandler+0xcf2>
					modbus_registers_buffer[11]=tamagawa_encoder_data.encoder_position/2;
 80034e0:	4b54      	ldr	r3, [pc, #336]	; (8003634 <DMA2_Stream0_IRQHandler+0xbc8>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	085b      	lsrs	r3, r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	4b46      	ldr	r3, [pc, #280]	; (8003604 <DMA2_Stream0_IRQHandler+0xb98>)
 80034ea:	82da      	strh	r2, [r3, #22]
					actual_electric_angle=(((fmodf(tamagawa_encoder_data.encoder_position, 131072.0f/POLE_PAIRS))/(131072.0f/POLE_PAIRS))*360.0f)+encoder_correction_angle;
 80034ec:	4b51      	ldr	r3, [pc, #324]	; (8003634 <DMA2_Stream0_IRQHandler+0xbc8>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	ee07 3a90 	vmov	s15, r3
 80034f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034f8:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8003638 <DMA2_Stream0_IRQHandler+0xbcc>
 80034fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003500:	f008 ff08 	bl	800c314 <fmodf>
 8003504:	eeb0 7a40 	vmov.f32	s14, s0
 8003508:	eddf 6a4b 	vldr	s13, [pc, #300]	; 8003638 <DMA2_Stream0_IRQHandler+0xbcc>
 800350c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003510:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800363c <DMA2_Stream0_IRQHandler+0xbd0>
 8003514:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003518:	4b49      	ldr	r3, [pc, #292]	; (8003640 <DMA2_Stream0_IRQHandler+0xbd4>)
 800351a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800351e:	ee07 3a90 	vmov	s15, r3
 8003522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800352a:	4b33      	ldr	r3, [pc, #204]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 800352c:	edc3 7a00 	vstr	s15, [r3]
					if(actual_electric_angle>=360.0f){actual_electric_angle-=360.0f;}
 8003530:	4b31      	ldr	r3, [pc, #196]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 8003532:	edd3 7a00 	vldr	s15, [r3]
 8003536:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800363c <DMA2_Stream0_IRQHandler+0xbd0>
 800353a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800353e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003542:	db09      	blt.n	8003558 <DMA2_Stream0_IRQHandler+0xaec>
 8003544:	4b2c      	ldr	r3, [pc, #176]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 8003546:	edd3 7a00 	vldr	s15, [r3]
 800354a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800363c <DMA2_Stream0_IRQHandler+0xbd0>
 800354e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003552:	4b29      	ldr	r3, [pc, #164]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 8003554:	edc3 7a00 	vstr	s15, [r3]
					if(actual_electric_angle<0){actual_electric_angle+=360.0f;}
 8003558:	4b27      	ldr	r3, [pc, #156]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 800355a:	edd3 7a00 	vldr	s15, [r3]
 800355e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003566:	d509      	bpl.n	800357c <DMA2_Stream0_IRQHandler+0xb10>
 8003568:	4b23      	ldr	r3, [pc, #140]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 800356a:	edd3 7a00 	vldr	s15, [r3]
 800356e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800363c <DMA2_Stream0_IRQHandler+0xbd0>
 8003572:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003576:	4b20      	ldr	r3, [pc, #128]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 8003578:	edc3 7a00 	vstr	s15, [r3]

					if(actual_electric_angle-electric_angle>180.0f){actual_torque_angle=(actual_electric_angle-electric_angle) - 360.0f;}
 800357c:	4b1e      	ldr	r3, [pc, #120]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 800357e:	ed93 7a00 	vldr	s14, [r3]
 8003582:	4b1e      	ldr	r3, [pc, #120]	; (80035fc <DMA2_Stream0_IRQHandler+0xb90>)
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800358c:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8003644 <DMA2_Stream0_IRQHandler+0xbd8>
 8003590:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003598:	dd0f      	ble.n	80035ba <DMA2_Stream0_IRQHandler+0xb4e>
 800359a:	4b17      	ldr	r3, [pc, #92]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 800359c:	ed93 7a00 	vldr	s14, [r3]
 80035a0:	4b16      	ldr	r3, [pc, #88]	; (80035fc <DMA2_Stream0_IRQHandler+0xb90>)
 80035a2:	edd3 7a00 	vldr	s15, [r3]
 80035a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035aa:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800363c <DMA2_Stream0_IRQHandler+0xbd0>
 80035ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035b2:	4b13      	ldr	r3, [pc, #76]	; (8003600 <DMA2_Stream0_IRQHandler+0xb94>)
 80035b4:	edc3 7a00 	vstr	s15, [r3]
 80035b8:	e053      	b.n	8003662 <DMA2_Stream0_IRQHandler+0xbf6>
					else if(actual_electric_angle-electric_angle<(-180.0f)){actual_torque_angle=actual_electric_angle-electric_angle + 360.0f;}
 80035ba:	4b0f      	ldr	r3, [pc, #60]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 80035bc:	ed93 7a00 	vldr	s14, [r3]
 80035c0:	4b0e      	ldr	r3, [pc, #56]	; (80035fc <DMA2_Stream0_IRQHandler+0xb90>)
 80035c2:	edd3 7a00 	vldr	s15, [r3]
 80035c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035ca:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003648 <DMA2_Stream0_IRQHandler+0xbdc>
 80035ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d6:	d539      	bpl.n	800364c <DMA2_Stream0_IRQHandler+0xbe0>
 80035d8:	4b07      	ldr	r3, [pc, #28]	; (80035f8 <DMA2_Stream0_IRQHandler+0xb8c>)
 80035da:	ed93 7a00 	vldr	s14, [r3]
 80035de:	4b07      	ldr	r3, [pc, #28]	; (80035fc <DMA2_Stream0_IRQHandler+0xb90>)
 80035e0:	edd3 7a00 	vldr	s15, [r3]
 80035e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035e8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800363c <DMA2_Stream0_IRQHandler+0xbd0>
 80035ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035f0:	4b03      	ldr	r3, [pc, #12]	; (8003600 <DMA2_Stream0_IRQHandler+0xb94>)
 80035f2:	edc3 7a00 	vstr	s15, [r3]
 80035f6:	e034      	b.n	8003662 <DMA2_Stream0_IRQHandler+0xbf6>
 80035f8:	20000994 	.word	0x20000994
 80035fc:	20000914 	.word	0x20000914
 8003600:	2000099c 	.word	0x2000099c
 8003604:	20000000 	.word	0x20000000
 8003608:	200009a0 	.word	0x200009a0
 800360c:	200008dc 	.word	0x200008dc
 8003610:	3f28f5c3 	.word	0x3f28f5c3
 8003614:	200009a4 	.word	0x200009a4
 8003618:	459c4000 	.word	0x459c4000
 800361c:	461c4000 	.word	0x461c4000
 8003620:	c59c4000 	.word	0xc59c4000
 8003624:	200009ac 	.word	0x200009ac
 8003628:	3c23d70a 	.word	0x3c23d70a
 800362c:	200009a8 	.word	0x200009a8
 8003630:	200000ac 	.word	0x200000ac
 8003634:	200009b0 	.word	0x200009b0
 8003638:	47000000 	.word	0x47000000
 800363c:	43b40000 	.word	0x43b40000
 8003640:	200000aa 	.word	0x200000aa
 8003644:	43340000 	.word	0x43340000
 8003648:	c3340000 	.word	0xc3340000
					else{actual_torque_angle=actual_electric_angle-electric_angle;}
 800364c:	4bc5      	ldr	r3, [pc, #788]	; (8003964 <DMA2_Stream0_IRQHandler+0xef8>)
 800364e:	ed93 7a00 	vldr	s14, [r3]
 8003652:	4bc5      	ldr	r3, [pc, #788]	; (8003968 <DMA2_Stream0_IRQHandler+0xefc>)
 8003654:	edd3 7a00 	vldr	s15, [r3]
 8003658:	ee77 7a67 	vsub.f32	s15, s14, s15
 800365c:	4bc3      	ldr	r3, [pc, #780]	; (800396c <DMA2_Stream0_IRQHandler+0xf00>)
 800365e:	edc3 7a00 	vstr	s15, [r3]
					modbus_registers_buffer[12]=(int16_t)actual_torque_angle;//write calculated value to modbus array
 8003662:	4bc2      	ldr	r3, [pc, #776]	; (800396c <DMA2_Stream0_IRQHandler+0xf00>)
 8003664:	edd3 7a00 	vldr	s15, [r3]
 8003668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800366c:	ee17 3a90 	vmov	r3, s15
 8003670:	b21b      	sxth	r3, r3
 8003672:	b29a      	uxth	r2, r3
 8003674:	4bbe      	ldr	r3, [pc, #760]	; (8003970 <DMA2_Stream0_IRQHandler+0xf04>)
 8003676:	831a      	strh	r2, [r3, #24]
					speed_measurement_loop_i++;
 8003678:	4bbe      	ldr	r3, [pc, #760]	; (8003974 <DMA2_Stream0_IRQHandler+0xf08>)
 800367a:	edd3 7a00 	vldr	s15, [r3]
 800367e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003682:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003686:	4bbb      	ldr	r3, [pc, #748]	; (8003974 <DMA2_Stream0_IRQHandler+0xf08>)
 8003688:	edc3 7a00 	vstr	s15, [r3]
					if(speed_measurement_loop_i>=30){
 800368c:	4bb9      	ldr	r3, [pc, #740]	; (8003974 <DMA2_Stream0_IRQHandler+0xf08>)
 800368e:	edd3 7a00 	vldr	s15, [r3]
 8003692:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003696:	eef4 7ac7 	vcmpe.f32	s15, s14
 800369a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800369e:	db44      	blt.n	800372a <DMA2_Stream0_IRQHandler+0xcbe>

						//speed(rpm)=(position pulse delta/enc resolution)*(60s/sample time(s))
						//speed=(delta/131072)*(60/0,006)
						speed=((float)tamagawa_encoder_data.encoder_position-(float)tamagawa_encoder_data.last_encoder_position_speed_loop)*0.076293f;
 80036a0:	4bb5      	ldr	r3, [pc, #724]	; (8003978 <DMA2_Stream0_IRQHandler+0xf0c>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	ee07 3a90 	vmov	s15, r3
 80036a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036ac:	4bb2      	ldr	r3, [pc, #712]	; (8003978 <DMA2_Stream0_IRQHandler+0xf0c>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	ee07 3a90 	vmov	s15, r3
 80036b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036bc:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 800397c <DMA2_Stream0_IRQHandler+0xf10>
 80036c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036c4:	4bae      	ldr	r3, [pc, #696]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 80036c6:	edc3 7a00 	vstr	s15, [r3]
						if(speed>5000.0f){speed-=10000.0f;}if(speed<-5000.0f){speed+=10000.0f;}
 80036ca:	4bad      	ldr	r3, [pc, #692]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 80036cc:	edd3 7a00 	vldr	s15, [r3]
 80036d0:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8003984 <DMA2_Stream0_IRQHandler+0xf18>
 80036d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	dd09      	ble.n	80036f2 <DMA2_Stream0_IRQHandler+0xc86>
 80036de:	4ba8      	ldr	r3, [pc, #672]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 80036e0:	edd3 7a00 	vldr	s15, [r3]
 80036e4:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 8003988 <DMA2_Stream0_IRQHandler+0xf1c>
 80036e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036ec:	4ba4      	ldr	r3, [pc, #656]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 80036ee:	edc3 7a00 	vstr	s15, [r3]
 80036f2:	4ba3      	ldr	r3, [pc, #652]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 80036f4:	edd3 7a00 	vldr	s15, [r3]
 80036f8:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800398c <DMA2_Stream0_IRQHandler+0xf20>
 80036fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003704:	d509      	bpl.n	800371a <DMA2_Stream0_IRQHandler+0xcae>
 8003706:	4b9e      	ldr	r3, [pc, #632]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 8003708:	edd3 7a00 	vldr	s15, [r3]
 800370c:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003988 <DMA2_Stream0_IRQHandler+0xf1c>
 8003710:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003714:	4b9a      	ldr	r3, [pc, #616]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 8003716:	edc3 7a00 	vstr	s15, [r3]

						tamagawa_encoder_data.last_encoder_position_speed_loop=tamagawa_encoder_data.encoder_position;
 800371a:	4b97      	ldr	r3, [pc, #604]	; (8003978 <DMA2_Stream0_IRQHandler+0xf0c>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	4a96      	ldr	r2, [pc, #600]	; (8003978 <DMA2_Stream0_IRQHandler+0xf0c>)
 8003720:	60d3      	str	r3, [r2, #12]
						speed_measurement_loop_i=0;
 8003722:	4b94      	ldr	r3, [pc, #592]	; (8003974 <DMA2_Stream0_IRQHandler+0xf08>)
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
					}
					filtered_speed=LowPassFilter(0.05,speed, &last_filtered_actual_speed);
 800372a:	4b95      	ldr	r3, [pc, #596]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 800372c:	edd3 7a00 	vldr	s15, [r3]
 8003730:	4897      	ldr	r0, [pc, #604]	; (8003990 <DMA2_Stream0_IRQHandler+0xf24>)
 8003732:	eef0 0a67 	vmov.f32	s1, s15
 8003736:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8003994 <DMA2_Stream0_IRQHandler+0xf28>
 800373a:	f7fd ff15 	bl	8001568 <LowPassFilter>
 800373e:	eef0 7a40 	vmov.f32	s15, s0
 8003742:	4b95      	ldr	r3, [pc, #596]	; (8003998 <DMA2_Stream0_IRQHandler+0xf2c>)
 8003744:	edc3 7a00 	vstr	s15, [r3]
					modbus_registers_buffer[13]=(int16_t)(speed);
 8003748:	4b8d      	ldr	r3, [pc, #564]	; (8003980 <DMA2_Stream0_IRQHandler+0xf14>)
 800374a:	edd3 7a00 	vldr	s15, [r3]
 800374e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003752:	ee17 3a90 	vmov	r3, s15
 8003756:	b21b      	sxth	r3, r3
 8003758:	b29a      	uxth	r2, r3
 800375a:	4b85      	ldr	r3, [pc, #532]	; (8003970 <DMA2_Stream0_IRQHandler+0xf04>)
 800375c:	835a      	strh	r2, [r3, #26]
				}

				park_transform(I_U, I_V, 360.0f-actual_electric_angle, &I_d, &I_q);
 800375e:	4b8f      	ldr	r3, [pc, #572]	; (800399c <DMA2_Stream0_IRQHandler+0xf30>)
 8003760:	ed93 7a00 	vldr	s14, [r3]
 8003764:	4b8e      	ldr	r3, [pc, #568]	; (80039a0 <DMA2_Stream0_IRQHandler+0xf34>)
 8003766:	edd3 6a00 	vldr	s13, [r3]
 800376a:	4b7e      	ldr	r3, [pc, #504]	; (8003964 <DMA2_Stream0_IRQHandler+0xef8>)
 800376c:	edd3 7a00 	vldr	s15, [r3]
 8003770:	ed9f 6a8c 	vldr	s12, [pc, #560]	; 80039a4 <DMA2_Stream0_IRQHandler+0xf38>
 8003774:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003778:	498b      	ldr	r1, [pc, #556]	; (80039a8 <DMA2_Stream0_IRQHandler+0xf3c>)
 800377a:	488c      	ldr	r0, [pc, #560]	; (80039ac <DMA2_Stream0_IRQHandler+0xf40>)
 800377c:	eeb0 1a67 	vmov.f32	s2, s15
 8003780:	eef0 0a66 	vmov.f32	s1, s13
 8003784:	eeb0 0a47 	vmov.f32	s0, s14
 8003788:	f7fd fe2c 	bl	80013e4 <park_transform>
				I_d_filtered = LowPassFilter(0.007, I_d, &I_d_last);
 800378c:	4b87      	ldr	r3, [pc, #540]	; (80039ac <DMA2_Stream0_IRQHandler+0xf40>)
 800378e:	edd3 7a00 	vldr	s15, [r3]
 8003792:	4887      	ldr	r0, [pc, #540]	; (80039b0 <DMA2_Stream0_IRQHandler+0xf44>)
 8003794:	eef0 0a67 	vmov.f32	s1, s15
 8003798:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80039b4 <DMA2_Stream0_IRQHandler+0xf48>
 800379c:	f7fd fee4 	bl	8001568 <LowPassFilter>
 80037a0:	eef0 7a40 	vmov.f32	s15, s0
 80037a4:	4b84      	ldr	r3, [pc, #528]	; (80039b8 <DMA2_Stream0_IRQHandler+0xf4c>)
 80037a6:	edc3 7a00 	vstr	s15, [r3]
				I_q_filtered = LowPassFilter(0.007, I_q, &I_q_last);
 80037aa:	4b7f      	ldr	r3, [pc, #508]	; (80039a8 <DMA2_Stream0_IRQHandler+0xf3c>)
 80037ac:	edd3 7a00 	vldr	s15, [r3]
 80037b0:	4882      	ldr	r0, [pc, #520]	; (80039bc <DMA2_Stream0_IRQHandler+0xf50>)
 80037b2:	eef0 0a67 	vmov.f32	s1, s15
 80037b6:	ed9f 0a7f 	vldr	s0, [pc, #508]	; 80039b4 <DMA2_Stream0_IRQHandler+0xf48>
 80037ba:	f7fd fed5 	bl	8001568 <LowPassFilter>
 80037be:	eef0 7a40 	vmov.f32	s15, s0
 80037c2:	4b7f      	ldr	r3, [pc, #508]	; (80039c0 <DMA2_Stream0_IRQHandler+0xf54>)
 80037c4:	edc3 7a00 	vstr	s15, [r3]
				modbus_registers_buffer[15]=(int16_t)(I_d_filtered*100);
 80037c8:	4b7b      	ldr	r3, [pc, #492]	; (80039b8 <DMA2_Stream0_IRQHandler+0xf4c>)
 80037ca:	edd3 7a00 	vldr	s15, [r3]
 80037ce:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80039c4 <DMA2_Stream0_IRQHandler+0xf58>
 80037d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037da:	ee17 3a90 	vmov	r3, s15
 80037de:	b21b      	sxth	r3, r3
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	4b63      	ldr	r3, [pc, #396]	; (8003970 <DMA2_Stream0_IRQHandler+0xf04>)
 80037e4:	83da      	strh	r2, [r3, #30]
				modbus_registers_buffer[16]=(int16_t)(I_q_filtered*100);
 80037e6:	4b76      	ldr	r3, [pc, #472]	; (80039c0 <DMA2_Stream0_IRQHandler+0xf54>)
 80037e8:	edd3 7a00 	vldr	s15, [r3]
 80037ec:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80039c4 <DMA2_Stream0_IRQHandler+0xf58>
 80037f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037f8:	ee17 3a90 	vmov	r3, s15
 80037fc:	b21b      	sxth	r3, r3
 80037fe:	b29a      	uxth	r2, r3
 8003800:	4b5b      	ldr	r3, [pc, #364]	; (8003970 <DMA2_Stream0_IRQHandler+0xf04>)
 8003802:	841a      	strh	r2, [r3, #32]

				if(inv_control_mode==manual){
 8003804:	4b70      	ldr	r3, [pc, #448]	; (80039c8 <DMA2_Stream0_IRQHandler+0xf5c>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b01      	cmp	r3, #1
 800380c:	d12b      	bne.n	8003866 <DMA2_Stream0_IRQHandler+0xdfa>
					electric_angle+=(speed_setpoint_deg_s*POLE_PAIRS)/5000.0f;  //5000hz control/sampling loop
 800380e:	4b6f      	ldr	r3, [pc, #444]	; (80039cc <DMA2_Stream0_IRQHandler+0xf60>)
 8003810:	edd3 7a00 	vldr	s15, [r3]
 8003814:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800381c:	eddf 6a59 	vldr	s13, [pc, #356]	; 8003984 <DMA2_Stream0_IRQHandler+0xf18>
 8003820:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003824:	4b50      	ldr	r3, [pc, #320]	; (8003968 <DMA2_Stream0_IRQHandler+0xefc>)
 8003826:	edd3 7a00 	vldr	s15, [r3]
 800382a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800382e:	4b4e      	ldr	r3, [pc, #312]	; (8003968 <DMA2_Stream0_IRQHandler+0xefc>)
 8003830:	edc3 7a00 	vstr	s15, [r3]
					if(electric_angle>=360.0f){	electric_angle=0.0f;}
 8003834:	4b4c      	ldr	r3, [pc, #304]	; (8003968 <DMA2_Stream0_IRQHandler+0xefc>)
 8003836:	edd3 7a00 	vldr	s15, [r3]
 800383a:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80039a4 <DMA2_Stream0_IRQHandler+0xf38>
 800383e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003846:	db03      	blt.n	8003850 <DMA2_Stream0_IRQHandler+0xde4>
 8003848:	4b47      	ldr	r3, [pc, #284]	; (8003968 <DMA2_Stream0_IRQHandler+0xefc>)
 800384a:	f04f 0200 	mov.w	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
					if(electric_angle<0.0f){electric_angle=359.0f;}
 8003850:	4b45      	ldr	r3, [pc, #276]	; (8003968 <DMA2_Stream0_IRQHandler+0xefc>)
 8003852:	edd3 7a00 	vldr	s15, [r3]
 8003856:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800385a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800385e:	d502      	bpl.n	8003866 <DMA2_Stream0_IRQHandler+0xdfa>
 8003860:	4b41      	ldr	r3, [pc, #260]	; (8003968 <DMA2_Stream0_IRQHandler+0xefc>)
 8003862:	4a5b      	ldr	r2, [pc, #364]	; (80039d0 <DMA2_Stream0_IRQHandler+0xf64>)
 8003864:	601a      	str	r2, [r3, #0]
				}
				if(inv_control_mode==foc && modbus_registers_buffer[3] ==1){
 8003866:	4b58      	ldr	r3, [pc, #352]	; (80039c8 <DMA2_Stream0_IRQHandler+0xf5c>)
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	f040 814c 	bne.w	8003b0a <DMA2_Stream0_IRQHandler+0x109e>
 8003872:	4b3f      	ldr	r3, [pc, #252]	; (8003970 <DMA2_Stream0_IRQHandler+0xf04>)
 8003874:	88db      	ldrh	r3, [r3, #6]
 8003876:	2b01      	cmp	r3, #1
 8003878:	f040 8147 	bne.w	8003b0a <DMA2_Stream0_IRQHandler+0x109e>
					U_d = PI_control(&id_current_controller_data, -I_d_filtered);
 800387c:	4b4e      	ldr	r3, [pc, #312]	; (80039b8 <DMA2_Stream0_IRQHandler+0xf4c>)
 800387e:	edd3 7a00 	vldr	s15, [r3]
 8003882:	eef1 7a67 	vneg.f32	s15, s15
 8003886:	eeb0 0a67 	vmov.f32	s0, s15
 800388a:	4852      	ldr	r0, [pc, #328]	; (80039d4 <DMA2_Stream0_IRQHandler+0xf68>)
 800388c:	f7fe fc9e 	bl	80021cc <PI_control>
 8003890:	eef0 7a40 	vmov.f32	s15, s0
 8003894:	4b50      	ldr	r3, [pc, #320]	; (80039d8 <DMA2_Stream0_IRQHandler+0xf6c>)
 8003896:	edc3 7a00 	vstr	s15, [r3]
					U_q = PI_control(&iq_current_controller_data,(torque_setpoint/10.0f)-I_q_filtered);
 800389a:	4b50      	ldr	r3, [pc, #320]	; (80039dc <DMA2_Stream0_IRQHandler+0xf70>)
 800389c:	edd3 7a00 	vldr	s15, [r3]
 80038a0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80038a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038a8:	4b45      	ldr	r3, [pc, #276]	; (80039c0 <DMA2_Stream0_IRQHandler+0xf54>)
 80038aa:	edd3 7a00 	vldr	s15, [r3]
 80038ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038b2:	eeb0 0a67 	vmov.f32	s0, s15
 80038b6:	484a      	ldr	r0, [pc, #296]	; (80039e0 <DMA2_Stream0_IRQHandler+0xf74>)
 80038b8:	f7fe fc88 	bl	80021cc <PI_control>
 80038bc:	eef0 7a40 	vmov.f32	s15, s0
 80038c0:	4b48      	ldr	r3, [pc, #288]	; (80039e4 <DMA2_Stream0_IRQHandler+0xf78>)
 80038c2:	edc3 7a00 	vstr	s15, [r3]
					inv_park_transform(U_d, U_q, actual_electric_angle, &U_alpha, &U_beta);
 80038c6:	4b44      	ldr	r3, [pc, #272]	; (80039d8 <DMA2_Stream0_IRQHandler+0xf6c>)
 80038c8:	edd3 7a00 	vldr	s15, [r3]
 80038cc:	4b45      	ldr	r3, [pc, #276]	; (80039e4 <DMA2_Stream0_IRQHandler+0xf78>)
 80038ce:	ed93 7a00 	vldr	s14, [r3]
 80038d2:	4b24      	ldr	r3, [pc, #144]	; (8003964 <DMA2_Stream0_IRQHandler+0xef8>)
 80038d4:	edd3 6a00 	vldr	s13, [r3]
 80038d8:	4943      	ldr	r1, [pc, #268]	; (80039e8 <DMA2_Stream0_IRQHandler+0xf7c>)
 80038da:	4844      	ldr	r0, [pc, #272]	; (80039ec <DMA2_Stream0_IRQHandler+0xf80>)
 80038dc:	eeb0 1a66 	vmov.f32	s2, s13
 80038e0:	eef0 0a47 	vmov.f32	s1, s14
 80038e4:	eeb0 0a67 	vmov.f32	s0, s15
 80038e8:	f7fd fde8 	bl	80014bc <inv_park_transform>
					duty_cycle=sqrtf(U_alpha*U_alpha+U_beta*U_beta);
 80038ec:	4b3f      	ldr	r3, [pc, #252]	; (80039ec <DMA2_Stream0_IRQHandler+0xf80>)
 80038ee:	ed93 7a00 	vldr	s14, [r3]
 80038f2:	4b3e      	ldr	r3, [pc, #248]	; (80039ec <DMA2_Stream0_IRQHandler+0xf80>)
 80038f4:	edd3 7a00 	vldr	s15, [r3]
 80038f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038fc:	4b3a      	ldr	r3, [pc, #232]	; (80039e8 <DMA2_Stream0_IRQHandler+0xf7c>)
 80038fe:	edd3 6a00 	vldr	s13, [r3]
 8003902:	4b39      	ldr	r3, [pc, #228]	; (80039e8 <DMA2_Stream0_IRQHandler+0xf7c>)
 8003904:	edd3 7a00 	vldr	s15, [r3]
 8003908:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800390c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003910:	eeb0 0a67 	vmov.f32	s0, s15
 8003914:	f008 fd1e 	bl	800c354 <sqrtf>
 8003918:	eef0 7a40 	vmov.f32	s15, s0
 800391c:	4b34      	ldr	r3, [pc, #208]	; (80039f0 <DMA2_Stream0_IRQHandler+0xf84>)
 800391e:	edc3 7a00 	vstr	s15, [r3]

					float electric_angle_rad=0.0f;
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	603b      	str	r3, [r7, #0]
					if(U_alpha>=0 && U_beta >=0){electric_angle_rad=atan2f(fabs(U_beta),fabs(U_alpha));}
 8003928:	4b30      	ldr	r3, [pc, #192]	; (80039ec <DMA2_Stream0_IRQHandler+0xf80>)
 800392a:	edd3 7a00 	vldr	s15, [r3]
 800392e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003936:	db63      	blt.n	8003a00 <DMA2_Stream0_IRQHandler+0xf94>
 8003938:	4b2b      	ldr	r3, [pc, #172]	; (80039e8 <DMA2_Stream0_IRQHandler+0xf7c>)
 800393a:	edd3 7a00 	vldr	s15, [r3]
 800393e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003946:	db5b      	blt.n	8003a00 <DMA2_Stream0_IRQHandler+0xf94>
 8003948:	4b27      	ldr	r3, [pc, #156]	; (80039e8 <DMA2_Stream0_IRQHandler+0xf7c>)
 800394a:	edd3 7a00 	vldr	s15, [r3]
 800394e:	eeb0 7ae7 	vabs.f32	s14, s15
 8003952:	4b26      	ldr	r3, [pc, #152]	; (80039ec <DMA2_Stream0_IRQHandler+0xf80>)
 8003954:	edd3 7a00 	vldr	s15, [r3]
 8003958:	eef0 7ae7 	vabs.f32	s15, s15
 800395c:	eef0 0a67 	vmov.f32	s1, s15
 8003960:	e048      	b.n	80039f4 <DMA2_Stream0_IRQHandler+0xf88>
 8003962:	bf00      	nop
 8003964:	20000994 	.word	0x20000994
 8003968:	20000914 	.word	0x20000914
 800396c:	2000099c 	.word	0x2000099c
 8003970:	20000000 	.word	0x20000000
 8003974:	200009a0 	.word	0x200009a0
 8003978:	200009b0 	.word	0x200009b0
 800397c:	3d9c3f81 	.word	0x3d9c3f81
 8003980:	200009a4 	.word	0x200009a4
 8003984:	459c4000 	.word	0x459c4000
 8003988:	461c4000 	.word	0x461c4000
 800398c:	c59c4000 	.word	0xc59c4000
 8003990:	200009ac 	.word	0x200009ac
 8003994:	3d4ccccd 	.word	0x3d4ccccd
 8003998:	200009a8 	.word	0x200009a8
 800399c:	2000093c 	.word	0x2000093c
 80039a0:	20000940 	.word	0x20000940
 80039a4:	43b40000 	.word	0x43b40000
 80039a8:	20000974 	.word	0x20000974
 80039ac:	20000968 	.word	0x20000968
 80039b0:	2000096c 	.word	0x2000096c
 80039b4:	3be56042 	.word	0x3be56042
 80039b8:	20000970 	.word	0x20000970
 80039bc:	20000978 	.word	0x20000978
 80039c0:	2000097c 	.word	0x2000097c
 80039c4:	42c80000 	.word	0x42c80000
 80039c8:	20000908 	.word	0x20000908
 80039cc:	2000090c 	.word	0x2000090c
 80039d0:	43b38000 	.word	0x43b38000
 80039d4:	2000003c 	.word	0x2000003c
 80039d8:	20000980 	.word	0x20000980
 80039dc:	2000092c 	.word	0x2000092c
 80039e0:	20000060 	.word	0x20000060
 80039e4:	20000984 	.word	0x20000984
 80039e8:	2000098c 	.word	0x2000098c
 80039ec:	20000988 	.word	0x20000988
 80039f0:	20000918 	.word	0x20000918
 80039f4:	eeb0 0a47 	vmov.f32	s0, s14
 80039f8:	f008 fc8a 	bl	800c310 <atan2f>
 80039fc:	ed87 0a00 	vstr	s0, [r7]
					if(U_alpha<0 && U_beta >=0){electric_angle_rad=atan2f(fabs(U_alpha),fabs(U_beta)) + (3.141592f/2.0f);}
 8003a00:	4b57      	ldr	r3, [pc, #348]	; (8003b60 <DMA2_Stream0_IRQHandler+0x10f4>)
 8003a02:	edd3 7a00 	vldr	s15, [r3]
 8003a06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a0e:	d51f      	bpl.n	8003a50 <DMA2_Stream0_IRQHandler+0xfe4>
 8003a10:	4b54      	ldr	r3, [pc, #336]	; (8003b64 <DMA2_Stream0_IRQHandler+0x10f8>)
 8003a12:	edd3 7a00 	vldr	s15, [r3]
 8003a16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a1e:	db17      	blt.n	8003a50 <DMA2_Stream0_IRQHandler+0xfe4>
 8003a20:	4b4f      	ldr	r3, [pc, #316]	; (8003b60 <DMA2_Stream0_IRQHandler+0x10f4>)
 8003a22:	edd3 7a00 	vldr	s15, [r3]
 8003a26:	eeb0 7ae7 	vabs.f32	s14, s15
 8003a2a:	4b4e      	ldr	r3, [pc, #312]	; (8003b64 <DMA2_Stream0_IRQHandler+0x10f8>)
 8003a2c:	edd3 7a00 	vldr	s15, [r3]
 8003a30:	eef0 7ae7 	vabs.f32	s15, s15
 8003a34:	eef0 0a67 	vmov.f32	s1, s15
 8003a38:	eeb0 0a47 	vmov.f32	s0, s14
 8003a3c:	f008 fc68 	bl	800c310 <atan2f>
 8003a40:	eef0 7a40 	vmov.f32	s15, s0
 8003a44:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8003b68 <DMA2_Stream0_IRQHandler+0x10fc>
 8003a48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a4c:	edc7 7a00 	vstr	s15, [r7]
					if(U_alpha<0 && U_beta <0){electric_angle_rad=atan2f(fabs(U_beta),fabs(U_alpha)) + 3.141592f;}
 8003a50:	4b43      	ldr	r3, [pc, #268]	; (8003b60 <DMA2_Stream0_IRQHandler+0x10f4>)
 8003a52:	edd3 7a00 	vldr	s15, [r3]
 8003a56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a5e:	d51f      	bpl.n	8003aa0 <DMA2_Stream0_IRQHandler+0x1034>
 8003a60:	4b40      	ldr	r3, [pc, #256]	; (8003b64 <DMA2_Stream0_IRQHandler+0x10f8>)
 8003a62:	edd3 7a00 	vldr	s15, [r3]
 8003a66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a6e:	d517      	bpl.n	8003aa0 <DMA2_Stream0_IRQHandler+0x1034>
 8003a70:	4b3c      	ldr	r3, [pc, #240]	; (8003b64 <DMA2_Stream0_IRQHandler+0x10f8>)
 8003a72:	edd3 7a00 	vldr	s15, [r3]
 8003a76:	eeb0 7ae7 	vabs.f32	s14, s15
 8003a7a:	4b39      	ldr	r3, [pc, #228]	; (8003b60 <DMA2_Stream0_IRQHandler+0x10f4>)
 8003a7c:	edd3 7a00 	vldr	s15, [r3]
 8003a80:	eef0 7ae7 	vabs.f32	s15, s15
 8003a84:	eef0 0a67 	vmov.f32	s1, s15
 8003a88:	eeb0 0a47 	vmov.f32	s0, s14
 8003a8c:	f008 fc40 	bl	800c310 <atan2f>
 8003a90:	eef0 7a40 	vmov.f32	s15, s0
 8003a94:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003b6c <DMA2_Stream0_IRQHandler+0x1100>
 8003a98:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a9c:	edc7 7a00 	vstr	s15, [r7]
					if(U_alpha>=0 && U_beta <0){electric_angle_rad=atan2f(fabs(U_alpha),fabs(U_beta)) + (3.141592f*1.5f);}
 8003aa0:	4b2f      	ldr	r3, [pc, #188]	; (8003b60 <DMA2_Stream0_IRQHandler+0x10f4>)
 8003aa2:	edd3 7a00 	vldr	s15, [r3]
 8003aa6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aae:	db1f      	blt.n	8003af0 <DMA2_Stream0_IRQHandler+0x1084>
 8003ab0:	4b2c      	ldr	r3, [pc, #176]	; (8003b64 <DMA2_Stream0_IRQHandler+0x10f8>)
 8003ab2:	edd3 7a00 	vldr	s15, [r3]
 8003ab6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003abe:	d517      	bpl.n	8003af0 <DMA2_Stream0_IRQHandler+0x1084>
 8003ac0:	4b27      	ldr	r3, [pc, #156]	; (8003b60 <DMA2_Stream0_IRQHandler+0x10f4>)
 8003ac2:	edd3 7a00 	vldr	s15, [r3]
 8003ac6:	eeb0 7ae7 	vabs.f32	s14, s15
 8003aca:	4b26      	ldr	r3, [pc, #152]	; (8003b64 <DMA2_Stream0_IRQHandler+0x10f8>)
 8003acc:	edd3 7a00 	vldr	s15, [r3]
 8003ad0:	eef0 7ae7 	vabs.f32	s15, s15
 8003ad4:	eef0 0a67 	vmov.f32	s1, s15
 8003ad8:	eeb0 0a47 	vmov.f32	s0, s14
 8003adc:	f008 fc18 	bl	800c310 <atan2f>
 8003ae0:	eef0 7a40 	vmov.f32	s15, s0
 8003ae4:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003b70 <DMA2_Stream0_IRQHandler+0x1104>
 8003ae8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003aec:	edc7 7a00 	vstr	s15, [r7]

					electric_angle=(electric_angle_rad/3.141592f)*180.0f;
 8003af0:	ed97 7a00 	vldr	s14, [r7]
 8003af4:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8003b6c <DMA2_Stream0_IRQHandler+0x1100>
 8003af8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003afc:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003b74 <DMA2_Stream0_IRQHandler+0x1108>
 8003b00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b04:	4b1c      	ldr	r3, [pc, #112]	; (8003b78 <DMA2_Stream0_IRQHandler+0x110c>)
 8003b06:	edc3 7a00 	vstr	s15, [r3]
					//electric_angle+=(speed_setpoint_deg_s*POLE_PAIRS)/16000.0f;
					//if(electric_angle>=360.0f){	electric_angle=0.0f;}
					//if(electric_angle<0.0f){electric_angle=359.0f;}
				}

				if(inv_control_mode!=stop){
 8003b0a:	4b1c      	ldr	r3, [pc, #112]	; (8003b7c <DMA2_Stream0_IRQHandler+0x1110>)
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d014      	beq.n	8003b3e <DMA2_Stream0_IRQHandler+0x10d2>
					//output_svpwm((uint16_t)electric_angle, (uint16_t)duty_cycle);
					output_sine_pwm((uint16_t)electric_angle, (uint16_t)duty_cycle);
 8003b14:	4b18      	ldr	r3, [pc, #96]	; (8003b78 <DMA2_Stream0_IRQHandler+0x110c>)
 8003b16:	edd3 7a00 	vldr	s15, [r3]
 8003b1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b1e:	ee17 3a90 	vmov	r3, s15
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	4a16      	ldr	r2, [pc, #88]	; (8003b80 <DMA2_Stream0_IRQHandler+0x1114>)
 8003b26:	edd2 7a00 	vldr	s15, [r2]
 8003b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b2e:	ee17 2a90 	vmov	r2, s15
 8003b32:	b292      	uxth	r2, r2
 8003b34:	4611      	mov	r1, r2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fd fdae 	bl	8001698 <output_sine_pwm>
 8003b3c:	e008      	b.n	8003b50 <DMA2_Stream0_IRQHandler+0x10e4>
				}
				else{TIM1->CCR1=0;TIM1->CCR2=0;TIM1->CCR3=0;}//if inverter in stop mode stop producing PWM signal while timer1 is still active to keep this interrupt alive for measurements on switched off inverter
 8003b3e:	4b11      	ldr	r3, [pc, #68]	; (8003b84 <DMA2_Stream0_IRQHandler+0x1118>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	635a      	str	r2, [r3, #52]	; 0x34
 8003b44:	4b0f      	ldr	r3, [pc, #60]	; (8003b84 <DMA2_Stream0_IRQHandler+0x1118>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	639a      	str	r2, [r3, #56]	; 0x38
 8003b4a:	4b0e      	ldr	r3, [pc, #56]	; (8003b84 <DMA2_Stream0_IRQHandler+0x1118>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	63da      	str	r2, [r3, #60]	; 0x3c

			}
  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003b50:	480d      	ldr	r0, [pc, #52]	; (8003b88 <DMA2_Stream0_IRQHandler+0x111c>)
 8003b52:	f001 fde9 	bl	8005728 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003b56:	bf00      	nop
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	20000988 	.word	0x20000988
 8003b64:	2000098c 	.word	0x2000098c
 8003b68:	3fc90fd8 	.word	0x3fc90fd8
 8003b6c:	40490fd8 	.word	0x40490fd8
 8003b70:	4096cbe2 	.word	0x4096cbe2
 8003b74:	43340000 	.word	0x43340000
 8003b78:	20000914 	.word	0x20000914
 8003b7c:	20000908 	.word	0x20000908
 8003b80:	20000918 	.word	0x20000918
 8003b84:	40010000 	.word	0x40010000
 8003b88:	20000544 	.word	0x20000544

08003b8c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003b90:	4802      	ldr	r0, [pc, #8]	; (8003b9c <DMA2_Stream2_IRQHandler+0x10>)
 8003b92:	f001 fdc9 	bl	8005728 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003b96:	bf00      	nop
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	2000074c 	.word	0x2000074c

08003ba0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003ba4:	4802      	ldr	r0, [pc, #8]	; (8003bb0 <DMA2_Stream7_IRQHandler+0x10>)
 8003ba6:	f001 fdbf 	bl	8005728 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003baa:	bf00      	nop
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	200007ac 	.word	0x200007ac

08003bb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bb8:	4b06      	ldr	r3, [pc, #24]	; (8003bd4 <SystemInit+0x20>)
 8003bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bbe:	4a05      	ldr	r2, [pc, #20]	; (8003bd4 <SystemInit+0x20>)
 8003bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bc8:	bf00      	nop
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	e000ed00 	.word	0xe000ed00

08003bd8 <tamagawa_encoder_read_position>:

extern UART_HandleTypeDef huart2;
//uint8_t UART2_RX_raw[10];
tamagawa_encoder_data_t tamagawa_encoder_data;

void tamagawa_encoder_read_position(void){
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
	uint8_t xor_cheksum=0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0;i<9;i++){
 8003be2:	2300      	movs	r3, #0
 8003be4:	73bb      	strb	r3, [r7, #14]
 8003be6:	e009      	b.n	8003bfc <tamagawa_encoder_read_position+0x24>
		xor_cheksum^=tamagawa_encoder_data.motor_data_response_packet[i];
 8003be8:	7bbb      	ldrb	r3, [r7, #14]
 8003bea:	4a33      	ldr	r2, [pc, #204]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003bec:	4413      	add	r3, r2
 8003bee:	7c9a      	ldrb	r2, [r3, #18]
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	4053      	eors	r3, r2
 8003bf4:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0;i<9;i++){
 8003bf6:	7bbb      	ldrb	r3, [r7, #14]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	73bb      	strb	r3, [r7, #14]
 8003bfc:	7bbb      	ldrb	r3, [r7, #14]
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d9f2      	bls.n	8003be8 <tamagawa_encoder_read_position+0x10>
		if(ssi_encoder_data.checksum_error_count>3 && ssi_encoder_data.encoder_state!=encoder_error_no_communication){ssi_encoder_data.encoder_state=encoder_error_cheksum;}
		if(ssi_encoder_data.checksum_error_count>100){ssi_encoder_data.encoder_state=encoder_error_no_communication;}
	}
	else{*/ //calculate position and speed from received earlier data

	tamagawa_encoder_data.last_encoder_position=ssi_encoder_data.encoder_position;
 8003c02:	4b2e      	ldr	r3, [pc, #184]	; (8003cbc <tamagawa_encoder_read_position+0xe4>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	4a2c      	ldr	r2, [pc, #176]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c08:	6093      	str	r3, [r2, #8]
	tamagawa_encoder_data.encoder_position=tamagawa_encoder_data.motor_data_response_packet[2] | tamagawa_encoder_data.motor_data_response_packet[3]<<8 | tamagawa_encoder_data.motor_data_response_packet[4]<<16;
 8003c0a:	4b2b      	ldr	r3, [pc, #172]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c0c:	7d1b      	ldrb	r3, [r3, #20]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	4b29      	ldr	r3, [pc, #164]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c12:	7d5b      	ldrb	r3, [r3, #21]
 8003c14:	021b      	lsls	r3, r3, #8
 8003c16:	431a      	orrs	r2, r3
 8003c18:	4b27      	ldr	r3, [pc, #156]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c1a:	7d9b      	ldrb	r3, [r3, #22]
 8003c1c:	041b      	lsls	r3, r3, #16
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	461a      	mov	r2, r3
 8003c22:	4b25      	ldr	r3, [pc, #148]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c24:	605a      	str	r2, [r3, #4]
	//if(ssi_encoder_data.encoder_position>262143){ssi_encoder_data.encoder_position=ssi_encoder_data.last_encoder_position;}//error handling
	int32_t speed = tamagawa_encoder_data.last_encoder_position-tamagawa_encoder_data.encoder_position;
 8003c26:	4b24      	ldr	r3, [pc, #144]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c28:	689a      	ldr	r2, [r3, #8]
 8003c2a:	4b23      	ldr	r3, [pc, #140]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	60bb      	str	r3, [r7, #8]
	if(((speed>2000) && (speed<129000))||
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003c38:	dd03      	ble.n	8003c42 <tamagawa_encoder_read_position+0x6a>
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	4a20      	ldr	r2, [pc, #128]	; (8003cc0 <tamagawa_encoder_read_position+0xe8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	dd07      	ble.n	8003c52 <tamagawa_encoder_read_position+0x7a>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8003c48:	da10      	bge.n	8003c6c <tamagawa_encoder_read_position+0x94>
			((speed<(-2000)) && (speed>(-129000)))){
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	4a1d      	ldr	r2, [pc, #116]	; (8003cc4 <tamagawa_encoder_read_position+0xec>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	db0c      	blt.n	8003c6c <tamagawa_encoder_read_position+0x94>
		tamagawa_encoder_data.excessive_acceleration_error_count++;
 8003c52:	4b19      	ldr	r3, [pc, #100]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c54:	7c5b      	ldrb	r3, [r3, #17]
 8003c56:	3301      	adds	r3, #1
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	4b17      	ldr	r3, [pc, #92]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c5c:	745a      	strb	r2, [r3, #17]
		if(tamagawa_encoder_data.excessive_acceleration_error_count>2){tamagawa_encoder_data.encoder_state=encoder_error_acceleration;}
 8003c5e:	4b16      	ldr	r3, [pc, #88]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c60:	7c5b      	ldrb	r3, [r3, #17]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d902      	bls.n	8003c6c <tamagawa_encoder_read_position+0x94>
 8003c66:	4b14      	ldr	r3, [pc, #80]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c68:	2202      	movs	r2, #2
 8003c6a:	701a      	strb	r2, [r3, #0]

}

	//set command to send to encoder depending on its type
	tamagawa_encoder_data.encoder_command=0xA2;
 8003c6c:	4b12      	ldr	r3, [pc, #72]	; (8003cb8 <tamagawa_encoder_read_position+0xe0>)
 8003c6e:	22a2      	movs	r2, #162	; 0xa2
 8003c70:	771a      	strb	r2, [r3, #28]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, 1);
 8003c72:	2201      	movs	r2, #1
 8003c74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c78:	4813      	ldr	r0, [pc, #76]	; (8003cc8 <tamagawa_encoder_read_position+0xf0>)
 8003c7a:	f002 fa27 	bl	80060cc <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err_code = HAL_UART_Transmit(&huart2, &tamagawa_encoder_data.encoder_command, 1,1);
 8003c7e:	2301      	movs	r3, #1
 8003c80:	2201      	movs	r2, #1
 8003c82:	4912      	ldr	r1, [pc, #72]	; (8003ccc <tamagawa_encoder_read_position+0xf4>)
 8003c84:	4812      	ldr	r0, [pc, #72]	; (8003cd0 <tamagawa_encoder_read_position+0xf8>)
 8003c86:	f004 f8f5 	bl	8007e74 <HAL_UART_Transmit>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, 0);
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c94:	480c      	ldr	r0, [pc, #48]	; (8003cc8 <tamagawa_encoder_read_position+0xf0>)
 8003c96:	f002 fa19 	bl	80060cc <HAL_GPIO_WritePin>
	if(err_code!=HAL_OK){
 8003c9a:	79fb      	ldrb	r3, [r7, #7]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d002      	beq.n	8003ca6 <tamagawa_encoder_read_position+0xce>
		ssi_encoder_data.encoder_state=encoder_error_uart_busy;
 8003ca0:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <tamagawa_encoder_read_position+0xe4>)
 8003ca2:	2204      	movs	r2, #4
 8003ca4:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_DMA(&huart2, &tamagawa_encoder_data.motor_data_response_packet, 10);//start listening for response, it will be automatically copied by DMA after reception
 8003ca6:	220a      	movs	r2, #10
 8003ca8:	490a      	ldr	r1, [pc, #40]	; (8003cd4 <tamagawa_encoder_read_position+0xfc>)
 8003caa:	4809      	ldr	r0, [pc, #36]	; (8003cd0 <tamagawa_encoder_read_position+0xf8>)
 8003cac:	f004 f9f2 	bl	8008094 <HAL_UART_Receive_DMA>
}
 8003cb0:	bf00      	nop
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	200009b0 	.word	0x200009b0
 8003cbc:	200008dc 	.word	0x200008dc
 8003cc0:	0001f7e7 	.word	0x0001f7e7
 8003cc4:	fffe0819 	.word	0xfffe0819
 8003cc8:	40020800 	.word	0x40020800
 8003ccc:	200009cc 	.word	0x200009cc
 8003cd0:	20000708 	.word	0x20000708
 8003cd4:	200009c2 	.word	0x200009c2

08003cd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003cd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003cdc:	480d      	ldr	r0, [pc, #52]	; (8003d14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003cde:	490e      	ldr	r1, [pc, #56]	; (8003d18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ce0:	4a0e      	ldr	r2, [pc, #56]	; (8003d1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ce4:	e002      	b.n	8003cec <LoopCopyDataInit>

08003ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cea:	3304      	adds	r3, #4

08003cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cf0:	d3f9      	bcc.n	8003ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cf2:	4a0b      	ldr	r2, [pc, #44]	; (8003d20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003cf4:	4c0b      	ldr	r4, [pc, #44]	; (8003d24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cf8:	e001      	b.n	8003cfe <LoopFillZerobss>

08003cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cfc:	3204      	adds	r2, #4

08003cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d00:	d3fb      	bcc.n	8003cfa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003d02:	f7ff ff57 	bl	8003bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d06:	f008 f94f 	bl	800bfa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d0a:	f7fd fd47 	bl	800179c <main>
  bx  lr    
 8003d0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003d10:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003d14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d18:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8003d1c:	0800db84 	.word	0x0800db84
  ldr r2, =_sbss
 8003d20:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 8003d24:	20005484 	.word	0x20005484

08003d28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d28:	e7fe      	b.n	8003d28 <ADC_IRQHandler>
	...

08003d2c <mbus_open>:
/*
 * function mbus_open()
 * open new modbus context for new port
 * return: MODBUS_ERROR - if can't open context
 */
mbus_t mbus_open(Modbus_Conf_t *pconf) {
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  mbus_t context;
  for (context = 0; context < STMODBUS_COUNT_CONTEXT; context++) {
 8003d34:	2300      	movs	r3, #0
 8003d36:	73fb      	strb	r3, [r7, #15]
 8003d38:	e010      	b.n	8003d5c <mbus_open+0x30>
    if (g_mbusContext[context].open == 0) {
 8003d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d3e:	4a22      	ldr	r2, [pc, #136]	; (8003dc8 <mbus_open+0x9c>)
 8003d40:	2194      	movs	r1, #148	; 0x94
 8003d42:	fb01 f303 	mul.w	r3, r1, r3
 8003d46:	4413      	add	r3, r2
 8003d48:	3328      	adds	r3, #40	; 0x28
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00a      	beq.n	8003d66 <mbus_open+0x3a>
  for (context = 0; context < STMODBUS_COUNT_CONTEXT; context++) {
 8003d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	3301      	adds	r3, #1
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	73fb      	strb	r3, [r7, #15]
 8003d5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	ddea      	ble.n	8003d3a <mbus_open+0xe>
 8003d64:	e000      	b.n	8003d68 <mbus_open+0x3c>
      break;
 8003d66:	bf00      	nop
    }
  }
  if (context == STMODBUS_COUNT_CONTEXT)
 8003d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d102      	bne.n	8003d76 <mbus_open+0x4a>
    return (mbus_t)MBUS_ERROR;
 8003d70:	f04f 33ff 	mov.w	r3, #4294967295
 8003d74:	e023      	b.n	8003dbe <mbus_open+0x92>
  // Clear context
  memset(&g_mbusContext[context], 0, sizeof(_stmodbus_context_t));
 8003d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d7a:	2294      	movs	r2, #148	; 0x94
 8003d7c:	fb02 f303 	mul.w	r3, r2, r3
 8003d80:	4a11      	ldr	r2, [pc, #68]	; (8003dc8 <mbus_open+0x9c>)
 8003d82:	4413      	add	r3, r2
 8003d84:	2294      	movs	r2, #148	; 0x94
 8003d86:	2100      	movs	r1, #0
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f008 f941 	bl	800c010 <memset>
  // Copy config to context
  memcpy((void *)&g_mbusContext[context].conf, (void *)pconf,
 8003d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d92:	2294      	movs	r2, #148	; 0x94
 8003d94:	fb02 f303 	mul.w	r3, r2, r3
 8003d98:	4a0b      	ldr	r2, [pc, #44]	; (8003dc8 <mbus_open+0x9c>)
 8003d9a:	4413      	add	r3, r2
 8003d9c:	2228      	movs	r2, #40	; 0x28
 8003d9e:	6879      	ldr	r1, [r7, #4]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f008 f927 	bl	800bff4 <memcpy>
         sizeof(Modbus_Conf_t));

  g_mbusContext[context].open = 1;
 8003da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003daa:	4a07      	ldr	r2, [pc, #28]	; (8003dc8 <mbus_open+0x9c>)
 8003dac:	2194      	movs	r1, #148	; 0x94
 8003dae:	fb01 f303 	mul.w	r3, r1, r3
 8003db2:	4413      	add	r3, r2
 8003db4:	3328      	adds	r3, #40	; 0x28
 8003db6:	2201      	movs	r2, #1
 8003db8:	701a      	strb	r2, [r3, #0]
  return context;
 8003dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	200009d0 	.word	0x200009d0

08003dcc <mbus_flush>:

mbus_status_t mbus_flush(const mbus_t context) {
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	71fb      	strb	r3, [r7, #7]
  g_mbusContext[context].crc16 = 0xFFFF;
 8003dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dda:	4a0d      	ldr	r2, [pc, #52]	; (8003e10 <mbus_flush+0x44>)
 8003ddc:	2194      	movs	r1, #148	; 0x94
 8003dde:	fb01 f303 	mul.w	r3, r1, r3
 8003de2:	4413      	add	r3, r2
 8003de4:	332a      	adds	r3, #42	; 0x2a
 8003de6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003dea:	801a      	strh	r2, [r3, #0]
  g_mbusContext[context].state = MBUS_STATE_IDLE;
 8003dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df0:	4a07      	ldr	r2, [pc, #28]	; (8003e10 <mbus_flush+0x44>)
 8003df2:	2194      	movs	r1, #148	; 0x94
 8003df4:	fb01 f303 	mul.w	r3, r1, r3
 8003df8:	4413      	add	r3, r2
 8003dfa:	3329      	adds	r3, #41	; 0x29
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	701a      	strb	r2, [r3, #0]
  return MBUS_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	200009d0 	.word	0x200009d0

08003e14 <mbus_response>:

mbus_status_t mbus_response(mbus_t mb_context, Modbus_ResponseType response) {
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	460a      	mov	r2, r1
 8003e1e:	71fb      	strb	r3, [r7, #7]
 8003e20:	4613      	mov	r3, r2
 8003e22:	71bb      	strb	r3, [r7, #6]

  if (response != MBUS_RESPONSE_OK) {
 8003e24:	79bb      	ldrb	r3, [r7, #6]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d008      	beq.n	8003e3c <mbus_response+0x28>
    return mbus_send_error(mb_context, response);
 8003e2a:	79ba      	ldrb	r2, [r7, #6]
 8003e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e30:	4611      	mov	r1, r2
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fbba 	bl	80045ac <mbus_send_error>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	e001      	b.n	8003e40 <mbus_response+0x2c>
  } else {
  }
  return MBUS_ERROR;
 8003e3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <mbus_poll_response>:
uint16_t mbus_error(Modbus_ResponseType error) {
    g_userError = error;
    return 0;
}

inline mbus_status_t mbus_poll_response(mbus_t mb_context) {
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b08c      	sub	sp, #48	; 0x30
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	71fb      	strb	r3, [r7, #7]
  stmbCallBackFunc func = 0;
 8003e52:	2300      	movs	r3, #0
 8003e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  _stmodbus_context_t *ctx = &g_mbusContext[mb_context];
 8003e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5a:	2294      	movs	r2, #148	; 0x94
 8003e5c:	fb02 f303 	mul.w	r3, r2, r3
 8003e60:	4a93      	ldr	r2, [pc, #588]	; (80040b0 <mbus_poll_response+0x268>)
 8003e62:	4413      	add	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
  int read = 1, la;
 8003e66:	2301      	movs	r3, #1
 8003e68:	60fb      	str	r3, [r7, #12]
  uint16_t d;

  if (ctx->header.func == 0x04) {
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d101      	bne.n	8003e78 <mbus_poll_response+0x30>
    la = 10;
 8003e74:	230a      	movs	r3, #10
 8003e76:	62bb      	str	r3, [r7, #40]	; 0x28
  }

#if STMODBUS_COUNT_FUNC > 0
  for (int i = 0; i < STMODBUS_COUNT_FUNC; i++) {
 8003e78:	2300      	movs	r3, #0
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e7c:	e014      	b.n	8003ea8 <mbus_poll_response+0x60>
    if ((ctx->func[i].code == ctx->response.func)) {
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e82:	3206      	adds	r2, #6
 8003e84:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	f893 308b 	ldrb.w	r3, [r3, #139]	; 0x8b
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d107      	bne.n	8003ea2 <mbus_poll_response+0x5a>
      func = ctx->func[i].func;
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e96:	3306      	adds	r3, #6
 8003e98:	00db      	lsls	r3, r3, #3
 8003e9a:	4413      	add	r3, r2
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8003ea0:	e005      	b.n	8003eae <mbus_poll_response+0x66>
  for (int i = 0; i < STMODBUS_COUNT_FUNC; i++) {
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eaa:	2b09      	cmp	r3, #9
 8003eac:	dde7      	ble.n	8003e7e <mbus_poll_response+0x36>
    }
  }
#endif
  switch (ctx->header.func) {
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8003eb4:	2b0f      	cmp	r3, #15
 8003eb6:	d006      	beq.n	8003ec6 <mbus_poll_response+0x7e>
 8003eb8:	2b0f      	cmp	r3, #15
 8003eba:	dc52      	bgt.n	8003f62 <mbus_poll_response+0x11a>
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d002      	beq.n	8003ec6 <mbus_poll_response+0x7e>
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d027      	beq.n	8003f14 <mbus_poll_response+0xcc>
    if ((ctx->header.addr + ctx->header.num) > ctx->conf.discrete) {
      return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_ADDRESS);
    }
    break;
  default:
    break;
 8003ec4:	e04d      	b.n	8003f62 <mbus_poll_response+0x11a>
    if ((ctx->header.num == 0) || (ctx->header.num > 0x07D0)) {
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <mbus_poll_response+0x94>
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003ed6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003eda:	d907      	bls.n	8003eec <mbus_poll_response+0xa4>
      return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_VALUE);
 8003edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee0:	2103      	movs	r1, #3
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7ff ff96 	bl	8003e14 <mbus_response>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	e173      	b.n	80041d4 <mbus_poll_response+0x38c>
    if ((ctx->header.addr + ctx->header.num) >= ctx->conf.coils) {
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003efa:	4413      	add	r3, r2
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	8852      	ldrh	r2, [r2, #2]
 8003f00:	4293      	cmp	r3, r2
 8003f02:	db30      	blt.n	8003f66 <mbus_poll_response+0x11e>
      return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_ADDRESS);
 8003f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f08:	2102      	movs	r1, #2
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7ff ff82 	bl	8003e14 <mbus_response>
 8003f10:	4603      	mov	r3, r0
 8003f12:	e15f      	b.n	80041d4 <mbus_poll_response+0x38c>
    if ((ctx->header.num == 0) || (ctx->header.num > 0x07D0)) {
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d005      	beq.n	8003f2a <mbus_poll_response+0xe2>
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003f24:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003f28:	d907      	bls.n	8003f3a <mbus_poll_response+0xf2>
      return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_VALUE);
 8003f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f2e:	2103      	movs	r1, #3
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff ff6f 	bl	8003e14 <mbus_response>
 8003f36:	4603      	mov	r3, r0
 8003f38:	e14c      	b.n	80041d4 <mbus_poll_response+0x38c>
    if ((ctx->header.addr + ctx->header.num) > ctx->conf.discrete) {
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8003f40:	461a      	mov	r2, r3
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003f48:	4413      	add	r3, r2
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	8892      	ldrh	r2, [r2, #4]
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	dd0b      	ble.n	8003f6a <mbus_poll_response+0x122>
      return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_ADDRESS);
 8003f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f56:	2102      	movs	r1, #2
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff ff5b 	bl	8003e14 <mbus_response>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	e138      	b.n	80041d4 <mbus_poll_response+0x38c>
    break;
 8003f62:	bf00      	nop
 8003f64:	e002      	b.n	8003f6c <mbus_poll_response+0x124>
    break;
 8003f66:	bf00      	nop
 8003f68:	e000      	b.n	8003f6c <mbus_poll_response+0x124>
    break;
 8003f6a:	bf00      	nop
  }

  if (func != 0) {
 8003f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d006      	beq.n	8003f80 <mbus_poll_response+0x138>
    return func(mb_context);
 8003f72:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8003f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f78:	4610      	mov	r0, r2
 8003f7a:	4798      	blx	r3
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	e129      	b.n	80041d4 <mbus_poll_response+0x38c>
  }

  la = mbus_proto_address((Modbus_ConnectFuncType)ctx->header.func, (int*)&read);
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8003f86:	f107 020c 	add.w	r2, r7, #12
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 fb9b 	bl	80046c8 <mbus_proto_address>
 8003f92:	62b8      	str	r0, [r7, #40]	; 0x28
  if (la > 0) {
 8003f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	dd06      	ble.n	8003fa8 <mbus_poll_response+0x160>
    la += ctx->header.addr;
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa4:	4413      	add	r3, r2
 8003fa6:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  if (la < 50001) {
 8003fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003faa:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	f300 8109 	bgt.w	80041c6 <mbus_poll_response+0x37e>
    ctx->conf.sendbuf[0] = ctx->header.devaddr;
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	f892 2080 	ldrb.w	r2, [r2, #128]	; 0x80
 8003fbe:	701a      	strb	r2, [r3, #0]
    ctx->conf.sendbuf[1] = ctx->header.func;
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	699b      	ldr	r3, [r3, #24]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	69ba      	ldr	r2, [r7, #24]
 8003fc8:	f892 2081 	ldrb.w	r2, [r2, #129]	; 0x81
 8003fcc:	701a      	strb	r2, [r3, #0]
    ctx->conf.sendbuf[2] = ctx->header.num * 2;
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003fd4:	b2da      	uxtb	r2, r3
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	3302      	adds	r3, #2
 8003fdc:	0052      	lsls	r2, r2, #1
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	701a      	strb	r2, [r3, #0]
    if (read && ctx->conf.read) {
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d04d      	beq.n	8004084 <mbus_poll_response+0x23c>
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d049      	beq.n	8004084 <mbus_poll_response+0x23c>
      g_userError = MBUS_RESPONSE_OK;
 8003ff0:	4b30      	ldr	r3, [pc, #192]	; (80040b4 <mbus_poll_response+0x26c>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < ctx->header.num; i++) {
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	623b      	str	r3, [r7, #32]
 8003ffa:	e01f      	b.n	800403c <mbus_poll_response+0x1f4>
        
        d = ctx->conf.read(la + i);
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004002:	6a3a      	ldr	r2, [r7, #32]
 8004004:	440a      	add	r2, r1
 8004006:	4610      	mov	r0, r2
 8004008:	4798      	blx	r3
 800400a:	4603      	mov	r3, r0
 800400c:	82fb      	strh	r3, [r7, #22]
        ctx->conf.sendbuf[3 + (i << 1)] = d >> 8;
 800400e:	8afb      	ldrh	r3, [r7, #22]
 8004010:	0a1b      	lsrs	r3, r3, #8
 8004012:	b299      	uxth	r1, r3
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	6a3a      	ldr	r2, [r7, #32]
 800401a:	0052      	lsls	r2, r2, #1
 800401c:	3203      	adds	r2, #3
 800401e:	4413      	add	r3, r2
 8004020:	b2ca      	uxtb	r2, r1
 8004022:	701a      	strb	r2, [r3, #0]
        ctx->conf.sendbuf[3 + (i << 1) + 1] = d & 0xFF;
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	699a      	ldr	r2, [r3, #24]
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	3304      	adds	r3, #4
 800402e:	4413      	add	r3, r2
 8004030:	8afa      	ldrh	r2, [r7, #22]
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < ctx->header.num; i++) {
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	3301      	adds	r3, #1
 800403a:	623b      	str	r3, [r7, #32]
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8004042:	461a      	mov	r2, r3
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	4293      	cmp	r3, r2
 8004048:	dbd8      	blt.n	8003ffc <mbus_poll_response+0x1b4>
      }
      if (g_userError == MBUS_RESPONSE_OK) {
 800404a:	4b1a      	ldr	r3, [pc, #104]	; (80040b4 <mbus_poll_response+0x26c>)
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10e      	bne.n	8004070 <mbus_poll_response+0x228>
          return mbus_send_data(mb_context, 3 + ctx->conf.sendbuf[2]);
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	3302      	adds	r3, #2
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	b29b      	uxth	r3, r3
 800405c:	3303      	adds	r3, #3
 800405e:	b29a      	uxth	r2, r3
 8004060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004064:	4611      	mov	r1, r2
 8004066:	4618      	mov	r0, r3
 8004068:	f000 faca 	bl	8004600 <mbus_send_data>
 800406c:	4603      	mov	r3, r0
 800406e:	e0b1      	b.n	80041d4 <mbus_poll_response+0x38c>
      }else {
          return mbus_response(mb_context, g_userError);
 8004070:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <mbus_poll_response+0x26c>)
 8004072:	781a      	ldrb	r2, [r3, #0]
 8004074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004078:	4611      	mov	r1, r2
 800407a:	4618      	mov	r0, r3
 800407c:	f7ff feca 	bl	8003e14 <mbus_response>
 8004080:	4603      	mov	r3, r0
 8004082:	e0a7      	b.n	80041d4 <mbus_poll_response+0x38c>
      }
    } else if (ctx->conf.write) {
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 809c 	beq.w	80041c6 <mbus_poll_response+0x37e>
      uint16_t *value;
      ctx->conf.sendbuf[2] = 0;
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	3302      	adds	r3, #2
 8004094:	2200      	movs	r2, #0
 8004096:	701a      	strb	r2, [r3, #0]
      switch (ctx->header.func) {
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800409e:	2b06      	cmp	r3, #6
 80040a0:	dc02      	bgt.n	80040a8 <mbus_poll_response+0x260>
 80040a2:	2b05      	cmp	r3, #5
 80040a4:	da08      	bge.n	80040b8 <mbus_poll_response+0x270>
 80040a6:	e08e      	b.n	80041c6 <mbus_poll_response+0x37e>
 80040a8:	2b10      	cmp	r3, #16
 80040aa:	d037      	beq.n	800411c <mbus_poll_response+0x2d4>
 80040ac:	e08b      	b.n	80041c6 <mbus_poll_response+0x37e>
 80040ae:	bf00      	nop
 80040b0:	200009d0 	.word	0x200009d0
 80040b4:	20000a64 	.word	0x20000a64
      case MBUS_FUNC_WRITE_REG:
      case MBUS_FUNC_WRITE_COIL:
        // in both these cases, we should return the same packet that we
        // received. in both cases, the packes have 6 bytes of data + 2 CRC
        // bytes = 8 bytes
        value = (uint16_t *)ctx->conf.recvbuf;
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	613b      	str	r3, [r7, #16]
        ctx->conf.write(la, *value);
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	8812      	ldrh	r2, [r2, #0]
 80040c8:	4611      	mov	r1, r2
 80040ca:	4798      	blx	r3
        ctx->conf.sendbuf[2] = ctx->header.addr >> 8;
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 80040d2:	0a1b      	lsrs	r3, r3, #8
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	3302      	adds	r3, #2
 80040dc:	b2d2      	uxtb	r2, r2
 80040de:	701a      	strb	r2, [r3, #0]
        ctx->conf.sendbuf[3] = ctx->header.addr & 0xFF;
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	3303      	adds	r3, #3
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	701a      	strb	r2, [r3, #0]
        ctx->conf.sendbuf[4] = ctx->conf.recvbuf[1];
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	6a1a      	ldr	r2, [r3, #32]
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	3304      	adds	r3, #4
 80040fa:	7852      	ldrb	r2, [r2, #1]
 80040fc:	701a      	strb	r2, [r3, #0]
        ctx->conf.sendbuf[5] = ctx->conf.recvbuf[0];
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	6a1a      	ldr	r2, [r3, #32]
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	3305      	adds	r3, #5
 8004108:	7812      	ldrb	r2, [r2, #0]
 800410a:	701a      	strb	r2, [r3, #0]
        return mbus_send_data(mb_context, 6);
 800410c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004110:	2106      	movs	r1, #6
 8004112:	4618      	mov	r0, r3
 8004114:	f000 fa74 	bl	8004600 <mbus_send_data>
 8004118:	4603      	mov	r3, r0
 800411a:	e05b      	b.n	80041d4 <mbus_poll_response+0x38c>

      case MBUS_FUNC_WRITE_REGS:
    	  for (int i = 0; i < ctx->header.num; i++) {
 800411c:	2300      	movs	r3, #0
 800411e:	61fb      	str	r3, [r7, #28]
 8004120:	e01e      	b.n	8004160 <mbus_poll_response+0x318>
    		  uint16_t regvalue = ((uint16_t)ctx->conf.recvbuf[i*2]<<8)|((uint16_t)ctx->conf.recvbuf[i*2+1]);
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	69fa      	ldr	r2, [r7, #28]
 8004128:	0052      	lsls	r2, r2, #1
 800412a:	4413      	add	r3, r2
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	021b      	lsls	r3, r3, #8
 8004130:	b21a      	sxth	r2, r3
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	6a19      	ldr	r1, [r3, #32]
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	3301      	adds	r3, #1
 800413c:	440b      	add	r3, r1
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	b21b      	sxth	r3, r3
 8004142:	4313      	orrs	r3, r2
 8004144:	b21b      	sxth	r3, r3
 8004146:	82bb      	strh	r3, [r7, #20]
    		  ctx->conf.write(la + i, regvalue);
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800414e:	69fa      	ldr	r2, [r7, #28]
 8004150:	440a      	add	r2, r1
 8004152:	4610      	mov	r0, r2
 8004154:	8aba      	ldrh	r2, [r7, #20]
 8004156:	4611      	mov	r1, r2
 8004158:	4798      	blx	r3
    	  for (int i = 0; i < ctx->header.num; i++) {
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	3301      	adds	r3, #1
 800415e:	61fb      	str	r3, [r7, #28]
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8004166:	461a      	mov	r2, r3
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	4293      	cmp	r3, r2
 800416c:	dbd9      	blt.n	8004122 <mbus_poll_response+0x2da>
    	  }
    	  ctx->conf.sendbuf[2] = ctx->header.addr >> 8;
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8004174:	0a1b      	lsrs	r3, r3, #8
 8004176:	b29a      	uxth	r2, r3
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	3302      	adds	r3, #2
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	701a      	strb	r2, [r3, #0]
    	  ctx->conf.sendbuf[3] = ctx->header.addr & 0xFF;
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	699b      	ldr	r3, [r3, #24]
 800418c:	3303      	adds	r3, #3
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]
    	  ctx->conf.sendbuf[4] = ctx->header.num >> 8;
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8004198:	0a1b      	lsrs	r3, r3, #8
 800419a:	b29a      	uxth	r2, r3
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	3304      	adds	r3, #4
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	701a      	strb	r2, [r3, #0]
    	  ctx->conf.sendbuf[5] = ctx->header.num & 0xFF;
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	3305      	adds	r3, #5
 80041b2:	b2d2      	uxtb	r2, r2
 80041b4:	701a      	strb	r2, [r3, #0]
    	  return mbus_send_data(mb_context, 6);
 80041b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ba:	2106      	movs	r1, #6
 80041bc:	4618      	mov	r0, r3
 80041be:	f000 fa1f 	bl	8004600 <mbus_send_data>
 80041c2:	4603      	mov	r3, r0
 80041c4:	e006      	b.n	80041d4 <mbus_poll_response+0x38c>
      } // end of switch
    }
  }
  return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_FUNCTION);
 80041c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ca:	2101      	movs	r1, #1
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7ff fe21 	bl	8003e14 <mbus_response>
 80041d2:	4603      	mov	r3, r0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3730      	adds	r7, #48	; 0x30
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <mbus_poll>:
/*
 * function mbus_close()
 * close modbus context
 * return: none
 */
mbus_status_t mbus_poll(mbus_t mb_context, uint8_t byte) {
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	4603      	mov	r3, r0
 80041e4:	460a      	mov	r2, r1
 80041e6:	71fb      	strb	r3, [r7, #7]
 80041e8:	4613      	mov	r3, r2
 80041ea:	71bb      	strb	r3, [r7, #6]
  // State machine
  _stmodbus_context_t *ctx = &g_mbusContext[mb_context];
 80041ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041f0:	2294      	movs	r2, #148	; 0x94
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	4abf      	ldr	r2, [pc, #764]	; (80044f4 <mbus_poll+0x318>)
 80041f8:	4413      	add	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]

  if (mbus_tickcount() - ctx->timer > 4) {
 80041fc:	f000 faee 	bl	80047dc <mbus_tickcount>
 8004200:	4602      	mov	r2, r0
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b04      	cmp	r3, #4
 800420a:	d904      	bls.n	8004216 <mbus_poll+0x3a>
    mbus_flush(mb_context);
 800420c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff fddb 	bl	8003dcc <mbus_flush>
  }
  ctx->timer = mbus_tickcount();
 8004216:	f000 fae1 	bl	80047dc <mbus_tickcount>
 800421a:	4602      	mov	r2, r0
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	62da      	str	r2, [r3, #44]	; 0x2c

  switch (ctx->state) {
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004226:	2b0e      	cmp	r3, #14
 8004228:	f200 816e 	bhi.w	8004508 <mbus_poll+0x32c>
 800422c:	a201      	add	r2, pc, #4	; (adr r2, 8004234 <mbus_poll+0x58>)
 800422e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004232:	bf00      	nop
 8004234:	08004271 	.word	0x08004271
 8004238:	08004509 	.word	0x08004509
 800423c:	0800428d 	.word	0x0800428d
 8004240:	08004373 	.word	0x08004373
 8004244:	0800435b 	.word	0x0800435b
 8004248:	08004491 	.word	0x08004491
 800424c:	08004479 	.word	0x08004479
 8004250:	080043d7 	.word	0x080043d7
 8004254:	080043af 	.word	0x080043af
 8004258:	08004421 	.word	0x08004421
 800425c:	0800443b 	.word	0x0800443b
 8004260:	080044e9 	.word	0x080044e9
 8004264:	080044f9 	.word	0x080044f9
 8004268:	08004509 	.word	0x08004509
 800426c:	08004503 	.word	0x08004503
  case MBUS_STATE_IDLE:
    mbus_flush(mb_context);
 8004270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff fda9 	bl	8003dcc <mbus_flush>
    ctx->state = MBUS_STATE_FUNCTION;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2202      	movs	r2, #2
 800427e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    ctx->header.devaddr = byte;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	79ba      	ldrb	r2, [r7, #6]
 8004286:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    break;
 800428a:	e146      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_FUNCTION:
    ctx->header.func = byte;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	79ba      	ldrb	r2, [r7, #6]
 8004290:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    switch (byte) {
 8004294:	79bb      	ldrb	r3, [r7, #6]
 8004296:	3b01      	subs	r3, #1
 8004298:	2b0f      	cmp	r3, #15
 800429a:	d857      	bhi.n	800434c <mbus_poll+0x170>
 800429c:	a201      	add	r2, pc, #4	; (adr r2, 80042a4 <mbus_poll+0xc8>)
 800429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a2:	bf00      	nop
 80042a4:	08004319 	.word	0x08004319
 80042a8:	0800434d 	.word	0x0800434d
 80042ac:	08004319 	.word	0x08004319
 80042b0:	08004319 	.word	0x08004319
 80042b4:	08004333 	.word	0x08004333
 80042b8:	080042e5 	.word	0x080042e5
 80042bc:	0800434d 	.word	0x0800434d
 80042c0:	0800434d 	.word	0x0800434d
 80042c4:	0800434d 	.word	0x0800434d
 80042c8:	0800434d 	.word	0x0800434d
 80042cc:	0800434d 	.word	0x0800434d
 80042d0:	0800434d 	.word	0x0800434d
 80042d4:	0800434d 	.word	0x0800434d
 80042d8:	0800434d 	.word	0x0800434d
 80042dc:	080042ff 	.word	0x080042ff
 80042e0:	080042ff 	.word	0x080042ff
    case MBUS_FUNC_WRITE_REG:
      ctx->header.rnum = 1;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
      ctx->header.num = 1;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
      ctx->state = MBUS_STATE_REGADDR_HI;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2204      	movs	r2, #4
 80042f8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      break;
 80042fc:	e02c      	b.n	8004358 <mbus_poll+0x17c>
    case MBUS_FUNC_WRITE_REGS:
    case MBUS_FUNC_WRITE_COILS:
      ctx->header.rnum = 1;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
      ctx->header.num = 0;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
      ctx->state = MBUS_STATE_REGADDR_HI;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2204      	movs	r2, #4
 8004312:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      break;
 8004316:	e01f      	b.n	8004358 <mbus_poll+0x17c>
    case MBUS_FUNC_READ_INPUT_REGS:
    case MBUS_FUNC_READ_COILS:
    case MBUS_FUNC_READ_REGS:
      ctx->state = MBUS_STATE_REGADDR_HI;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2204      	movs	r2, #4
 800431c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      ctx->header.rnum = 0;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
      ctx->header.num = 0;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
      break;
 8004330:	e012      	b.n	8004358 <mbus_poll+0x17c>
    case MBUS_FUNC_WRITE_COIL:
      ctx->header.rnum = 1;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2201      	movs	r2, #1
 8004336:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
      ctx->header.num = 1;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2201      	movs	r2, #1
 800433e:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
      ctx->state = MBUS_STATE_REGADDR_HI;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2204      	movs	r2, #4
 8004346:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      break;
 800434a:	e005      	b.n	8004358 <mbus_poll+0x17c>
    default:
      // ctx->state = MBUS_STATE_IDLE;
      mbus_flush(mb_context);
 800434c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004350:	4618      	mov	r0, r3
 8004352:	f7ff fd3b 	bl	8003dcc <mbus_flush>
      break;
 8004356:	bf00      	nop
    }
    break;
 8004358:	e0df      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_REGADDR_HI:
    ctx->state = MBUS_STATE_REGADDR_LO;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2203      	movs	r2, #3
 800435e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    ctx->header.addr = byte << 8;
 8004362:	79bb      	ldrb	r3, [r7, #6]
 8004364:	b29b      	uxth	r3, r3
 8004366:	021b      	lsls	r3, r3, #8
 8004368:	b29a      	uxth	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
    break;
 8004370:	e0d3      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_REGADDR_LO:
    ctx->header.addr |= byte;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 8004378:	79bb      	ldrb	r3, [r7, #6]
 800437a:	b29b      	uxth	r3, r3
 800437c:	4313      	orrs	r3, r2
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
    if (ctx->header.num == 1 && ctx->header.rnum == 1) {
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800438c:	2b01      	cmp	r3, #1
 800438e:	d109      	bne.n	80043a4 <mbus_poll+0x1c8>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8004396:	2b01      	cmp	r3, #1
 8004398:	d104      	bne.n	80043a4 <mbus_poll+0x1c8>
      ctx->state = MBUS_STATE_DATA_HI;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2208      	movs	r2, #8
 800439e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    } else {
      ctx->state = MBUS_STATE_REGNUM_HI;
    }
    break;
 80043a2:	e0ba      	b.n	800451a <mbus_poll+0x33e>
      ctx->state = MBUS_STATE_REGNUM_HI;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2206      	movs	r2, #6
 80043a8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    break;
 80043ac:	e0b5      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_DATA_HI:
    ctx->state = MBUS_STATE_DATA_LO;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2207      	movs	r2, #7
 80043b2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    ctx->conf.recvbuf[2 * (ctx->header.num - ctx->header.rnum) + 1] = byte;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a1a      	ldr	r2, [r3, #32]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80043c0:	4619      	mov	r1, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80043c8:	1acb      	subs	r3, r1, r3
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	3301      	adds	r3, #1
 80043ce:	4413      	add	r3, r2
 80043d0:	79ba      	ldrb	r2, [r7, #6]
 80043d2:	701a      	strb	r2, [r3, #0]
    break;
 80043d4:	e0a1      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_DATA_LO:
    ctx->conf.recvbuf[2 * (ctx->header.num - ctx->header.rnum)] = byte;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	f8b2 2084 	ldrh.w	r2, [r2, #132]	; 0x84
 80043e0:	4611      	mov	r1, r2
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	f8b2 2086 	ldrh.w	r2, [r2, #134]	; 0x86
 80043e8:	1a8a      	subs	r2, r1, r2
 80043ea:	0052      	lsls	r2, r2, #1
 80043ec:	4413      	add	r3, r2
 80043ee:	79ba      	ldrb	r2, [r7, #6]
 80043f0:	701a      	strb	r2, [r3, #0]
    ctx->header.rnum--;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80043f8:	3b01      	subs	r3, #1
 80043fa:	b29a      	uxth	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
    if (ctx->header.rnum == 0) {
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8004408:	2b00      	cmp	r3, #0
 800440a:	d104      	bne.n	8004416 <mbus_poll+0x23a>
      ctx->state = MBUS_STATE_CRC_LO;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	220b      	movs	r2, #11
 8004410:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    } else {
      ctx->state = MBUS_STATE_DATA_HI;
    }
    break;
 8004414:	e081      	b.n	800451a <mbus_poll+0x33e>
      ctx->state = MBUS_STATE_DATA_HI;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2208      	movs	r2, #8
 800441a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    break;
 800441e:	e07c      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_DATA_SIZE:
    ctx->state = MBUS_STATE_DATA;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	220a      	movs	r2, #10
 8004424:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    ctx->header.size = byte;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	79ba      	ldrb	r2, [r7, #6]
 800442c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
    ctx->header.rsize = byte;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	79ba      	ldrb	r2, [r7, #6]
 8004434:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
    break;
 8004438:	e06f      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_DATA:
    ctx->conf.recvbuf[ctx->header.size - ctx->header.rsize] = byte;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	f892 2088 	ldrb.w	r2, [r2, #136]	; 0x88
 8004444:	4611      	mov	r1, r2
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	f892 2089 	ldrb.w	r2, [r2, #137]	; 0x89
 800444c:	1a8a      	subs	r2, r1, r2
 800444e:	4413      	add	r3, r2
 8004450:	79ba      	ldrb	r2, [r7, #6]
 8004452:	701a      	strb	r2, [r3, #0]
    ctx->header.rsize--;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800445a:	3b01      	subs	r3, #1
 800445c:	b2da      	uxtb	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
    if (ctx->header.rsize == 0) {
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800446a:	2b00      	cmp	r3, #0
 800446c:	d152      	bne.n	8004514 <mbus_poll+0x338>
      ctx->state = MBUS_STATE_CRC_LO;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	220b      	movs	r2, #11
 8004472:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    }
    break;
 8004476:	e04d      	b.n	8004514 <mbus_poll+0x338>
  case MBUS_STATE_REGNUM_HI:
    ctx->state = MBUS_STATE_REGNUM_LO;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2205      	movs	r2, #5
 800447c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    ctx->header.num = byte << 8;
 8004480:	79bb      	ldrb	r3, [r7, #6]
 8004482:	b29b      	uxth	r3, r3
 8004484:	021b      	lsls	r3, r3, #8
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
    break;
 800448e:	e044      	b.n	800451a <mbus_poll+0x33e>
  case MBUS_STATE_REGNUM_LO:
    ctx->state = MBUS_STATE_CRC_LO;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	220b      	movs	r2, #11
 8004494:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    ctx->header.num |= byte;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 800449e:	79bb      	ldrb	r3, [r7, #6]
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	4313      	orrs	r3, r2
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
    if (ctx->header.rnum == 0) {
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d104      	bne.n	80044c0 <mbus_poll+0x2e4>
      ctx->state = MBUS_STATE_CRC_LO;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	220b      	movs	r2, #11
 80044ba:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      if (ctx->header.func == MBUS_FUNC_WRITE_REGS) {
        ctx->state = MBUS_STATE_DATA_SIZE;
      }
    }

    break;
 80044be:	e02b      	b.n	8004518 <mbus_poll+0x33c>
      ctx->header.rnum = ctx->header.num;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
      ctx->state = MBUS_STATE_DATA_HI;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2208      	movs	r2, #8
 80044d0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      if (ctx->header.func == MBUS_FUNC_WRITE_REGS) {
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80044da:	2b10      	cmp	r3, #16
 80044dc:	d11c      	bne.n	8004518 <mbus_poll+0x33c>
        ctx->state = MBUS_STATE_DATA_SIZE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2209      	movs	r2, #9
 80044e2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    break;
 80044e6:	e017      	b.n	8004518 <mbus_poll+0x33c>
  case MBUS_STATE_CRC_LO:
    ctx->state = MBUS_STATE_CRC_HI;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	220c      	movs	r2, #12
 80044ec:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    break;
 80044f0:	e013      	b.n	800451a <mbus_poll+0x33e>
 80044f2:	bf00      	nop
 80044f4:	200009d0 	.word	0x200009d0
  case MBUS_STATE_CRC_HI:
    ctx->state = MBUS_STATE_FINISH;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	220d      	movs	r2, #13
 80044fc:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    break;
 8004500:	e00b      	b.n	800451a <mbus_poll+0x33e>
  // We can't processing any more before callback not returned
  case MBUS_STATE_RESPONSE:
    return MBUS_ERROR;
 8004502:	f04f 33ff 	mov.w	r3, #4294967295
 8004506:	e04c      	b.n	80045a2 <mbus_poll+0x3c6>
  default:
    mbus_flush(mb_context);
 8004508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff fc5d 	bl	8003dcc <mbus_flush>
    break;
 8004512:	e002      	b.n	800451a <mbus_poll+0x33e>
    break;
 8004514:	bf00      	nop
 8004516:	e000      	b.n	800451a <mbus_poll+0x33e>
    break;
 8004518:	bf00      	nop
  }

  ctx->crc16 = mbus_crc16(ctx->crc16, byte);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451e:	79ba      	ldrb	r2, [r7, #6]
 8004520:	4611      	mov	r1, r2
 8004522:	4618      	mov	r0, r3
 8004524:	f000 f92e 	bl	8004784 <mbus_crc16>
 8004528:	4603      	mov	r3, r0
 800452a:	461a      	mov	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (ctx->state == MBUS_STATE_FINISH) {
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004536:	2b0d      	cmp	r3, #13
 8004538:	d132      	bne.n	80045a0 <mbus_poll+0x3c4>
    // CRC error
    if (ctx->crc16 != 0) {
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800453e:	2b00      	cmp	r3, #0
 8004540:	d007      	beq.n	8004552 <mbus_poll+0x376>
      mbus_flush(mb_context);
 8004542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004546:	4618      	mov	r0, r3
 8004548:	f7ff fc40 	bl	8003dcc <mbus_flush>
      return MBUS_ERROR;
 800454c:	f04f 33ff 	mov.w	r3, #4294967295
 8004550:	e027      	b.n	80045a2 <mbus_poll+0x3c6>
    }

    // TODO: Add broadcast messages
    if (ctx->header.devaddr == ctx->conf.devaddr) {
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	429a      	cmp	r2, r3
 800455e:	d11a      	bne.n	8004596 <mbus_poll+0x3ba>
      ctx->state = MBUS_STATE_RESPONSE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	220e      	movs	r2, #14
 8004564:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      if (mbus_poll_response(mb_context) == MBUS_OK) {
 8004568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456c:	4618      	mov	r0, r3
 800456e:	f7ff fc6b 	bl	8003e48 <mbus_poll_response>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d106      	bne.n	8004586 <mbus_poll+0x3aa>
        mbus_flush(mb_context);
 8004578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457c:	4618      	mov	r0, r3
 800457e:	f7ff fc25 	bl	8003dcc <mbus_flush>
        return MBUS_OK;
 8004582:	2300      	movs	r3, #0
 8004584:	e00d      	b.n	80045a2 <mbus_poll+0x3c6>
      }
      mbus_flush(mb_context);
 8004586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff fc1e 	bl	8003dcc <mbus_flush>
      return MBUS_ERROR;
 8004590:	f04f 33ff 	mov.w	r3, #4294967295
 8004594:	e005      	b.n	80045a2 <mbus_poll+0x3c6>
    }
    mbus_flush(mb_context);
 8004596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459a:	4618      	mov	r0, r3
 800459c:	f7ff fc16 	bl	8003dcc <mbus_flush>
  }
  return MBUS_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop

080045ac <mbus_send_error>:
  if (g_mbusContext[mb_context].open)
    return (mbus_context_t)&g_mbusContext[mb_context];
  return 0;
}

mbus_status_t mbus_send_error(mbus_t mb_context, Modbus_ResponseType response) {
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	460a      	mov	r2, r1
 80045b6:	71fb      	strb	r3, [r7, #7]
 80045b8:	4613      	mov	r3, r2
 80045ba:	71bb      	strb	r3, [r7, #6]
  uint16_t *pbuf = (uint16_t *)(g_mbusContext[mb_context].conf.sendbuf + 2);
 80045bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c0:	4a0d      	ldr	r2, [pc, #52]	; (80045f8 <mbus_send_error+0x4c>)
 80045c2:	2194      	movs	r1, #148	; 0x94
 80045c4:	fb01 f303 	mul.w	r3, r1, r3
 80045c8:	4413      	add	r3, r2
 80045ca:	3318      	adds	r3, #24
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	3302      	adds	r3, #2
 80045d0:	60fb      	str	r3, [r7, #12]
  *pbuf = 0x8300 | (uint8_t)response;
 80045d2:	79bb      	ldrb	r3, [r7, #6]
 80045d4:	b21a      	sxth	r2, r3
 80045d6:	4b09      	ldr	r3, [pc, #36]	; (80045fc <mbus_send_error+0x50>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	b21b      	sxth	r3, r3
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	801a      	strh	r2, [r3, #0]
  return mbus_send_data(mb_context, 4);
 80045e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e6:	2104      	movs	r1, #4
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 f809 	bl	8004600 <mbus_send_data>
 80045ee:	4603      	mov	r3, r0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	200009d0 	.word	0x200009d0
 80045fc:	ffff8300 	.word	0xffff8300

08004600 <mbus_send_data>:

mbus_status_t mbus_send_data(mbus_t mb_context, uint16_t size) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	460a      	mov	r2, r1
 800460a:	71fb      	strb	r3, [r7, #7]
 800460c:	4613      	mov	r3, r2
 800460e:	80bb      	strh	r3, [r7, #4]
  // if size > ( conf.send_sz-2) error
  uint16_t crc32 = 0xFFFF;
 8004610:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004614:	82fb      	strh	r3, [r7, #22]
  const _stmodbus_context_t *ctx = &g_mbusContext[mb_context];
 8004616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800461a:	2294      	movs	r2, #148	; 0x94
 800461c:	fb02 f303 	mul.w	r3, r2, r3
 8004620:	4a28      	ldr	r2, [pc, #160]	; (80046c4 <mbus_send_data+0xc4>)
 8004622:	4413      	add	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]
  uint8_t *pbuf = ctx->conf.sendbuf;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	60bb      	str	r3, [r7, #8]
  if (ctx->conf.send == 0 || pbuf == 0 || ctx->conf.sendbuf_sz < (size + 2))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d008      	beq.n	8004646 <mbus_send_data+0x46>
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d005      	beq.n	8004646 <mbus_send_data+0x46>
 800463a:	88bb      	ldrh	r3, [r7, #4]
 800463c:	3301      	adds	r3, #1
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	8b92      	ldrh	r2, [r2, #28]
 8004642:	4293      	cmp	r3, r2
 8004644:	db02      	blt.n	800464c <mbus_send_data+0x4c>
    return MBUS_ERROR;
 8004646:	f04f 33ff 	mov.w	r3, #4294967295
 800464a:	e037      	b.n	80046bc <mbus_send_data+0xbc>
  for (int i = 0; i < size; i++) {
 800464c:	2300      	movs	r3, #0
 800464e:	613b      	str	r3, [r7, #16]
 8004650:	e00d      	b.n	800466e <mbus_send_data+0x6e>
    crc32 = mbus_crc16(crc32, pbuf[i]);
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	4413      	add	r3, r2
 8004658:	781a      	ldrb	r2, [r3, #0]
 800465a:	8afb      	ldrh	r3, [r7, #22]
 800465c:	4611      	mov	r1, r2
 800465e:	4618      	mov	r0, r3
 8004660:	f000 f890 	bl	8004784 <mbus_crc16>
 8004664:	4603      	mov	r3, r0
 8004666:	82fb      	strh	r3, [r7, #22]
  for (int i = 0; i < size; i++) {
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	3301      	adds	r3, #1
 800466c:	613b      	str	r3, [r7, #16]
 800466e:	88bb      	ldrh	r3, [r7, #4]
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	429a      	cmp	r2, r3
 8004674:	dbed      	blt.n	8004652 <mbus_send_data+0x52>
  }
  pbuf[size++] = crc32 & 0xFF;
 8004676:	88bb      	ldrh	r3, [r7, #4]
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	80ba      	strh	r2, [r7, #4]
 800467c:	461a      	mov	r2, r3
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	4413      	add	r3, r2
 8004682:	8afa      	ldrh	r2, [r7, #22]
 8004684:	b2d2      	uxtb	r2, r2
 8004686:	701a      	strb	r2, [r3, #0]
  pbuf[size++] = (crc32 >> 8);
 8004688:	8afb      	ldrh	r3, [r7, #22]
 800468a:	0a1b      	lsrs	r3, r3, #8
 800468c:	b29a      	uxth	r2, r3
 800468e:	88bb      	ldrh	r3, [r7, #4]
 8004690:	1c59      	adds	r1, r3, #1
 8004692:	80b9      	strh	r1, [r7, #4]
 8004694:	4619      	mov	r1, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	440b      	add	r3, r1
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	701a      	strb	r2, [r3, #0]

  if (ctx->conf.send(mb_context, pbuf, size) != size)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	88ba      	ldrh	r2, [r7, #4]
 80046a4:	f997 0007 	ldrsb.w	r0, [r7, #7]
 80046a8:	68b9      	ldr	r1, [r7, #8]
 80046aa:	4798      	blx	r3
 80046ac:	4602      	mov	r2, r0
 80046ae:	88bb      	ldrh	r3, [r7, #4]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d002      	beq.n	80046ba <mbus_send_data+0xba>
    return MBUS_ERROR;
 80046b4:	f04f 33ff 	mov.w	r3, #4294967295
 80046b8:	e000      	b.n	80046bc <mbus_send_data+0xbc>
  return MBUS_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3718      	adds	r7, #24
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	200009d0 	.word	0x200009d0

080046c8 <mbus_proto_address>:
  }
#endif
  return MBUS_ERROR;
}

int mbus_proto_address( Modbus_ConnectFuncType func, int *r) {
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	6039      	str	r1, [r7, #0]
 80046d2:	71fb      	strb	r3, [r7, #7]
  int adr = 0;
 80046d4:	2300      	movs	r3, #0
 80046d6:	60fb      	str	r3, [r7, #12]
  *r = 1;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	2201      	movs	r2, #1
 80046dc:	601a      	str	r2, [r3, #0]
  switch (func) {
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	3b01      	subs	r3, #1
 80046e2:	2b16      	cmp	r3, #22
 80046e4:	d845      	bhi.n	8004772 <mbus_proto_address+0xaa>
 80046e6:	a201      	add	r2, pc, #4	; (adr r2, 80046ec <mbus_proto_address+0x24>)
 80046e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ec:	0800476d 	.word	0x0800476d
 80046f0:	0800475f 	.word	0x0800475f
 80046f4:	0800474f 	.word	0x0800474f
 80046f8:	08004757 	.word	0x08004757
 80046fc:	08004767 	.word	0x08004767
 8004700:	08004749 	.word	0x08004749
 8004704:	08004773 	.word	0x08004773
 8004708:	08004773 	.word	0x08004773
 800470c:	08004773 	.word	0x08004773
 8004710:	08004773 	.word	0x08004773
 8004714:	08004773 	.word	0x08004773
 8004718:	08004773 	.word	0x08004773
 800471c:	08004773 	.word	0x08004773
 8004720:	08004773 	.word	0x08004773
 8004724:	08004767 	.word	0x08004767
 8004728:	08004749 	.word	0x08004749
 800472c:	08004773 	.word	0x08004773
 8004730:	08004773 	.word	0x08004773
 8004734:	08004773 	.word	0x08004773
 8004738:	08004773 	.word	0x08004773
 800473c:	08004773 	.word	0x08004773
 8004740:	08004749 	.word	0x08004749
 8004744:	08004749 	.word	0x08004749
  case MBUS_FUNC_WRITE_REG:
  case MBUS_FUNC_WRITE_REGS:
  case MBUS_FUNC_READ_WRITE_MASK_REGS:
  case MBUS_FUNC_READ_WRITE_REGS:
    *r = 0;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]
  case MBUS_FUNC_READ_REGS:
    adr = 40001;
 800474e:	f649 4341 	movw	r3, #40001	; 0x9c41
 8004752:	60fb      	str	r3, [r7, #12]
    break;
 8004754:	e00e      	b.n	8004774 <mbus_proto_address+0xac>
  case MBUS_FUNC_READ_INPUT_REGS:
    adr = 30001;
 8004756:	f247 5331 	movw	r3, #30001	; 0x7531
 800475a:	60fb      	str	r3, [r7, #12]
    break;
 800475c:	e00a      	b.n	8004774 <mbus_proto_address+0xac>
  case MBUS_FUNC_READ_DISCRETE:
    adr = 10001;
 800475e:	f242 7311 	movw	r3, #10001	; 0x2711
 8004762:	60fb      	str	r3, [r7, #12]
    break;
 8004764:	e006      	b.n	8004774 <mbus_proto_address+0xac>
  case MBUS_FUNC_WRITE_COILS:
  case MBUS_FUNC_WRITE_COIL:
    *r = 0;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2200      	movs	r2, #0
 800476a:	601a      	str	r2, [r3, #0]
  case MBUS_FUNC_READ_COILS:
    adr = 0001;
 800476c:	2301      	movs	r3, #1
 800476e:	60fb      	str	r3, [r7, #12]
    break;
 8004770:	e000      	b.n	8004774 <mbus_proto_address+0xac>
  default:
    break;
 8004772:	bf00      	nop
  }
  return adr;
 8004774:	68fb      	ldr	r3, [r7, #12]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3714      	adds	r7, #20
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop

08004784 <mbus_crc16>:
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}

*/

uint16_t mbus_crc16(uint16_t crc16, uint8_t byte) {
 8004784:	b480      	push	{r7}
 8004786:	b085      	sub	sp, #20
 8004788:	af00      	add	r7, sp, #0
 800478a:	4603      	mov	r3, r0
 800478c:	460a      	mov	r2, r1
 800478e:	80fb      	strh	r3, [r7, #6]
 8004790:	4613      	mov	r3, r2
 8004792:	717b      	strb	r3, [r7, #5]
  const int index = (crc16 & 0xFF) ^ byte;
 8004794:	88fb      	ldrh	r3, [r7, #6]
 8004796:	b2da      	uxtb	r2, r3
 8004798:	797b      	ldrb	r3, [r7, #5]
 800479a:	4053      	eors	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]
  return (aucCRCLo[index] << 8) | ((crc16 >> 8) ^ aucCRCHi[index]);
 800479e:	4a0d      	ldr	r2, [pc, #52]	; (80047d4 <mbus_crc16+0x50>)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4413      	add	r3, r2
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	021b      	lsls	r3, r3, #8
 80047a8:	b21a      	sxth	r2, r3
 80047aa:	88fb      	ldrh	r3, [r7, #6]
 80047ac:	0a1b      	lsrs	r3, r3, #8
 80047ae:	b299      	uxth	r1, r3
 80047b0:	4809      	ldr	r0, [pc, #36]	; (80047d8 <mbus_crc16+0x54>)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4403      	add	r3, r0
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	404b      	eors	r3, r1
 80047bc:	b29b      	uxth	r3, r3
 80047be:	b21b      	sxth	r3, r3
 80047c0:	4313      	orrs	r3, r2
 80047c2:	b21b      	sxth	r3, r3
 80047c4:	b29b      	uxth	r3, r3
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	0800d5fc 	.word	0x0800d5fc
 80047d8:	0800d4fc 	.word	0x0800d4fc

080047dc <mbus_tickcount>:

uint32_t mbus_tickcount() { return 0; }
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
 80047e0:	2300      	movs	r3, #0
 80047e2:	4618      	mov	r0, r3
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047f0:	4b0e      	ldr	r3, [pc, #56]	; (800482c <HAL_Init+0x40>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a0d      	ldr	r2, [pc, #52]	; (800482c <HAL_Init+0x40>)
 80047f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80047fc:	4b0b      	ldr	r3, [pc, #44]	; (800482c <HAL_Init+0x40>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a0a      	ldr	r2, [pc, #40]	; (800482c <HAL_Init+0x40>)
 8004802:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004806:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004808:	4b08      	ldr	r3, [pc, #32]	; (800482c <HAL_Init+0x40>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a07      	ldr	r2, [pc, #28]	; (800482c <HAL_Init+0x40>)
 800480e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004812:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004814:	2003      	movs	r0, #3
 8004816:	f000 fd41 	bl	800529c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800481a:	200f      	movs	r0, #15
 800481c:	f000 f808 	bl	8004830 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004820:	f7fd fd5a 	bl	80022d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40023c00 	.word	0x40023c00

08004830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004838:	4b12      	ldr	r3, [pc, #72]	; (8004884 <HAL_InitTick+0x54>)
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	4b12      	ldr	r3, [pc, #72]	; (8004888 <HAL_InitTick+0x58>)
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	4619      	mov	r1, r3
 8004842:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004846:	fbb3 f3f1 	udiv	r3, r3, r1
 800484a:	fbb2 f3f3 	udiv	r3, r2, r3
 800484e:	4618      	mov	r0, r3
 8004850:	f000 fd67 	bl	8005322 <HAL_SYSTICK_Config>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e00e      	b.n	800487c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b0f      	cmp	r3, #15
 8004862:	d80a      	bhi.n	800487a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004864:	2200      	movs	r2, #0
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	f04f 30ff 	mov.w	r0, #4294967295
 800486c:	f000 fd21 	bl	80052b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004870:	4a06      	ldr	r2, [pc, #24]	; (800488c <HAL_InitTick+0x5c>)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	e000      	b.n	800487c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
}
 800487c:	4618      	mov	r0, r3
 800487e:	3708      	adds	r7, #8
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	200000b0 	.word	0x200000b0
 8004888:	200000b8 	.word	0x200000b8
 800488c:	200000b4 	.word	0x200000b4

08004890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004894:	4b06      	ldr	r3, [pc, #24]	; (80048b0 <HAL_IncTick+0x20>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	461a      	mov	r2, r3
 800489a:	4b06      	ldr	r3, [pc, #24]	; (80048b4 <HAL_IncTick+0x24>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4413      	add	r3, r2
 80048a0:	4a04      	ldr	r2, [pc, #16]	; (80048b4 <HAL_IncTick+0x24>)
 80048a2:	6013      	str	r3, [r2, #0]
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	200000b8 	.word	0x200000b8
 80048b4:	20000a68 	.word	0x20000a68

080048b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
  return uwTick;
 80048bc:	4b03      	ldr	r3, [pc, #12]	; (80048cc <HAL_GetTick+0x14>)
 80048be:	681b      	ldr	r3, [r3, #0]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	20000a68 	.word	0x20000a68

080048d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048d8:	2300      	movs	r3, #0
 80048da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e033      	b.n	800494e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d109      	bne.n	8004902 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f7fd fd1e 	bl	8002330 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	f003 0310 	and.w	r3, r3, #16
 800490a:	2b00      	cmp	r3, #0
 800490c:	d118      	bne.n	8004940 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004912:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004916:	f023 0302 	bic.w	r3, r3, #2
 800491a:	f043 0202 	orr.w	r2, r3, #2
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 fa48 	bl	8004db8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004932:	f023 0303 	bic.w	r3, r3, #3
 8004936:	f043 0201 	orr.w	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	641a      	str	r2, [r3, #64]	; 0x40
 800493e:	e001      	b.n	8004944 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800494c:	7bfb      	ldrb	r3, [r7, #15]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b086      	sub	sp, #24
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800496e:	2b01      	cmp	r3, #1
 8004970:	d101      	bne.n	8004976 <HAL_ADC_Start_DMA+0x1e>
 8004972:	2302      	movs	r3, #2
 8004974:	e0ce      	b.n	8004b14 <HAL_ADC_Start_DMA+0x1bc>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b01      	cmp	r3, #1
 800498a:	d018      	beq.n	80049be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689a      	ldr	r2, [r3, #8]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800499c:	4b5f      	ldr	r3, [pc, #380]	; (8004b1c <HAL_ADC_Start_DMA+0x1c4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a5f      	ldr	r2, [pc, #380]	; (8004b20 <HAL_ADC_Start_DMA+0x1c8>)
 80049a2:	fba2 2303 	umull	r2, r3, r2, r3
 80049a6:	0c9a      	lsrs	r2, r3, #18
 80049a8:	4613      	mov	r3, r2
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	4413      	add	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80049b0:	e002      	b.n	80049b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	3b01      	subs	r3, #1
 80049b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1f9      	bne.n	80049b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049cc:	d107      	bne.n	80049de <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	f040 8086 	bne.w	8004afa <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80049f6:	f023 0301 	bic.w	r3, r3, #1
 80049fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d007      	beq.n	8004a20 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a2c:	d106      	bne.n	8004a3c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a32:	f023 0206 	bic.w	r2, r3, #6
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	645a      	str	r2, [r3, #68]	; 0x44
 8004a3a:	e002      	b.n	8004a42 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a4a:	4b36      	ldr	r3, [pc, #216]	; (8004b24 <HAL_ADC_Start_DMA+0x1cc>)
 8004a4c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	4a35      	ldr	r2, [pc, #212]	; (8004b28 <HAL_ADC_Start_DMA+0x1d0>)
 8004a54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a5a:	4a34      	ldr	r2, [pc, #208]	; (8004b2c <HAL_ADC_Start_DMA+0x1d4>)
 8004a5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a62:	4a33      	ldr	r2, [pc, #204]	; (8004b30 <HAL_ADC_Start_DMA+0x1d8>)
 8004a64:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004a6e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004a7e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a8e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	334c      	adds	r3, #76	; 0x4c
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f000 fd58 	bl	8005554 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f003 031f 	and.w	r3, r3, #31
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10f      	bne.n	8004ad0 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d129      	bne.n	8004b12 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004acc:	609a      	str	r2, [r3, #8]
 8004ace:	e020      	b.n	8004b12 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a17      	ldr	r2, [pc, #92]	; (8004b34 <HAL_ADC_Start_DMA+0x1dc>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d11b      	bne.n	8004b12 <HAL_ADC_Start_DMA+0x1ba>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d114      	bne.n	8004b12 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	689a      	ldr	r2, [r3, #8]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004af6:	609a      	str	r2, [r3, #8]
 8004af8:	e00b      	b.n	8004b12 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afe:	f043 0210 	orr.w	r2, r3, #16
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b0a:	f043 0201 	orr.w	r2, r3, #1
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	200000b0 	.word	0x200000b0
 8004b20:	431bde83 	.word	0x431bde83
 8004b24:	40012300 	.word	0x40012300
 8004b28:	08004fb1 	.word	0x08004fb1
 8004b2c:	0800506b 	.word	0x0800506b
 8004b30:	08005087 	.word	0x08005087
 8004b34:	40012000 	.word	0x40012000

08004b38 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d101      	bne.n	8004b90 <HAL_ADC_ConfigChannel+0x1c>
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	e105      	b.n	8004d9c <HAL_ADC_ConfigChannel+0x228>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b09      	cmp	r3, #9
 8004b9e:	d925      	bls.n	8004bec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68d9      	ldr	r1, [r3, #12]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	461a      	mov	r2, r3
 8004bae:	4613      	mov	r3, r2
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	4413      	add	r3, r2
 8004bb4:	3b1e      	subs	r3, #30
 8004bb6:	2207      	movs	r2, #7
 8004bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbc:	43da      	mvns	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	400a      	ands	r2, r1
 8004bc4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68d9      	ldr	r1, [r3, #12]
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	4603      	mov	r3, r0
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	4403      	add	r3, r0
 8004bde:	3b1e      	subs	r3, #30
 8004be0:	409a      	lsls	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	430a      	orrs	r2, r1
 8004be8:	60da      	str	r2, [r3, #12]
 8004bea:	e022      	b.n	8004c32 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6919      	ldr	r1, [r3, #16]
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	4413      	add	r3, r2
 8004c00:	2207      	movs	r2, #7
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	43da      	mvns	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	400a      	ands	r2, r1
 8004c0e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6919      	ldr	r1, [r3, #16]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	4618      	mov	r0, r3
 8004c22:	4603      	mov	r3, r0
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	4403      	add	r3, r0
 8004c28:	409a      	lsls	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	2b06      	cmp	r3, #6
 8004c38:	d824      	bhi.n	8004c84 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	4613      	mov	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	4413      	add	r3, r2
 8004c4a:	3b05      	subs	r3, #5
 8004c4c:	221f      	movs	r2, #31
 8004c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c52:	43da      	mvns	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	400a      	ands	r2, r1
 8004c5a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	4618      	mov	r0, r3
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	4413      	add	r3, r2
 8004c74:	3b05      	subs	r3, #5
 8004c76:	fa00 f203 	lsl.w	r2, r0, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	635a      	str	r2, [r3, #52]	; 0x34
 8004c82:	e04c      	b.n	8004d1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b0c      	cmp	r3, #12
 8004c8a:	d824      	bhi.n	8004cd6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	4613      	mov	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	3b23      	subs	r3, #35	; 0x23
 8004c9e:	221f      	movs	r2, #31
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	43da      	mvns	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	400a      	ands	r2, r1
 8004cac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	4618      	mov	r0, r3
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	3b23      	subs	r3, #35	; 0x23
 8004cc8:	fa00 f203 	lsl.w	r2, r0, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	631a      	str	r2, [r3, #48]	; 0x30
 8004cd4:	e023      	b.n	8004d1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	3b41      	subs	r3, #65	; 0x41
 8004ce8:	221f      	movs	r2, #31
 8004cea:	fa02 f303 	lsl.w	r3, r2, r3
 8004cee:	43da      	mvns	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	400a      	ands	r2, r1
 8004cf6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	4618      	mov	r0, r3
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	3b41      	subs	r3, #65	; 0x41
 8004d12:	fa00 f203 	lsl.w	r2, r0, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d1e:	4b22      	ldr	r3, [pc, #136]	; (8004da8 <HAL_ADC_ConfigChannel+0x234>)
 8004d20:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a21      	ldr	r2, [pc, #132]	; (8004dac <HAL_ADC_ConfigChannel+0x238>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d109      	bne.n	8004d40 <HAL_ADC_ConfigChannel+0x1cc>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2b12      	cmp	r3, #18
 8004d32:	d105      	bne.n	8004d40 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a19      	ldr	r2, [pc, #100]	; (8004dac <HAL_ADC_ConfigChannel+0x238>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d123      	bne.n	8004d92 <HAL_ADC_ConfigChannel+0x21e>
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2b10      	cmp	r3, #16
 8004d50:	d003      	beq.n	8004d5a <HAL_ADC_ConfigChannel+0x1e6>
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2b11      	cmp	r3, #17
 8004d58:	d11b      	bne.n	8004d92 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2b10      	cmp	r3, #16
 8004d6c:	d111      	bne.n	8004d92 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004d6e:	4b10      	ldr	r3, [pc, #64]	; (8004db0 <HAL_ADC_ConfigChannel+0x23c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a10      	ldr	r2, [pc, #64]	; (8004db4 <HAL_ADC_ConfigChannel+0x240>)
 8004d74:	fba2 2303 	umull	r2, r3, r2, r3
 8004d78:	0c9a      	lsrs	r2, r3, #18
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	4413      	add	r3, r2
 8004d80:	005b      	lsls	r3, r3, #1
 8004d82:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004d84:	e002      	b.n	8004d8c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f9      	bne.n	8004d86 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3714      	adds	r7, #20
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	40012300 	.word	0x40012300
 8004dac:	40012000 	.word	0x40012000
 8004db0:	200000b0 	.word	0x200000b0
 8004db4:	431bde83 	.word	0x431bde83

08004db8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004dc0:	4b79      	ldr	r3, [pc, #484]	; (8004fa8 <ADC_Init+0x1f0>)
 8004dc2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	431a      	orrs	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004dec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6859      	ldr	r1, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	021a      	lsls	r2, r3, #8
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004e10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6859      	ldr	r1, [r3, #4]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6899      	ldr	r1, [r3, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4a:	4a58      	ldr	r2, [pc, #352]	; (8004fac <ADC_Init+0x1f4>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d022      	beq.n	8004e96 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e5e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	6899      	ldr	r1, [r3, #8]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004e80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6899      	ldr	r1, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	430a      	orrs	r2, r1
 8004e92:	609a      	str	r2, [r3, #8]
 8004e94:	e00f      	b.n	8004eb6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	689a      	ldr	r2, [r3, #8]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004ea4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004eb4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0202 	bic.w	r2, r2, #2
 8004ec4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6899      	ldr	r1, [r3, #8]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	7e1b      	ldrb	r3, [r3, #24]
 8004ed0:	005a      	lsls	r2, r3, #1
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d01b      	beq.n	8004f1c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685a      	ldr	r2, [r3, #4]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685a      	ldr	r2, [r3, #4]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004f02:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	3b01      	subs	r3, #1
 8004f10:	035a      	lsls	r2, r3, #13
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]
 8004f1a:	e007      	b.n	8004f2c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f2a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004f3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	051a      	lsls	r2, r3, #20
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	689a      	ldr	r2, [r3, #8]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004f60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6899      	ldr	r1, [r3, #8]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f6e:	025a      	lsls	r2, r3, #9
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	430a      	orrs	r2, r1
 8004f76:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	689a      	ldr	r2, [r3, #8]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6899      	ldr	r1, [r3, #8]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	029a      	lsls	r2, r3, #10
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	609a      	str	r2, [r3, #8]
}
 8004f9c:	bf00      	nop
 8004f9e:	3714      	adds	r7, #20
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	40012300 	.word	0x40012300
 8004fac:	0f000001 	.word	0x0f000001

08004fb0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fbc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d13c      	bne.n	8005044 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d12b      	bne.n	800503c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d127      	bne.n	800503c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d006      	beq.n	8005008 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005004:	2b00      	cmp	r3, #0
 8005006:	d119      	bne.n	800503c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0220 	bic.w	r2, r2, #32
 8005016:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005028:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d105      	bne.n	800503c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005034:	f043 0201 	orr.w	r2, r3, #1
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f7ff fd7b 	bl	8004b38 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005042:	e00e      	b.n	8005062 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	f003 0310 	and.w	r3, r3, #16
 800504c:	2b00      	cmp	r3, #0
 800504e:	d003      	beq.n	8005058 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f7ff fd85 	bl	8004b60 <HAL_ADC_ErrorCallback>
}
 8005056:	e004      	b.n	8005062 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	4798      	blx	r3
}
 8005062:	bf00      	nop
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b084      	sub	sp, #16
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005076:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f7ff fd67 	bl	8004b4c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800507e:	bf00      	nop
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005086:	b580      	push	{r7, lr}
 8005088:	b084      	sub	sp, #16
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005092:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2240      	movs	r2, #64	; 0x40
 8005098:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509e:	f043 0204 	orr.w	r2, r3, #4
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f7ff fd5a 	bl	8004b60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80050ac:	bf00      	nop
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f003 0307 	and.w	r3, r3, #7
 80050c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050c4:	4b0c      	ldr	r3, [pc, #48]	; (80050f8 <__NVIC_SetPriorityGrouping+0x44>)
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80050d0:	4013      	ands	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80050e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050e6:	4a04      	ldr	r2, [pc, #16]	; (80050f8 <__NVIC_SetPriorityGrouping+0x44>)
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	60d3      	str	r3, [r2, #12]
}
 80050ec:	bf00      	nop
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr
 80050f8:	e000ed00 	.word	0xe000ed00

080050fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005100:	4b04      	ldr	r3, [pc, #16]	; (8005114 <__NVIC_GetPriorityGrouping+0x18>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	0a1b      	lsrs	r3, r3, #8
 8005106:	f003 0307 	and.w	r3, r3, #7
}
 800510a:	4618      	mov	r0, r3
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	e000ed00 	.word	0xe000ed00

08005118 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	4603      	mov	r3, r0
 8005120:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005126:	2b00      	cmp	r3, #0
 8005128:	db0b      	blt.n	8005142 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800512a:	79fb      	ldrb	r3, [r7, #7]
 800512c:	f003 021f 	and.w	r2, r3, #31
 8005130:	4907      	ldr	r1, [pc, #28]	; (8005150 <__NVIC_EnableIRQ+0x38>)
 8005132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005136:	095b      	lsrs	r3, r3, #5
 8005138:	2001      	movs	r0, #1
 800513a:	fa00 f202 	lsl.w	r2, r0, r2
 800513e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005142:	bf00      	nop
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	e000e100 	.word	0xe000e100

08005154 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	4603      	mov	r3, r0
 800515c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800515e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005162:	2b00      	cmp	r3, #0
 8005164:	db12      	blt.n	800518c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005166:	79fb      	ldrb	r3, [r7, #7]
 8005168:	f003 021f 	and.w	r2, r3, #31
 800516c:	490a      	ldr	r1, [pc, #40]	; (8005198 <__NVIC_DisableIRQ+0x44>)
 800516e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005172:	095b      	lsrs	r3, r3, #5
 8005174:	2001      	movs	r0, #1
 8005176:	fa00 f202 	lsl.w	r2, r0, r2
 800517a:	3320      	adds	r3, #32
 800517c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005180:	f3bf 8f4f 	dsb	sy
}
 8005184:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005186:	f3bf 8f6f 	isb	sy
}
 800518a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	e000e100 	.word	0xe000e100

0800519c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	6039      	str	r1, [r7, #0]
 80051a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	db0a      	blt.n	80051c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	490c      	ldr	r1, [pc, #48]	; (80051e8 <__NVIC_SetPriority+0x4c>)
 80051b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ba:	0112      	lsls	r2, r2, #4
 80051bc:	b2d2      	uxtb	r2, r2
 80051be:	440b      	add	r3, r1
 80051c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051c4:	e00a      	b.n	80051dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	b2da      	uxtb	r2, r3
 80051ca:	4908      	ldr	r1, [pc, #32]	; (80051ec <__NVIC_SetPriority+0x50>)
 80051cc:	79fb      	ldrb	r3, [r7, #7]
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	3b04      	subs	r3, #4
 80051d4:	0112      	lsls	r2, r2, #4
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	440b      	add	r3, r1
 80051da:	761a      	strb	r2, [r3, #24]
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	e000e100 	.word	0xe000e100
 80051ec:	e000ed00 	.word	0xe000ed00

080051f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b089      	sub	sp, #36	; 0x24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	f1c3 0307 	rsb	r3, r3, #7
 800520a:	2b04      	cmp	r3, #4
 800520c:	bf28      	it	cs
 800520e:	2304      	movcs	r3, #4
 8005210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	3304      	adds	r3, #4
 8005216:	2b06      	cmp	r3, #6
 8005218:	d902      	bls.n	8005220 <NVIC_EncodePriority+0x30>
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	3b03      	subs	r3, #3
 800521e:	e000      	b.n	8005222 <NVIC_EncodePriority+0x32>
 8005220:	2300      	movs	r3, #0
 8005222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005224:	f04f 32ff 	mov.w	r2, #4294967295
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	43da      	mvns	r2, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	401a      	ands	r2, r3
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005238:	f04f 31ff 	mov.w	r1, #4294967295
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	fa01 f303 	lsl.w	r3, r1, r3
 8005242:	43d9      	mvns	r1, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005248:	4313      	orrs	r3, r2
         );
}
 800524a:	4618      	mov	r0, r3
 800524c:	3724      	adds	r7, #36	; 0x24
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
	...

08005258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	3b01      	subs	r3, #1
 8005264:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005268:	d301      	bcc.n	800526e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800526a:	2301      	movs	r3, #1
 800526c:	e00f      	b.n	800528e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800526e:	4a0a      	ldr	r2, [pc, #40]	; (8005298 <SysTick_Config+0x40>)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	3b01      	subs	r3, #1
 8005274:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005276:	210f      	movs	r1, #15
 8005278:	f04f 30ff 	mov.w	r0, #4294967295
 800527c:	f7ff ff8e 	bl	800519c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005280:	4b05      	ldr	r3, [pc, #20]	; (8005298 <SysTick_Config+0x40>)
 8005282:	2200      	movs	r2, #0
 8005284:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005286:	4b04      	ldr	r3, [pc, #16]	; (8005298 <SysTick_Config+0x40>)
 8005288:	2207      	movs	r2, #7
 800528a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	e000e010 	.word	0xe000e010

0800529c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7ff ff05 	bl	80050b4 <__NVIC_SetPriorityGrouping>
}
 80052aa:	bf00      	nop
 80052ac:	3708      	adds	r7, #8
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}

080052b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80052b2:	b580      	push	{r7, lr}
 80052b4:	b086      	sub	sp, #24
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	4603      	mov	r3, r0
 80052ba:	60b9      	str	r1, [r7, #8]
 80052bc:	607a      	str	r2, [r7, #4]
 80052be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80052c4:	f7ff ff1a 	bl	80050fc <__NVIC_GetPriorityGrouping>
 80052c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	68b9      	ldr	r1, [r7, #8]
 80052ce:	6978      	ldr	r0, [r7, #20]
 80052d0:	f7ff ff8e 	bl	80051f0 <NVIC_EncodePriority>
 80052d4:	4602      	mov	r2, r0
 80052d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052da:	4611      	mov	r1, r2
 80052dc:	4618      	mov	r0, r3
 80052de:	f7ff ff5d 	bl	800519c <__NVIC_SetPriority>
}
 80052e2:	bf00      	nop
 80052e4:	3718      	adds	r7, #24
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b082      	sub	sp, #8
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	4603      	mov	r3, r0
 80052f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff ff0d 	bl	8005118 <__NVIC_EnableIRQ>
}
 80052fe:	bf00      	nop
 8005300:	3708      	adds	r7, #8
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b082      	sub	sp, #8
 800530a:	af00      	add	r7, sp, #0
 800530c:	4603      	mov	r3, r0
 800530e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff ff1d 	bl	8005154 <__NVIC_DisableIRQ>
}
 800531a:	bf00      	nop
 800531c:	3708      	adds	r7, #8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b082      	sub	sp, #8
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f7ff ff94 	bl	8005258 <SysTick_Config>
 8005330:	4603      	mov	r3, r0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
	...

0800533c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005344:	2300      	movs	r3, #0
 8005346:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005348:	f7ff fab6 	bl	80048b8 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d101      	bne.n	8005358 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e099      	b.n	800548c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 0201 	bic.w	r2, r2, #1
 8005376:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005378:	e00f      	b.n	800539a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800537a:	f7ff fa9d 	bl	80048b8 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	2b05      	cmp	r3, #5
 8005386:	d908      	bls.n	800539a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2203      	movs	r2, #3
 8005392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e078      	b.n	800548c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1e8      	bne.n	800537a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	4b38      	ldr	r3, [pc, #224]	; (8005494 <HAL_DMA_Init+0x158>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f0:	2b04      	cmp	r3, #4
 80053f2:	d107      	bne.n	8005404 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fc:	4313      	orrs	r3, r2
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	4313      	orrs	r3, r2
 8005402:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	697a      	ldr	r2, [r7, #20]
 800540a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f023 0307 	bic.w	r3, r3, #7
 800541a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	4313      	orrs	r3, r2
 8005424:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542a:	2b04      	cmp	r3, #4
 800542c:	d117      	bne.n	800545e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	4313      	orrs	r3, r2
 8005436:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00e      	beq.n	800545e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fb5f 	bl	8005b04 <DMA_CheckFifoParam>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d008      	beq.n	800545e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2240      	movs	r2, #64	; 0x40
 8005450:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800545a:	2301      	movs	r3, #1
 800545c:	e016      	b.n	800548c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fb16 	bl	8005a98 <DMA_CalcBaseAndBitshift>
 800546c:	4603      	mov	r3, r0
 800546e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005474:	223f      	movs	r2, #63	; 0x3f
 8005476:	409a      	lsls	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3718      	adds	r7, #24
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	f010803f 	.word	0xf010803f

08005498 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e050      	b.n	800554c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d101      	bne.n	80054ba <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80054b6:	2302      	movs	r3, #2
 80054b8:	e048      	b.n	800554c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0201 	bic.w	r2, r2, #1
 80054c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2200      	movs	r2, #0
 80054d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2200      	movs	r2, #0
 80054d8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2200      	movs	r2, #0
 80054e0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2200      	movs	r2, #0
 80054e8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2200      	movs	r2, #0
 80054f0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2221      	movs	r2, #33	; 0x21
 80054f8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 facc 	bl	8005a98 <DMA_CalcBaseAndBitshift>
 8005500:	4603      	mov	r3, r0
 8005502:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800552c:	223f      	movs	r2, #63	; 0x3f
 800552e:	409a      	lsls	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
 8005560:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800556a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005572:	2b01      	cmp	r3, #1
 8005574:	d101      	bne.n	800557a <HAL_DMA_Start_IT+0x26>
 8005576:	2302      	movs	r3, #2
 8005578:	e040      	b.n	80055fc <HAL_DMA_Start_IT+0xa8>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b01      	cmp	r3, #1
 800558c:	d12f      	bne.n	80055ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2202      	movs	r2, #2
 8005592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	68b9      	ldr	r1, [r7, #8]
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 fa4a 	bl	8005a3c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ac:	223f      	movs	r2, #63	; 0x3f
 80055ae:	409a      	lsls	r2, r3
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f042 0216 	orr.w	r2, r2, #22
 80055c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d007      	beq.n	80055dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f042 0208 	orr.w	r2, r2, #8
 80055da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0201 	orr.w	r2, r2, #1
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	e005      	b.n	80055fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80055f6:	2302      	movs	r3, #2
 80055f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80055fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3718      	adds	r7, #24
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005610:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005612:	f7ff f951 	bl	80048b8 <HAL_GetTick>
 8005616:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d008      	beq.n	8005636 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2280      	movs	r2, #128	; 0x80
 8005628:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e052      	b.n	80056dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f022 0216 	bic.w	r2, r2, #22
 8005644:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	695a      	ldr	r2, [r3, #20]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005654:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	2b00      	cmp	r3, #0
 800565c:	d103      	bne.n	8005666 <HAL_DMA_Abort+0x62>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005662:	2b00      	cmp	r3, #0
 8005664:	d007      	beq.n	8005676 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 0208 	bic.w	r2, r2, #8
 8005674:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0201 	bic.w	r2, r2, #1
 8005684:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005686:	e013      	b.n	80056b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005688:	f7ff f916 	bl	80048b8 <HAL_GetTick>
 800568c:	4602      	mov	r2, r0
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	2b05      	cmp	r3, #5
 8005694:	d90c      	bls.n	80056b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2220      	movs	r2, #32
 800569a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2203      	movs	r2, #3
 80056a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e015      	b.n	80056dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1e4      	bne.n	8005688 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c2:	223f      	movs	r2, #63	; 0x3f
 80056c4:	409a      	lsls	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d004      	beq.n	8005702 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2280      	movs	r2, #128	; 0x80
 80056fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e00c      	b.n	800571c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2205      	movs	r2, #5
 8005706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f022 0201 	bic.w	r2, r2, #1
 8005718:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005734:	4b8e      	ldr	r3, [pc, #568]	; (8005970 <HAL_DMA_IRQHandler+0x248>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a8e      	ldr	r2, [pc, #568]	; (8005974 <HAL_DMA_IRQHandler+0x24c>)
 800573a:	fba2 2303 	umull	r2, r3, r2, r3
 800573e:	0a9b      	lsrs	r3, r3, #10
 8005740:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005746:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005752:	2208      	movs	r2, #8
 8005754:	409a      	lsls	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	4013      	ands	r3, r2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d01a      	beq.n	8005794 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0204 	bic.w	r2, r2, #4
 800577a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005780:	2208      	movs	r2, #8
 8005782:	409a      	lsls	r2, r3
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800578c:	f043 0201 	orr.w	r2, r3, #1
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005798:	2201      	movs	r2, #1
 800579a:	409a      	lsls	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4013      	ands	r3, r2
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d012      	beq.n	80057ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00b      	beq.n	80057ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b6:	2201      	movs	r2, #1
 80057b8:	409a      	lsls	r2, r3
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c2:	f043 0202 	orr.w	r2, r3, #2
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ce:	2204      	movs	r2, #4
 80057d0:	409a      	lsls	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	4013      	ands	r3, r2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d012      	beq.n	8005800 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0302 	and.w	r3, r3, #2
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00b      	beq.n	8005800 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ec:	2204      	movs	r2, #4
 80057ee:	409a      	lsls	r2, r3
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f8:	f043 0204 	orr.w	r2, r3, #4
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005804:	2210      	movs	r2, #16
 8005806:	409a      	lsls	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4013      	ands	r3, r2
 800580c:	2b00      	cmp	r3, #0
 800580e:	d043      	beq.n	8005898 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0308 	and.w	r3, r3, #8
 800581a:	2b00      	cmp	r3, #0
 800581c:	d03c      	beq.n	8005898 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005822:	2210      	movs	r2, #16
 8005824:	409a      	lsls	r2, r3
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d018      	beq.n	800586a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d108      	bne.n	8005858 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584a:	2b00      	cmp	r3, #0
 800584c:	d024      	beq.n	8005898 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	4798      	blx	r3
 8005856:	e01f      	b.n	8005898 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800585c:	2b00      	cmp	r3, #0
 800585e:	d01b      	beq.n	8005898 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	4798      	blx	r3
 8005868:	e016      	b.n	8005898 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005874:	2b00      	cmp	r3, #0
 8005876:	d107      	bne.n	8005888 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 0208 	bic.w	r2, r2, #8
 8005886:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800589c:	2220      	movs	r2, #32
 800589e:	409a      	lsls	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	4013      	ands	r3, r2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 808f 	beq.w	80059c8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0310 	and.w	r3, r3, #16
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 8087 	beq.w	80059c8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058be:	2220      	movs	r2, #32
 80058c0:	409a      	lsls	r2, r3
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b05      	cmp	r3, #5
 80058d0:	d136      	bne.n	8005940 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0216 	bic.w	r2, r2, #22
 80058e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	695a      	ldr	r2, [r3, #20]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d103      	bne.n	8005902 <HAL_DMA_IRQHandler+0x1da>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d007      	beq.n	8005912 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f022 0208 	bic.w	r2, r2, #8
 8005910:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005916:	223f      	movs	r2, #63	; 0x3f
 8005918:	409a      	lsls	r2, r3
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005932:	2b00      	cmp	r3, #0
 8005934:	d07e      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	4798      	blx	r3
        }
        return;
 800593e:	e079      	b.n	8005a34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d01d      	beq.n	800598a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10d      	bne.n	8005978 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005960:	2b00      	cmp	r3, #0
 8005962:	d031      	beq.n	80059c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	4798      	blx	r3
 800596c:	e02c      	b.n	80059c8 <HAL_DMA_IRQHandler+0x2a0>
 800596e:	bf00      	nop
 8005970:	200000b0 	.word	0x200000b0
 8005974:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800597c:	2b00      	cmp	r3, #0
 800597e:	d023      	beq.n	80059c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	4798      	blx	r3
 8005988:	e01e      	b.n	80059c8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10f      	bne.n	80059b8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0210 	bic.w	r2, r2, #16
 80059a6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d032      	beq.n	8005a36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d022      	beq.n	8005a22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2205      	movs	r2, #5
 80059e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f022 0201 	bic.w	r2, r2, #1
 80059f2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	3301      	adds	r3, #1
 80059f8:	60bb      	str	r3, [r7, #8]
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d307      	bcc.n	8005a10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1f2      	bne.n	80059f4 <HAL_DMA_IRQHandler+0x2cc>
 8005a0e:	e000      	b.n	8005a12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005a10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d005      	beq.n	8005a36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	4798      	blx	r3
 8005a32:	e000      	b.n	8005a36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005a34:	bf00      	nop
    }
  }
}
 8005a36:	3718      	adds	r7, #24
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	607a      	str	r2, [r7, #4]
 8005a48:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a58:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	2b40      	cmp	r3, #64	; 0x40
 8005a68:	d108      	bne.n	8005a7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005a7a:	e007      	b.n	8005a8c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	60da      	str	r2, [r3, #12]
}
 8005a8c:	bf00      	nop
 8005a8e:	3714      	adds	r7, #20
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	3b10      	subs	r3, #16
 8005aa8:	4a14      	ldr	r2, [pc, #80]	; (8005afc <DMA_CalcBaseAndBitshift+0x64>)
 8005aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8005aae:	091b      	lsrs	r3, r3, #4
 8005ab0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005ab2:	4a13      	ldr	r2, [pc, #76]	; (8005b00 <DMA_CalcBaseAndBitshift+0x68>)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	461a      	mov	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2b03      	cmp	r3, #3
 8005ac4:	d909      	bls.n	8005ada <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ace:	f023 0303 	bic.w	r3, r3, #3
 8005ad2:	1d1a      	adds	r2, r3, #4
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	659a      	str	r2, [r3, #88]	; 0x58
 8005ad8:	e007      	b.n	8005aea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ae2:	f023 0303 	bic.w	r3, r3, #3
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3714      	adds	r7, #20
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	aaaaaaab 	.word	0xaaaaaaab
 8005b00:	0800d6fc 	.word	0x0800d6fc

08005b04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d11f      	bne.n	8005b5e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2b03      	cmp	r3, #3
 8005b22:	d856      	bhi.n	8005bd2 <DMA_CheckFifoParam+0xce>
 8005b24:	a201      	add	r2, pc, #4	; (adr r2, 8005b2c <DMA_CheckFifoParam+0x28>)
 8005b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b2a:	bf00      	nop
 8005b2c:	08005b3d 	.word	0x08005b3d
 8005b30:	08005b4f 	.word	0x08005b4f
 8005b34:	08005b3d 	.word	0x08005b3d
 8005b38:	08005bd3 	.word	0x08005bd3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d046      	beq.n	8005bd6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b4c:	e043      	b.n	8005bd6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b52:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005b56:	d140      	bne.n	8005bda <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b5c:	e03d      	b.n	8005bda <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b66:	d121      	bne.n	8005bac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2b03      	cmp	r3, #3
 8005b6c:	d837      	bhi.n	8005bde <DMA_CheckFifoParam+0xda>
 8005b6e:	a201      	add	r2, pc, #4	; (adr r2, 8005b74 <DMA_CheckFifoParam+0x70>)
 8005b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b74:	08005b85 	.word	0x08005b85
 8005b78:	08005b8b 	.word	0x08005b8b
 8005b7c:	08005b85 	.word	0x08005b85
 8005b80:	08005b9d 	.word	0x08005b9d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	73fb      	strb	r3, [r7, #15]
      break;
 8005b88:	e030      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d025      	beq.n	8005be2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b9a:	e022      	b.n	8005be2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005ba4:	d11f      	bne.n	8005be6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005baa:	e01c      	b.n	8005be6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d903      	bls.n	8005bba <DMA_CheckFifoParam+0xb6>
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	2b03      	cmp	r3, #3
 8005bb6:	d003      	beq.n	8005bc0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005bb8:	e018      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	73fb      	strb	r3, [r7, #15]
      break;
 8005bbe:	e015      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00e      	beq.n	8005bea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	73fb      	strb	r3, [r7, #15]
      break;
 8005bd0:	e00b      	b.n	8005bea <DMA_CheckFifoParam+0xe6>
      break;
 8005bd2:	bf00      	nop
 8005bd4:	e00a      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      break;
 8005bd6:	bf00      	nop
 8005bd8:	e008      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      break;
 8005bda:	bf00      	nop
 8005bdc:	e006      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      break;
 8005bde:	bf00      	nop
 8005be0:	e004      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      break;
 8005be2:	bf00      	nop
 8005be4:	e002      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      break;   
 8005be6:	bf00      	nop
 8005be8:	e000      	b.n	8005bec <DMA_CheckFifoParam+0xe8>
      break;
 8005bea:	bf00      	nop
    }
  } 
  
  return status; 
 8005bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop

08005bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b089      	sub	sp, #36	; 0x24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005c06:	2300      	movs	r3, #0
 8005c08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c12:	2300      	movs	r3, #0
 8005c14:	61fb      	str	r3, [r7, #28]
 8005c16:	e159      	b.n	8005ecc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005c18:	2201      	movs	r2, #1
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	4013      	ands	r3, r2
 8005c2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	f040 8148 	bne.w	8005ec6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	f003 0303 	and.w	r3, r3, #3
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d005      	beq.n	8005c4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d130      	bne.n	8005cb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	005b      	lsls	r3, r3, #1
 8005c58:	2203      	movs	r2, #3
 8005c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5e:	43db      	mvns	r3, r3
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	4013      	ands	r3, r2
 8005c64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	005b      	lsls	r3, r3, #1
 8005c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	69ba      	ldr	r2, [r7, #24]
 8005c7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005c84:	2201      	movs	r2, #1
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	69ba      	ldr	r2, [r7, #24]
 8005c90:	4013      	ands	r3, r2
 8005c92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	091b      	lsrs	r3, r3, #4
 8005c9a:	f003 0201 	and.w	r2, r3, #1
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f003 0303 	and.w	r3, r3, #3
 8005cb8:	2b03      	cmp	r3, #3
 8005cba:	d017      	beq.n	8005cec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	2203      	movs	r2, #3
 8005cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ccc:	43db      	mvns	r3, r3
 8005cce:	69ba      	ldr	r2, [r7, #24]
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	005b      	lsls	r3, r3, #1
 8005cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce0:	69ba      	ldr	r2, [r7, #24]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	69ba      	ldr	r2, [r7, #24]
 8005cea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f003 0303 	and.w	r3, r3, #3
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d123      	bne.n	8005d40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	08da      	lsrs	r2, r3, #3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	3208      	adds	r2, #8
 8005d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	f003 0307 	and.w	r3, r3, #7
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	220f      	movs	r2, #15
 8005d10:	fa02 f303 	lsl.w	r3, r2, r3
 8005d14:	43db      	mvns	r3, r3
 8005d16:	69ba      	ldr	r2, [r7, #24]
 8005d18:	4013      	ands	r3, r2
 8005d1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	691a      	ldr	r2, [r3, #16]
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2c:	69ba      	ldr	r2, [r7, #24]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	08da      	lsrs	r2, r3, #3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	3208      	adds	r2, #8
 8005d3a:	69b9      	ldr	r1, [r7, #24]
 8005d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	005b      	lsls	r3, r3, #1
 8005d4a:	2203      	movs	r2, #3
 8005d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d50:	43db      	mvns	r3, r3
 8005d52:	69ba      	ldr	r2, [r7, #24]
 8005d54:	4013      	ands	r3, r2
 8005d56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f003 0203 	and.w	r2, r3, #3
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	005b      	lsls	r3, r3, #1
 8005d64:	fa02 f303 	lsl.w	r3, r2, r3
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	69ba      	ldr	r2, [r7, #24]
 8005d72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f000 80a2 	beq.w	8005ec6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d82:	2300      	movs	r3, #0
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	4b57      	ldr	r3, [pc, #348]	; (8005ee4 <HAL_GPIO_Init+0x2e8>)
 8005d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8a:	4a56      	ldr	r2, [pc, #344]	; (8005ee4 <HAL_GPIO_Init+0x2e8>)
 8005d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d90:	6453      	str	r3, [r2, #68]	; 0x44
 8005d92:	4b54      	ldr	r3, [pc, #336]	; (8005ee4 <HAL_GPIO_Init+0x2e8>)
 8005d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d9e:	4a52      	ldr	r2, [pc, #328]	; (8005ee8 <HAL_GPIO_Init+0x2ec>)
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	089b      	lsrs	r3, r3, #2
 8005da4:	3302      	adds	r3, #2
 8005da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	f003 0303 	and.w	r3, r3, #3
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	220f      	movs	r2, #15
 8005db6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dba:	43db      	mvns	r3, r3
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a49      	ldr	r2, [pc, #292]	; (8005eec <HAL_GPIO_Init+0x2f0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d019      	beq.n	8005dfe <HAL_GPIO_Init+0x202>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a48      	ldr	r2, [pc, #288]	; (8005ef0 <HAL_GPIO_Init+0x2f4>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d013      	beq.n	8005dfa <HAL_GPIO_Init+0x1fe>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a47      	ldr	r2, [pc, #284]	; (8005ef4 <HAL_GPIO_Init+0x2f8>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d00d      	beq.n	8005df6 <HAL_GPIO_Init+0x1fa>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a46      	ldr	r2, [pc, #280]	; (8005ef8 <HAL_GPIO_Init+0x2fc>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d007      	beq.n	8005df2 <HAL_GPIO_Init+0x1f6>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a45      	ldr	r2, [pc, #276]	; (8005efc <HAL_GPIO_Init+0x300>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d101      	bne.n	8005dee <HAL_GPIO_Init+0x1f2>
 8005dea:	2304      	movs	r3, #4
 8005dec:	e008      	b.n	8005e00 <HAL_GPIO_Init+0x204>
 8005dee:	2307      	movs	r3, #7
 8005df0:	e006      	b.n	8005e00 <HAL_GPIO_Init+0x204>
 8005df2:	2303      	movs	r3, #3
 8005df4:	e004      	b.n	8005e00 <HAL_GPIO_Init+0x204>
 8005df6:	2302      	movs	r3, #2
 8005df8:	e002      	b.n	8005e00 <HAL_GPIO_Init+0x204>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e000      	b.n	8005e00 <HAL_GPIO_Init+0x204>
 8005dfe:	2300      	movs	r3, #0
 8005e00:	69fa      	ldr	r2, [r7, #28]
 8005e02:	f002 0203 	and.w	r2, r2, #3
 8005e06:	0092      	lsls	r2, r2, #2
 8005e08:	4093      	lsls	r3, r2
 8005e0a:	69ba      	ldr	r2, [r7, #24]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005e10:	4935      	ldr	r1, [pc, #212]	; (8005ee8 <HAL_GPIO_Init+0x2ec>)
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	089b      	lsrs	r3, r3, #2
 8005e16:	3302      	adds	r3, #2
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005e1e:	4b38      	ldr	r3, [pc, #224]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	43db      	mvns	r3, r3
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005e3a:	69ba      	ldr	r2, [r7, #24]
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005e42:	4a2f      	ldr	r2, [pc, #188]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005e48:	4b2d      	ldr	r3, [pc, #180]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	43db      	mvns	r3, r3
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	4013      	ands	r3, r2
 8005e56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d003      	beq.n	8005e6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005e64:	69ba      	ldr	r2, [r7, #24]
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005e6c:	4a24      	ldr	r2, [pc, #144]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005e72:	4b23      	ldr	r3, [pc, #140]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	43db      	mvns	r3, r3
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	4013      	ands	r3, r2
 8005e80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005e8e:	69ba      	ldr	r2, [r7, #24]
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005e96:	4a1a      	ldr	r2, [pc, #104]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e9c:	4b18      	ldr	r3, [pc, #96]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	43db      	mvns	r3, r3
 8005ea6:	69ba      	ldr	r2, [r7, #24]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d003      	beq.n	8005ec0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ec0:	4a0f      	ldr	r2, [pc, #60]	; (8005f00 <HAL_GPIO_Init+0x304>)
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	2b0f      	cmp	r3, #15
 8005ed0:	f67f aea2 	bls.w	8005c18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005ed4:	bf00      	nop
 8005ed6:	bf00      	nop
 8005ed8:	3724      	adds	r7, #36	; 0x24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	40023800 	.word	0x40023800
 8005ee8:	40013800 	.word	0x40013800
 8005eec:	40020000 	.word	0x40020000
 8005ef0:	40020400 	.word	0x40020400
 8005ef4:	40020800 	.word	0x40020800
 8005ef8:	40020c00 	.word	0x40020c00
 8005efc:	40021000 	.word	0x40021000
 8005f00:	40013c00 	.word	0x40013c00

08005f04 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b087      	sub	sp, #28
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005f12:	2300      	movs	r3, #0
 8005f14:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005f16:	2300      	movs	r3, #0
 8005f18:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	617b      	str	r3, [r7, #20]
 8005f1e:	e0bb      	b.n	8006098 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f20:	2201      	movs	r2, #1
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	4013      	ands	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	f040 80ab 	bne.w	8006092 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005f3c:	4a5c      	ldr	r2, [pc, #368]	; (80060b0 <HAL_GPIO_DeInit+0x1ac>)
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	089b      	lsrs	r3, r3, #2
 8005f42:	3302      	adds	r3, #2
 8005f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f48:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f003 0303 	and.w	r3, r3, #3
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	220f      	movs	r2, #15
 8005f54:	fa02 f303 	lsl.w	r3, r2, r3
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a54      	ldr	r2, [pc, #336]	; (80060b4 <HAL_GPIO_DeInit+0x1b0>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d019      	beq.n	8005f9a <HAL_GPIO_DeInit+0x96>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a53      	ldr	r2, [pc, #332]	; (80060b8 <HAL_GPIO_DeInit+0x1b4>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <HAL_GPIO_DeInit+0x92>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a52      	ldr	r2, [pc, #328]	; (80060bc <HAL_GPIO_DeInit+0x1b8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d00d      	beq.n	8005f92 <HAL_GPIO_DeInit+0x8e>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a51      	ldr	r2, [pc, #324]	; (80060c0 <HAL_GPIO_DeInit+0x1bc>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d007      	beq.n	8005f8e <HAL_GPIO_DeInit+0x8a>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a50      	ldr	r2, [pc, #320]	; (80060c4 <HAL_GPIO_DeInit+0x1c0>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d101      	bne.n	8005f8a <HAL_GPIO_DeInit+0x86>
 8005f86:	2304      	movs	r3, #4
 8005f88:	e008      	b.n	8005f9c <HAL_GPIO_DeInit+0x98>
 8005f8a:	2307      	movs	r3, #7
 8005f8c:	e006      	b.n	8005f9c <HAL_GPIO_DeInit+0x98>
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e004      	b.n	8005f9c <HAL_GPIO_DeInit+0x98>
 8005f92:	2302      	movs	r3, #2
 8005f94:	e002      	b.n	8005f9c <HAL_GPIO_DeInit+0x98>
 8005f96:	2301      	movs	r3, #1
 8005f98:	e000      	b.n	8005f9c <HAL_GPIO_DeInit+0x98>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	697a      	ldr	r2, [r7, #20]
 8005f9e:	f002 0203 	and.w	r2, r2, #3
 8005fa2:	0092      	lsls	r2, r2, #2
 8005fa4:	4093      	lsls	r3, r2
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d132      	bne.n	8006012 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005fac:	4b46      	ldr	r3, [pc, #280]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	43db      	mvns	r3, r3
 8005fb4:	4944      	ldr	r1, [pc, #272]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005fba:	4b43      	ldr	r3, [pc, #268]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	4941      	ldr	r1, [pc, #260]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005fc8:	4b3f      	ldr	r3, [pc, #252]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fca:	68da      	ldr	r2, [r3, #12]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	43db      	mvns	r3, r3
 8005fd0:	493d      	ldr	r1, [pc, #244]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005fd6:	4b3c      	ldr	r3, [pc, #240]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fd8:	689a      	ldr	r2, [r3, #8]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	43db      	mvns	r3, r3
 8005fde:	493a      	ldr	r1, [pc, #232]	; (80060c8 <HAL_GPIO_DeInit+0x1c4>)
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	220f      	movs	r2, #15
 8005fee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005ff4:	4a2e      	ldr	r2, [pc, #184]	; (80060b0 <HAL_GPIO_DeInit+0x1ac>)
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	089b      	lsrs	r3, r3, #2
 8005ffa:	3302      	adds	r3, #2
 8005ffc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	43da      	mvns	r2, r3
 8006004:	482a      	ldr	r0, [pc, #168]	; (80060b0 <HAL_GPIO_DeInit+0x1ac>)
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	089b      	lsrs	r3, r3, #2
 800600a:	400a      	ands	r2, r1
 800600c:	3302      	adds	r3, #2
 800600e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	2103      	movs	r1, #3
 800601c:	fa01 f303 	lsl.w	r3, r1, r3
 8006020:	43db      	mvns	r3, r3
 8006022:	401a      	ands	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	08da      	lsrs	r2, r3, #3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	3208      	adds	r2, #8
 8006030:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f003 0307 	and.w	r3, r3, #7
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	220f      	movs	r2, #15
 800603e:	fa02 f303 	lsl.w	r3, r2, r3
 8006042:	43db      	mvns	r3, r3
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	08d2      	lsrs	r2, r2, #3
 8006048:	4019      	ands	r1, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	3208      	adds	r2, #8
 800604e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68da      	ldr	r2, [r3, #12]
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	005b      	lsls	r3, r3, #1
 800605a:	2103      	movs	r1, #3
 800605c:	fa01 f303 	lsl.w	r3, r1, r3
 8006060:	43db      	mvns	r3, r3
 8006062:	401a      	ands	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	2101      	movs	r1, #1
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	fa01 f303 	lsl.w	r3, r1, r3
 8006074:	43db      	mvns	r3, r3
 8006076:	401a      	ands	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	005b      	lsls	r3, r3, #1
 8006084:	2103      	movs	r1, #3
 8006086:	fa01 f303 	lsl.w	r3, r1, r3
 800608a:	43db      	mvns	r3, r3
 800608c:	401a      	ands	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	3301      	adds	r3, #1
 8006096:	617b      	str	r3, [r7, #20]
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	2b0f      	cmp	r3, #15
 800609c:	f67f af40 	bls.w	8005f20 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80060a0:	bf00      	nop
 80060a2:	bf00      	nop
 80060a4:	371c      	adds	r7, #28
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	40013800 	.word	0x40013800
 80060b4:	40020000 	.word	0x40020000
 80060b8:	40020400 	.word	0x40020400
 80060bc:	40020800 	.word	0x40020800
 80060c0:	40020c00 	.word	0x40020c00
 80060c4:	40021000 	.word	0x40021000
 80060c8:	40013c00 	.word	0x40013c00

080060cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	460b      	mov	r3, r1
 80060d6:	807b      	strh	r3, [r7, #2]
 80060d8:	4613      	mov	r3, r2
 80060da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80060dc:	787b      	ldrb	r3, [r7, #1]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060e2:	887a      	ldrh	r2, [r7, #2]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80060e8:	e003      	b.n	80060f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80060ea:	887b      	ldrh	r3, [r7, #2]
 80060ec:	041a      	lsls	r2, r3, #16
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	619a      	str	r2, [r3, #24]
}
 80060f2:	bf00      	nop
 80060f4:	370c      	adds	r7, #12
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
	...

08006100 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d101      	bne.n	8006112 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e267      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d075      	beq.n	800620a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800611e:	4b88      	ldr	r3, [pc, #544]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f003 030c 	and.w	r3, r3, #12
 8006126:	2b04      	cmp	r3, #4
 8006128:	d00c      	beq.n	8006144 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800612a:	4b85      	ldr	r3, [pc, #532]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006132:	2b08      	cmp	r3, #8
 8006134:	d112      	bne.n	800615c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006136:	4b82      	ldr	r3, [pc, #520]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800613e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006142:	d10b      	bne.n	800615c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006144:	4b7e      	ldr	r3, [pc, #504]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d05b      	beq.n	8006208 <HAL_RCC_OscConfig+0x108>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d157      	bne.n	8006208 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e242      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006164:	d106      	bne.n	8006174 <HAL_RCC_OscConfig+0x74>
 8006166:	4b76      	ldr	r3, [pc, #472]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a75      	ldr	r2, [pc, #468]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 800616c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006170:	6013      	str	r3, [r2, #0]
 8006172:	e01d      	b.n	80061b0 <HAL_RCC_OscConfig+0xb0>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800617c:	d10c      	bne.n	8006198 <HAL_RCC_OscConfig+0x98>
 800617e:	4b70      	ldr	r3, [pc, #448]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a6f      	ldr	r2, [pc, #444]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006184:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	4b6d      	ldr	r3, [pc, #436]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a6c      	ldr	r2, [pc, #432]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006194:	6013      	str	r3, [r2, #0]
 8006196:	e00b      	b.n	80061b0 <HAL_RCC_OscConfig+0xb0>
 8006198:	4b69      	ldr	r3, [pc, #420]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a68      	ldr	r2, [pc, #416]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 800619e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	4b66      	ldr	r3, [pc, #408]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a65      	ldr	r2, [pc, #404]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 80061aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d013      	beq.n	80061e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061b8:	f7fe fb7e 	bl	80048b8 <HAL_GetTick>
 80061bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061be:	e008      	b.n	80061d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061c0:	f7fe fb7a 	bl	80048b8 <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	2b64      	cmp	r3, #100	; 0x64
 80061cc:	d901      	bls.n	80061d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e207      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d2:	4b5b      	ldr	r3, [pc, #364]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d0f0      	beq.n	80061c0 <HAL_RCC_OscConfig+0xc0>
 80061de:	e014      	b.n	800620a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061e0:	f7fe fb6a 	bl	80048b8 <HAL_GetTick>
 80061e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061e6:	e008      	b.n	80061fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061e8:	f7fe fb66 	bl	80048b8 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	2b64      	cmp	r3, #100	; 0x64
 80061f4:	d901      	bls.n	80061fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e1f3      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061fa:	4b51      	ldr	r3, [pc, #324]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1f0      	bne.n	80061e8 <HAL_RCC_OscConfig+0xe8>
 8006206:	e000      	b.n	800620a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006208:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 0302 	and.w	r3, r3, #2
 8006212:	2b00      	cmp	r3, #0
 8006214:	d063      	beq.n	80062de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006216:	4b4a      	ldr	r3, [pc, #296]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f003 030c 	and.w	r3, r3, #12
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00b      	beq.n	800623a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006222:	4b47      	ldr	r3, [pc, #284]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800622a:	2b08      	cmp	r3, #8
 800622c:	d11c      	bne.n	8006268 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800622e:	4b44      	ldr	r3, [pc, #272]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006236:	2b00      	cmp	r3, #0
 8006238:	d116      	bne.n	8006268 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800623a:	4b41      	ldr	r3, [pc, #260]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0302 	and.w	r3, r3, #2
 8006242:	2b00      	cmp	r3, #0
 8006244:	d005      	beq.n	8006252 <HAL_RCC_OscConfig+0x152>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d001      	beq.n	8006252 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e1c7      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006252:	4b3b      	ldr	r3, [pc, #236]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	00db      	lsls	r3, r3, #3
 8006260:	4937      	ldr	r1, [pc, #220]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006262:	4313      	orrs	r3, r2
 8006264:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006266:	e03a      	b.n	80062de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d020      	beq.n	80062b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006270:	4b34      	ldr	r3, [pc, #208]	; (8006344 <HAL_RCC_OscConfig+0x244>)
 8006272:	2201      	movs	r2, #1
 8006274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006276:	f7fe fb1f 	bl	80048b8 <HAL_GetTick>
 800627a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800627c:	e008      	b.n	8006290 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800627e:	f7fe fb1b 	bl	80048b8 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	2b02      	cmp	r3, #2
 800628a:	d901      	bls.n	8006290 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e1a8      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006290:	4b2b      	ldr	r3, [pc, #172]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0f0      	beq.n	800627e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800629c:	4b28      	ldr	r3, [pc, #160]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	00db      	lsls	r3, r3, #3
 80062aa:	4925      	ldr	r1, [pc, #148]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	600b      	str	r3, [r1, #0]
 80062b0:	e015      	b.n	80062de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062b2:	4b24      	ldr	r3, [pc, #144]	; (8006344 <HAL_RCC_OscConfig+0x244>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b8:	f7fe fafe 	bl	80048b8 <HAL_GetTick>
 80062bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062c0:	f7fe fafa 	bl	80048b8 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e187      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062d2:	4b1b      	ldr	r3, [pc, #108]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 0302 	and.w	r3, r3, #2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1f0      	bne.n	80062c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0308 	and.w	r3, r3, #8
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d036      	beq.n	8006358 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d016      	beq.n	8006320 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062f2:	4b15      	ldr	r3, [pc, #84]	; (8006348 <HAL_RCC_OscConfig+0x248>)
 80062f4:	2201      	movs	r2, #1
 80062f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062f8:	f7fe fade 	bl	80048b8 <HAL_GetTick>
 80062fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062fe:	e008      	b.n	8006312 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006300:	f7fe fada 	bl	80048b8 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b02      	cmp	r3, #2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e167      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006312:	4b0b      	ldr	r3, [pc, #44]	; (8006340 <HAL_RCC_OscConfig+0x240>)
 8006314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b00      	cmp	r3, #0
 800631c:	d0f0      	beq.n	8006300 <HAL_RCC_OscConfig+0x200>
 800631e:	e01b      	b.n	8006358 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006320:	4b09      	ldr	r3, [pc, #36]	; (8006348 <HAL_RCC_OscConfig+0x248>)
 8006322:	2200      	movs	r2, #0
 8006324:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006326:	f7fe fac7 	bl	80048b8 <HAL_GetTick>
 800632a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800632c:	e00e      	b.n	800634c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800632e:	f7fe fac3 	bl	80048b8 <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	2b02      	cmp	r3, #2
 800633a:	d907      	bls.n	800634c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e150      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
 8006340:	40023800 	.word	0x40023800
 8006344:	42470000 	.word	0x42470000
 8006348:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800634c:	4b88      	ldr	r3, [pc, #544]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800634e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006350:	f003 0302 	and.w	r3, r3, #2
 8006354:	2b00      	cmp	r3, #0
 8006356:	d1ea      	bne.n	800632e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0304 	and.w	r3, r3, #4
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 8097 	beq.w	8006494 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006366:	2300      	movs	r3, #0
 8006368:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800636a:	4b81      	ldr	r3, [pc, #516]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800636c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10f      	bne.n	8006396 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006376:	2300      	movs	r3, #0
 8006378:	60bb      	str	r3, [r7, #8]
 800637a:	4b7d      	ldr	r3, [pc, #500]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800637c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637e:	4a7c      	ldr	r2, [pc, #496]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006384:	6413      	str	r3, [r2, #64]	; 0x40
 8006386:	4b7a      	ldr	r3, [pc, #488]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800638e:	60bb      	str	r3, [r7, #8]
 8006390:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006392:	2301      	movs	r3, #1
 8006394:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006396:	4b77      	ldr	r3, [pc, #476]	; (8006574 <HAL_RCC_OscConfig+0x474>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d118      	bne.n	80063d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063a2:	4b74      	ldr	r3, [pc, #464]	; (8006574 <HAL_RCC_OscConfig+0x474>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a73      	ldr	r2, [pc, #460]	; (8006574 <HAL_RCC_OscConfig+0x474>)
 80063a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063ae:	f7fe fa83 	bl	80048b8 <HAL_GetTick>
 80063b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063b4:	e008      	b.n	80063c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063b6:	f7fe fa7f 	bl	80048b8 <HAL_GetTick>
 80063ba:	4602      	mov	r2, r0
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	d901      	bls.n	80063c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80063c4:	2303      	movs	r3, #3
 80063c6:	e10c      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063c8:	4b6a      	ldr	r3, [pc, #424]	; (8006574 <HAL_RCC_OscConfig+0x474>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d0f0      	beq.n	80063b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d106      	bne.n	80063ea <HAL_RCC_OscConfig+0x2ea>
 80063dc:	4b64      	ldr	r3, [pc, #400]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 80063de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063e0:	4a63      	ldr	r2, [pc, #396]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 80063e2:	f043 0301 	orr.w	r3, r3, #1
 80063e6:	6713      	str	r3, [r2, #112]	; 0x70
 80063e8:	e01c      	b.n	8006424 <HAL_RCC_OscConfig+0x324>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	2b05      	cmp	r3, #5
 80063f0:	d10c      	bne.n	800640c <HAL_RCC_OscConfig+0x30c>
 80063f2:	4b5f      	ldr	r3, [pc, #380]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 80063f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f6:	4a5e      	ldr	r2, [pc, #376]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 80063f8:	f043 0304 	orr.w	r3, r3, #4
 80063fc:	6713      	str	r3, [r2, #112]	; 0x70
 80063fe:	4b5c      	ldr	r3, [pc, #368]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006402:	4a5b      	ldr	r2, [pc, #364]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006404:	f043 0301 	orr.w	r3, r3, #1
 8006408:	6713      	str	r3, [r2, #112]	; 0x70
 800640a:	e00b      	b.n	8006424 <HAL_RCC_OscConfig+0x324>
 800640c:	4b58      	ldr	r3, [pc, #352]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800640e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006410:	4a57      	ldr	r2, [pc, #348]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006412:	f023 0301 	bic.w	r3, r3, #1
 8006416:	6713      	str	r3, [r2, #112]	; 0x70
 8006418:	4b55      	ldr	r3, [pc, #340]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800641a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800641c:	4a54      	ldr	r2, [pc, #336]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800641e:	f023 0304 	bic.w	r3, r3, #4
 8006422:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d015      	beq.n	8006458 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800642c:	f7fe fa44 	bl	80048b8 <HAL_GetTick>
 8006430:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006432:	e00a      	b.n	800644a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006434:	f7fe fa40 	bl	80048b8 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006442:	4293      	cmp	r3, r2
 8006444:	d901      	bls.n	800644a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e0cb      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800644a:	4b49      	ldr	r3, [pc, #292]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800644c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800644e:	f003 0302 	and.w	r3, r3, #2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d0ee      	beq.n	8006434 <HAL_RCC_OscConfig+0x334>
 8006456:	e014      	b.n	8006482 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006458:	f7fe fa2e 	bl	80048b8 <HAL_GetTick>
 800645c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800645e:	e00a      	b.n	8006476 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006460:	f7fe fa2a 	bl	80048b8 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	f241 3288 	movw	r2, #5000	; 0x1388
 800646e:	4293      	cmp	r3, r2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e0b5      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006476:	4b3e      	ldr	r3, [pc, #248]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800647a:	f003 0302 	and.w	r3, r3, #2
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1ee      	bne.n	8006460 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006482:	7dfb      	ldrb	r3, [r7, #23]
 8006484:	2b01      	cmp	r3, #1
 8006486:	d105      	bne.n	8006494 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006488:	4b39      	ldr	r3, [pc, #228]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800648a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648c:	4a38      	ldr	r2, [pc, #224]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800648e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006492:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 80a1 	beq.w	80065e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800649e:	4b34      	ldr	r3, [pc, #208]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 030c 	and.w	r3, r3, #12
 80064a6:	2b08      	cmp	r3, #8
 80064a8:	d05c      	beq.n	8006564 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d141      	bne.n	8006536 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064b2:	4b31      	ldr	r3, [pc, #196]	; (8006578 <HAL_RCC_OscConfig+0x478>)
 80064b4:	2200      	movs	r2, #0
 80064b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064b8:	f7fe f9fe 	bl	80048b8 <HAL_GetTick>
 80064bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064be:	e008      	b.n	80064d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064c0:	f7fe f9fa 	bl	80048b8 <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d901      	bls.n	80064d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e087      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064d2:	4b27      	ldr	r3, [pc, #156]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1f0      	bne.n	80064c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	69da      	ldr	r2, [r3, #28]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a1b      	ldr	r3, [r3, #32]
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ec:	019b      	lsls	r3, r3, #6
 80064ee:	431a      	orrs	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f4:	085b      	lsrs	r3, r3, #1
 80064f6:	3b01      	subs	r3, #1
 80064f8:	041b      	lsls	r3, r3, #16
 80064fa:	431a      	orrs	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006500:	061b      	lsls	r3, r3, #24
 8006502:	491b      	ldr	r1, [pc, #108]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006504:	4313      	orrs	r3, r2
 8006506:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006508:	4b1b      	ldr	r3, [pc, #108]	; (8006578 <HAL_RCC_OscConfig+0x478>)
 800650a:	2201      	movs	r2, #1
 800650c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800650e:	f7fe f9d3 	bl	80048b8 <HAL_GetTick>
 8006512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006514:	e008      	b.n	8006528 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006516:	f7fe f9cf 	bl	80048b8 <HAL_GetTick>
 800651a:	4602      	mov	r2, r0
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	2b02      	cmp	r3, #2
 8006522:	d901      	bls.n	8006528 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006524:	2303      	movs	r3, #3
 8006526:	e05c      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006528:	4b11      	ldr	r3, [pc, #68]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d0f0      	beq.n	8006516 <HAL_RCC_OscConfig+0x416>
 8006534:	e054      	b.n	80065e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006536:	4b10      	ldr	r3, [pc, #64]	; (8006578 <HAL_RCC_OscConfig+0x478>)
 8006538:	2200      	movs	r2, #0
 800653a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800653c:	f7fe f9bc 	bl	80048b8 <HAL_GetTick>
 8006540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006542:	e008      	b.n	8006556 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006544:	f7fe f9b8 	bl	80048b8 <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	2b02      	cmp	r3, #2
 8006550:	d901      	bls.n	8006556 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e045      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006556:	4b06      	ldr	r3, [pc, #24]	; (8006570 <HAL_RCC_OscConfig+0x470>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1f0      	bne.n	8006544 <HAL_RCC_OscConfig+0x444>
 8006562:	e03d      	b.n	80065e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d107      	bne.n	800657c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e038      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
 8006570:	40023800 	.word	0x40023800
 8006574:	40007000 	.word	0x40007000
 8006578:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800657c:	4b1b      	ldr	r3, [pc, #108]	; (80065ec <HAL_RCC_OscConfig+0x4ec>)
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d028      	beq.n	80065dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006594:	429a      	cmp	r2, r3
 8006596:	d121      	bne.n	80065dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d11a      	bne.n	80065dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80065ac:	4013      	ands	r3, r2
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80065b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d111      	bne.n	80065dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c2:	085b      	lsrs	r3, r3, #1
 80065c4:	3b01      	subs	r3, #1
 80065c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d107      	bne.n	80065dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065d8:	429a      	cmp	r2, r3
 80065da:	d001      	beq.n	80065e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e000      	b.n	80065e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3718      	adds	r7, #24
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	40023800 	.word	0x40023800

080065f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e0cc      	b.n	800679e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006604:	4b68      	ldr	r3, [pc, #416]	; (80067a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	683a      	ldr	r2, [r7, #0]
 800660e:	429a      	cmp	r2, r3
 8006610:	d90c      	bls.n	800662c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006612:	4b65      	ldr	r3, [pc, #404]	; (80067a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006614:	683a      	ldr	r2, [r7, #0]
 8006616:	b2d2      	uxtb	r2, r2
 8006618:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800661a:	4b63      	ldr	r3, [pc, #396]	; (80067a8 <HAL_RCC_ClockConfig+0x1b8>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0307 	and.w	r3, r3, #7
 8006622:	683a      	ldr	r2, [r7, #0]
 8006624:	429a      	cmp	r2, r3
 8006626:	d001      	beq.n	800662c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e0b8      	b.n	800679e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0302 	and.w	r3, r3, #2
 8006634:	2b00      	cmp	r3, #0
 8006636:	d020      	beq.n	800667a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0304 	and.w	r3, r3, #4
 8006640:	2b00      	cmp	r3, #0
 8006642:	d005      	beq.n	8006650 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006644:	4b59      	ldr	r3, [pc, #356]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	4a58      	ldr	r2, [pc, #352]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 800664a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800664e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0308 	and.w	r3, r3, #8
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800665c:	4b53      	ldr	r3, [pc, #332]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	4a52      	ldr	r2, [pc, #328]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006662:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006666:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006668:	4b50      	ldr	r3, [pc, #320]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	494d      	ldr	r1, [pc, #308]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006676:	4313      	orrs	r3, r2
 8006678:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	d044      	beq.n	8006710 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	2b01      	cmp	r3, #1
 800668c:	d107      	bne.n	800669e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800668e:	4b47      	ldr	r3, [pc, #284]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d119      	bne.n	80066ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e07f      	b.n	800679e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d003      	beq.n	80066ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066aa:	2b03      	cmp	r3, #3
 80066ac:	d107      	bne.n	80066be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066ae:	4b3f      	ldr	r3, [pc, #252]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d109      	bne.n	80066ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e06f      	b.n	800679e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066be:	4b3b      	ldr	r3, [pc, #236]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0302 	and.w	r3, r3, #2
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d101      	bne.n	80066ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e067      	b.n	800679e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066ce:	4b37      	ldr	r3, [pc, #220]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f023 0203 	bic.w	r2, r3, #3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	4934      	ldr	r1, [pc, #208]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066e0:	f7fe f8ea 	bl	80048b8 <HAL_GetTick>
 80066e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066e6:	e00a      	b.n	80066fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066e8:	f7fe f8e6 	bl	80048b8 <HAL_GetTick>
 80066ec:	4602      	mov	r2, r0
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d901      	bls.n	80066fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e04f      	b.n	800679e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066fe:	4b2b      	ldr	r3, [pc, #172]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	f003 020c 	and.w	r2, r3, #12
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	429a      	cmp	r2, r3
 800670e:	d1eb      	bne.n	80066e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006710:	4b25      	ldr	r3, [pc, #148]	; (80067a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 0307 	and.w	r3, r3, #7
 8006718:	683a      	ldr	r2, [r7, #0]
 800671a:	429a      	cmp	r2, r3
 800671c:	d20c      	bcs.n	8006738 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800671e:	4b22      	ldr	r3, [pc, #136]	; (80067a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006720:	683a      	ldr	r2, [r7, #0]
 8006722:	b2d2      	uxtb	r2, r2
 8006724:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006726:	4b20      	ldr	r3, [pc, #128]	; (80067a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0307 	and.w	r3, r3, #7
 800672e:	683a      	ldr	r2, [r7, #0]
 8006730:	429a      	cmp	r2, r3
 8006732:	d001      	beq.n	8006738 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e032      	b.n	800679e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0304 	and.w	r3, r3, #4
 8006740:	2b00      	cmp	r3, #0
 8006742:	d008      	beq.n	8006756 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006744:	4b19      	ldr	r3, [pc, #100]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	4916      	ldr	r1, [pc, #88]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006752:	4313      	orrs	r3, r2
 8006754:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0308 	and.w	r3, r3, #8
 800675e:	2b00      	cmp	r3, #0
 8006760:	d009      	beq.n	8006776 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006762:	4b12      	ldr	r3, [pc, #72]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	00db      	lsls	r3, r3, #3
 8006770:	490e      	ldr	r1, [pc, #56]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 8006772:	4313      	orrs	r3, r2
 8006774:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006776:	f000 f821 	bl	80067bc <HAL_RCC_GetSysClockFreq>
 800677a:	4602      	mov	r2, r0
 800677c:	4b0b      	ldr	r3, [pc, #44]	; (80067ac <HAL_RCC_ClockConfig+0x1bc>)
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	091b      	lsrs	r3, r3, #4
 8006782:	f003 030f 	and.w	r3, r3, #15
 8006786:	490a      	ldr	r1, [pc, #40]	; (80067b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006788:	5ccb      	ldrb	r3, [r1, r3]
 800678a:	fa22 f303 	lsr.w	r3, r2, r3
 800678e:	4a09      	ldr	r2, [pc, #36]	; (80067b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006790:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006792:	4b09      	ldr	r3, [pc, #36]	; (80067b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4618      	mov	r0, r3
 8006798:	f7fe f84a 	bl	8004830 <HAL_InitTick>

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	40023c00 	.word	0x40023c00
 80067ac:	40023800 	.word	0x40023800
 80067b0:	0800d4e4 	.word	0x0800d4e4
 80067b4:	200000b0 	.word	0x200000b0
 80067b8:	200000b4 	.word	0x200000b4

080067bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067c0:	b090      	sub	sp, #64	; 0x40
 80067c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80067c4:	2300      	movs	r3, #0
 80067c6:	637b      	str	r3, [r7, #52]	; 0x34
 80067c8:	2300      	movs	r3, #0
 80067ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067cc:	2300      	movs	r3, #0
 80067ce:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80067d0:	2300      	movs	r3, #0
 80067d2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067d4:	4b59      	ldr	r3, [pc, #356]	; (800693c <HAL_RCC_GetSysClockFreq+0x180>)
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f003 030c 	and.w	r3, r3, #12
 80067dc:	2b08      	cmp	r3, #8
 80067de:	d00d      	beq.n	80067fc <HAL_RCC_GetSysClockFreq+0x40>
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	f200 80a1 	bhi.w	8006928 <HAL_RCC_GetSysClockFreq+0x16c>
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d002      	beq.n	80067f0 <HAL_RCC_GetSysClockFreq+0x34>
 80067ea:	2b04      	cmp	r3, #4
 80067ec:	d003      	beq.n	80067f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80067ee:	e09b      	b.n	8006928 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80067f0:	4b53      	ldr	r3, [pc, #332]	; (8006940 <HAL_RCC_GetSysClockFreq+0x184>)
 80067f2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80067f4:	e09b      	b.n	800692e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067f6:	4b53      	ldr	r3, [pc, #332]	; (8006944 <HAL_RCC_GetSysClockFreq+0x188>)
 80067f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80067fa:	e098      	b.n	800692e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067fc:	4b4f      	ldr	r3, [pc, #316]	; (800693c <HAL_RCC_GetSysClockFreq+0x180>)
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006804:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006806:	4b4d      	ldr	r3, [pc, #308]	; (800693c <HAL_RCC_GetSysClockFreq+0x180>)
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d028      	beq.n	8006864 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006812:	4b4a      	ldr	r3, [pc, #296]	; (800693c <HAL_RCC_GetSysClockFreq+0x180>)
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	099b      	lsrs	r3, r3, #6
 8006818:	2200      	movs	r2, #0
 800681a:	623b      	str	r3, [r7, #32]
 800681c:	627a      	str	r2, [r7, #36]	; 0x24
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006824:	2100      	movs	r1, #0
 8006826:	4b47      	ldr	r3, [pc, #284]	; (8006944 <HAL_RCC_GetSysClockFreq+0x188>)
 8006828:	fb03 f201 	mul.w	r2, r3, r1
 800682c:	2300      	movs	r3, #0
 800682e:	fb00 f303 	mul.w	r3, r0, r3
 8006832:	4413      	add	r3, r2
 8006834:	4a43      	ldr	r2, [pc, #268]	; (8006944 <HAL_RCC_GetSysClockFreq+0x188>)
 8006836:	fba0 1202 	umull	r1, r2, r0, r2
 800683a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800683c:	460a      	mov	r2, r1
 800683e:	62ba      	str	r2, [r7, #40]	; 0x28
 8006840:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006842:	4413      	add	r3, r2
 8006844:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006848:	2200      	movs	r2, #0
 800684a:	61bb      	str	r3, [r7, #24]
 800684c:	61fa      	str	r2, [r7, #28]
 800684e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006852:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006856:	f7fa f97f 	bl	8000b58 <__aeabi_uldivmod>
 800685a:	4602      	mov	r2, r0
 800685c:	460b      	mov	r3, r1
 800685e:	4613      	mov	r3, r2
 8006860:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006862:	e053      	b.n	800690c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006864:	4b35      	ldr	r3, [pc, #212]	; (800693c <HAL_RCC_GetSysClockFreq+0x180>)
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	099b      	lsrs	r3, r3, #6
 800686a:	2200      	movs	r2, #0
 800686c:	613b      	str	r3, [r7, #16]
 800686e:	617a      	str	r2, [r7, #20]
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006876:	f04f 0b00 	mov.w	fp, #0
 800687a:	4652      	mov	r2, sl
 800687c:	465b      	mov	r3, fp
 800687e:	f04f 0000 	mov.w	r0, #0
 8006882:	f04f 0100 	mov.w	r1, #0
 8006886:	0159      	lsls	r1, r3, #5
 8006888:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800688c:	0150      	lsls	r0, r2, #5
 800688e:	4602      	mov	r2, r0
 8006890:	460b      	mov	r3, r1
 8006892:	ebb2 080a 	subs.w	r8, r2, sl
 8006896:	eb63 090b 	sbc.w	r9, r3, fp
 800689a:	f04f 0200 	mov.w	r2, #0
 800689e:	f04f 0300 	mov.w	r3, #0
 80068a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80068a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80068aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80068ae:	ebb2 0408 	subs.w	r4, r2, r8
 80068b2:	eb63 0509 	sbc.w	r5, r3, r9
 80068b6:	f04f 0200 	mov.w	r2, #0
 80068ba:	f04f 0300 	mov.w	r3, #0
 80068be:	00eb      	lsls	r3, r5, #3
 80068c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068c4:	00e2      	lsls	r2, r4, #3
 80068c6:	4614      	mov	r4, r2
 80068c8:	461d      	mov	r5, r3
 80068ca:	eb14 030a 	adds.w	r3, r4, sl
 80068ce:	603b      	str	r3, [r7, #0]
 80068d0:	eb45 030b 	adc.w	r3, r5, fp
 80068d4:	607b      	str	r3, [r7, #4]
 80068d6:	f04f 0200 	mov.w	r2, #0
 80068da:	f04f 0300 	mov.w	r3, #0
 80068de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80068e2:	4629      	mov	r1, r5
 80068e4:	028b      	lsls	r3, r1, #10
 80068e6:	4621      	mov	r1, r4
 80068e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80068ec:	4621      	mov	r1, r4
 80068ee:	028a      	lsls	r2, r1, #10
 80068f0:	4610      	mov	r0, r2
 80068f2:	4619      	mov	r1, r3
 80068f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068f6:	2200      	movs	r2, #0
 80068f8:	60bb      	str	r3, [r7, #8]
 80068fa:	60fa      	str	r2, [r7, #12]
 80068fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006900:	f7fa f92a 	bl	8000b58 <__aeabi_uldivmod>
 8006904:	4602      	mov	r2, r0
 8006906:	460b      	mov	r3, r1
 8006908:	4613      	mov	r3, r2
 800690a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800690c:	4b0b      	ldr	r3, [pc, #44]	; (800693c <HAL_RCC_GetSysClockFreq+0x180>)
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	0c1b      	lsrs	r3, r3, #16
 8006912:	f003 0303 	and.w	r3, r3, #3
 8006916:	3301      	adds	r3, #1
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800691c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800691e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006920:	fbb2 f3f3 	udiv	r3, r2, r3
 8006924:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006926:	e002      	b.n	800692e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006928:	4b05      	ldr	r3, [pc, #20]	; (8006940 <HAL_RCC_GetSysClockFreq+0x184>)
 800692a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800692c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800692e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006930:	4618      	mov	r0, r3
 8006932:	3740      	adds	r7, #64	; 0x40
 8006934:	46bd      	mov	sp, r7
 8006936:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800693a:	bf00      	nop
 800693c:	40023800 	.word	0x40023800
 8006940:	00f42400 	.word	0x00f42400
 8006944:	017d7840 	.word	0x017d7840

08006948 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006948:	b480      	push	{r7}
 800694a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800694c:	4b03      	ldr	r3, [pc, #12]	; (800695c <HAL_RCC_GetHCLKFreq+0x14>)
 800694e:	681b      	ldr	r3, [r3, #0]
}
 8006950:	4618      	mov	r0, r3
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	200000b0 	.word	0x200000b0

08006960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006964:	f7ff fff0 	bl	8006948 <HAL_RCC_GetHCLKFreq>
 8006968:	4602      	mov	r2, r0
 800696a:	4b05      	ldr	r3, [pc, #20]	; (8006980 <HAL_RCC_GetPCLK1Freq+0x20>)
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	0a9b      	lsrs	r3, r3, #10
 8006970:	f003 0307 	and.w	r3, r3, #7
 8006974:	4903      	ldr	r1, [pc, #12]	; (8006984 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006976:	5ccb      	ldrb	r3, [r1, r3]
 8006978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800697c:	4618      	mov	r0, r3
 800697e:	bd80      	pop	{r7, pc}
 8006980:	40023800 	.word	0x40023800
 8006984:	0800d4f4 	.word	0x0800d4f4

08006988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800698c:	f7ff ffdc 	bl	8006948 <HAL_RCC_GetHCLKFreq>
 8006990:	4602      	mov	r2, r0
 8006992:	4b05      	ldr	r3, [pc, #20]	; (80069a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	0b5b      	lsrs	r3, r3, #13
 8006998:	f003 0307 	and.w	r3, r3, #7
 800699c:	4903      	ldr	r1, [pc, #12]	; (80069ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800699e:	5ccb      	ldrb	r3, [r1, r3]
 80069a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	40023800 	.word	0x40023800
 80069ac:	0800d4f4 	.word	0x0800d4f4

080069b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b082      	sub	sp, #8
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d101      	bne.n	80069c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e041      	b.n	8006a46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d106      	bne.n	80069dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7fb fd22 	bl	8002420 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2202      	movs	r2, #2
 80069e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	3304      	adds	r3, #4
 80069ec:	4619      	mov	r1, r3
 80069ee:	4610      	mov	r0, r2
 80069f0:	f000 fe24 	bl	800763c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3708      	adds	r7, #8
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
	...

08006a50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d001      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e044      	b.n	8006af2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0201 	orr.w	r2, r2, #1
 8006a7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a1e      	ldr	r2, [pc, #120]	; (8006b00 <HAL_TIM_Base_Start_IT+0xb0>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d018      	beq.n	8006abc <HAL_TIM_Base_Start_IT+0x6c>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a92:	d013      	beq.n	8006abc <HAL_TIM_Base_Start_IT+0x6c>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a1a      	ldr	r2, [pc, #104]	; (8006b04 <HAL_TIM_Base_Start_IT+0xb4>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d00e      	beq.n	8006abc <HAL_TIM_Base_Start_IT+0x6c>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a19      	ldr	r2, [pc, #100]	; (8006b08 <HAL_TIM_Base_Start_IT+0xb8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d009      	beq.n	8006abc <HAL_TIM_Base_Start_IT+0x6c>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a17      	ldr	r2, [pc, #92]	; (8006b0c <HAL_TIM_Base_Start_IT+0xbc>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d004      	beq.n	8006abc <HAL_TIM_Base_Start_IT+0x6c>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a16      	ldr	r2, [pc, #88]	; (8006b10 <HAL_TIM_Base_Start_IT+0xc0>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d111      	bne.n	8006ae0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2b06      	cmp	r3, #6
 8006acc:	d010      	beq.n	8006af0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f042 0201 	orr.w	r2, r2, #1
 8006adc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ade:	e007      	b.n	8006af0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f042 0201 	orr.w	r2, r2, #1
 8006aee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	40010000 	.word	0x40010000
 8006b04:	40000400 	.word	0x40000400
 8006b08:	40000800 	.word	0x40000800
 8006b0c:	40000c00 	.word	0x40000c00
 8006b10:	40014000 	.word	0x40014000

08006b14 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68da      	ldr	r2, [r3, #12]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f022 0201 	bic.w	r2, r2, #1
 8006b2a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6a1a      	ldr	r2, [r3, #32]
 8006b32:	f241 1311 	movw	r3, #4369	; 0x1111
 8006b36:	4013      	ands	r3, r2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d10f      	bne.n	8006b5c <HAL_TIM_Base_Stop_IT+0x48>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6a1a      	ldr	r2, [r3, #32]
 8006b42:	f240 4344 	movw	r3, #1092	; 0x444
 8006b46:	4013      	ands	r3, r2
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d107      	bne.n	8006b5c <HAL_TIM_Base_Stop_IT+0x48>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 0201 	bic.w	r2, r2, #1
 8006b5a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	370c      	adds	r7, #12
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr

08006b72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b082      	sub	sp, #8
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d101      	bne.n	8006b84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e041      	b.n	8006c08 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d106      	bne.n	8006b9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f839 	bl	8006c10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2202      	movs	r2, #2
 8006ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	3304      	adds	r3, #4
 8006bae:	4619      	mov	r1, r3
 8006bb0:	4610      	mov	r0, r2
 8006bb2:	f000 fd43 	bl	800763c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2201      	movs	r2, #1
 8006bba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2201      	movs	r2, #1
 8006bea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3708      	adds	r7, #8
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b083      	sub	sp, #12
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006c18:	bf00      	nop
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d109      	bne.n	8006c48 <HAL_TIM_PWM_Start+0x24>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	bf14      	ite	ne
 8006c40:	2301      	movne	r3, #1
 8006c42:	2300      	moveq	r3, #0
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	e022      	b.n	8006c8e <HAL_TIM_PWM_Start+0x6a>
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	2b04      	cmp	r3, #4
 8006c4c:	d109      	bne.n	8006c62 <HAL_TIM_PWM_Start+0x3e>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	bf14      	ite	ne
 8006c5a:	2301      	movne	r3, #1
 8006c5c:	2300      	moveq	r3, #0
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	e015      	b.n	8006c8e <HAL_TIM_PWM_Start+0x6a>
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	d109      	bne.n	8006c7c <HAL_TIM_PWM_Start+0x58>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	bf14      	ite	ne
 8006c74:	2301      	movne	r3, #1
 8006c76:	2300      	moveq	r3, #0
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	e008      	b.n	8006c8e <HAL_TIM_PWM_Start+0x6a>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	bf14      	ite	ne
 8006c88:	2301      	movne	r3, #1
 8006c8a:	2300      	moveq	r3, #0
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d001      	beq.n	8006c96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e068      	b.n	8006d68 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d104      	bne.n	8006ca6 <HAL_TIM_PWM_Start+0x82>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ca4:	e013      	b.n	8006cce <HAL_TIM_PWM_Start+0xaa>
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	2b04      	cmp	r3, #4
 8006caa:	d104      	bne.n	8006cb6 <HAL_TIM_PWM_Start+0x92>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2202      	movs	r2, #2
 8006cb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cb4:	e00b      	b.n	8006cce <HAL_TIM_PWM_Start+0xaa>
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b08      	cmp	r3, #8
 8006cba:	d104      	bne.n	8006cc6 <HAL_TIM_PWM_Start+0xa2>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cc4:	e003      	b.n	8006cce <HAL_TIM_PWM_Start+0xaa>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2202      	movs	r2, #2
 8006cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	6839      	ldr	r1, [r7, #0]
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f000 ff56 	bl	8007b88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a23      	ldr	r2, [pc, #140]	; (8006d70 <HAL_TIM_PWM_Start+0x14c>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d107      	bne.n	8006cf6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006cf4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a1d      	ldr	r2, [pc, #116]	; (8006d70 <HAL_TIM_PWM_Start+0x14c>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d018      	beq.n	8006d32 <HAL_TIM_PWM_Start+0x10e>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d08:	d013      	beq.n	8006d32 <HAL_TIM_PWM_Start+0x10e>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a19      	ldr	r2, [pc, #100]	; (8006d74 <HAL_TIM_PWM_Start+0x150>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d00e      	beq.n	8006d32 <HAL_TIM_PWM_Start+0x10e>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a17      	ldr	r2, [pc, #92]	; (8006d78 <HAL_TIM_PWM_Start+0x154>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d009      	beq.n	8006d32 <HAL_TIM_PWM_Start+0x10e>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a16      	ldr	r2, [pc, #88]	; (8006d7c <HAL_TIM_PWM_Start+0x158>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d004      	beq.n	8006d32 <HAL_TIM_PWM_Start+0x10e>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a14      	ldr	r2, [pc, #80]	; (8006d80 <HAL_TIM_PWM_Start+0x15c>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d111      	bne.n	8006d56 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	f003 0307 	and.w	r3, r3, #7
 8006d3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2b06      	cmp	r3, #6
 8006d42:	d010      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f042 0201 	orr.w	r2, r2, #1
 8006d52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d54:	e007      	b.n	8006d66 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f042 0201 	orr.w	r2, r2, #1
 8006d64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3710      	adds	r7, #16
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	40010000 	.word	0x40010000
 8006d74:	40000400 	.word	0x40000400
 8006d78:	40000800 	.word	0x40000800
 8006d7c:	40000c00 	.word	0x40000c00
 8006d80:	40014000 	.word	0x40014000

08006d84 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2200      	movs	r2, #0
 8006d94:	6839      	ldr	r1, [r7, #0]
 8006d96:	4618      	mov	r0, r3
 8006d98:	f000 fef6 	bl	8007b88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a29      	ldr	r2, [pc, #164]	; (8006e48 <HAL_TIM_PWM_Stop+0xc4>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d117      	bne.n	8006dd6 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	6a1a      	ldr	r2, [r3, #32]
 8006dac:	f241 1311 	movw	r3, #4369	; 0x1111
 8006db0:	4013      	ands	r3, r2
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10f      	bne.n	8006dd6 <HAL_TIM_PWM_Stop+0x52>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	6a1a      	ldr	r2, [r3, #32]
 8006dbc:	f240 4344 	movw	r3, #1092	; 0x444
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d107      	bne.n	8006dd6 <HAL_TIM_PWM_Stop+0x52>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006dd4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6a1a      	ldr	r2, [r3, #32]
 8006ddc:	f241 1311 	movw	r3, #4369	; 0x1111
 8006de0:	4013      	ands	r3, r2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10f      	bne.n	8006e06 <HAL_TIM_PWM_Stop+0x82>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6a1a      	ldr	r2, [r3, #32]
 8006dec:	f240 4344 	movw	r3, #1092	; 0x444
 8006df0:	4013      	ands	r3, r2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d107      	bne.n	8006e06 <HAL_TIM_PWM_Stop+0x82>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0201 	bic.w	r2, r2, #1
 8006e04:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d104      	bne.n	8006e16 <HAL_TIM_PWM_Stop+0x92>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e14:	e013      	b.n	8006e3e <HAL_TIM_PWM_Stop+0xba>
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d104      	bne.n	8006e26 <HAL_TIM_PWM_Stop+0xa2>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e24:	e00b      	b.n	8006e3e <HAL_TIM_PWM_Stop+0xba>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b08      	cmp	r3, #8
 8006e2a:	d104      	bne.n	8006e36 <HAL_TIM_PWM_Stop+0xb2>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e34:	e003      	b.n	8006e3e <HAL_TIM_PWM_Stop+0xba>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3708      	adds	r7, #8
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	40010000 	.word	0x40010000

08006e4c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e097      	b.n	8006f90 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d106      	bne.n	8006e7a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7fb fb37 	bl	80024e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	6812      	ldr	r2, [r2, #0]
 8006e8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e90:	f023 0307 	bic.w	r3, r3, #7
 8006e94:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	3304      	adds	r3, #4
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4610      	mov	r0, r2
 8006ea2:	f000 fbcb 	bl	800763c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ece:	f023 0303 	bic.w	r3, r3, #3
 8006ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	021b      	lsls	r3, r3, #8
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006eec:	f023 030c 	bic.w	r3, r3, #12
 8006ef0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ef8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006efc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	68da      	ldr	r2, [r3, #12]
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	69db      	ldr	r3, [r3, #28]
 8006f06:	021b      	lsls	r3, r3, #8
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	011a      	lsls	r2, r3, #4
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	6a1b      	ldr	r3, [r3, #32]
 8006f1a:	031b      	lsls	r3, r3, #12
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	693a      	ldr	r2, [r7, #16]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006f2a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006f32:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	685a      	ldr	r2, [r3, #4]
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	011b      	lsls	r3, r3, #4
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2201      	movs	r2, #1
 8006f72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3718      	adds	r7, #24
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}

08006f98 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fa8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006fb0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006fb8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006fc0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d110      	bne.n	8006fea <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d102      	bne.n	8006fd4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006fce:	7b7b      	ldrb	r3, [r7, #13]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d001      	beq.n	8006fd8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e069      	b.n	80070ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fe8:	e031      	b.n	800704e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2b04      	cmp	r3, #4
 8006fee:	d110      	bne.n	8007012 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ff0:	7bbb      	ldrb	r3, [r7, #14]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d102      	bne.n	8006ffc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ff6:	7b3b      	ldrb	r3, [r7, #12]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d001      	beq.n	8007000 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e055      	b.n	80070ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2202      	movs	r2, #2
 8007004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007010:	e01d      	b.n	800704e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007012:	7bfb      	ldrb	r3, [r7, #15]
 8007014:	2b01      	cmp	r3, #1
 8007016:	d108      	bne.n	800702a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007018:	7bbb      	ldrb	r3, [r7, #14]
 800701a:	2b01      	cmp	r3, #1
 800701c:	d105      	bne.n	800702a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800701e:	7b7b      	ldrb	r3, [r7, #13]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d102      	bne.n	800702a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007024:	7b3b      	ldrb	r3, [r7, #12]
 8007026:	2b01      	cmp	r3, #1
 8007028:	d001      	beq.n	800702e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e03e      	b.n	80070ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2202      	movs	r2, #2
 8007032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2202      	movs	r2, #2
 800703a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2202      	movs	r2, #2
 8007042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2202      	movs	r2, #2
 800704a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d003      	beq.n	800705c <HAL_TIM_Encoder_Start+0xc4>
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b04      	cmp	r3, #4
 8007058:	d008      	beq.n	800706c <HAL_TIM_Encoder_Start+0xd4>
 800705a:	e00f      	b.n	800707c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2201      	movs	r2, #1
 8007062:	2100      	movs	r1, #0
 8007064:	4618      	mov	r0, r3
 8007066:	f000 fd8f 	bl	8007b88 <TIM_CCxChannelCmd>
      break;
 800706a:	e016      	b.n	800709a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2201      	movs	r2, #1
 8007072:	2104      	movs	r1, #4
 8007074:	4618      	mov	r0, r3
 8007076:	f000 fd87 	bl	8007b88 <TIM_CCxChannelCmd>
      break;
 800707a:	e00e      	b.n	800709a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2201      	movs	r2, #1
 8007082:	2100      	movs	r1, #0
 8007084:	4618      	mov	r0, r3
 8007086:	f000 fd7f 	bl	8007b88 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2201      	movs	r2, #1
 8007090:	2104      	movs	r1, #4
 8007092:	4618      	mov	r0, r3
 8007094:	f000 fd78 	bl	8007b88 <TIM_CCxChannelCmd>
      break;
 8007098:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f042 0201 	orr.w	r2, r2, #1
 80070a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	691b      	ldr	r3, [r3, #16]
 80070c2:	f003 0302 	and.w	r3, r3, #2
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d122      	bne.n	8007110 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	f003 0302 	and.w	r3, r3, #2
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d11b      	bne.n	8007110 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f06f 0202 	mvn.w	r2, #2
 80070e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	699b      	ldr	r3, [r3, #24]
 80070ee:	f003 0303 	and.w	r3, r3, #3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d003      	beq.n	80070fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 fa81 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 80070fc:	e005      	b.n	800710a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 fa73 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 fa84 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f003 0304 	and.w	r3, r3, #4
 800711a:	2b04      	cmp	r3, #4
 800711c:	d122      	bne.n	8007164 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	f003 0304 	and.w	r3, r3, #4
 8007128:	2b04      	cmp	r3, #4
 800712a:	d11b      	bne.n	8007164 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f06f 0204 	mvn.w	r2, #4
 8007134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2202      	movs	r2, #2
 800713a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007146:	2b00      	cmp	r3, #0
 8007148:	d003      	beq.n	8007152 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 fa57 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 8007150:	e005      	b.n	800715e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 fa49 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 fa5a 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	f003 0308 	and.w	r3, r3, #8
 800716e:	2b08      	cmp	r3, #8
 8007170:	d122      	bne.n	80071b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	f003 0308 	and.w	r3, r3, #8
 800717c:	2b08      	cmp	r3, #8
 800717e:	d11b      	bne.n	80071b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f06f 0208 	mvn.w	r2, #8
 8007188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2204      	movs	r2, #4
 800718e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	69db      	ldr	r3, [r3, #28]
 8007196:	f003 0303 	and.w	r3, r3, #3
 800719a:	2b00      	cmp	r3, #0
 800719c:	d003      	beq.n	80071a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 fa2d 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 80071a4:	e005      	b.n	80071b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fa1f 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fa30 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	f003 0310 	and.w	r3, r3, #16
 80071c2:	2b10      	cmp	r3, #16
 80071c4:	d122      	bne.n	800720c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	f003 0310 	and.w	r3, r3, #16
 80071d0:	2b10      	cmp	r3, #16
 80071d2:	d11b      	bne.n	800720c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f06f 0210 	mvn.w	r2, #16
 80071dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2208      	movs	r2, #8
 80071e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	69db      	ldr	r3, [r3, #28]
 80071ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d003      	beq.n	80071fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 fa03 	bl	80075fe <HAL_TIM_IC_CaptureCallback>
 80071f8:	e005      	b.n	8007206 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 f9f5 	bl	80075ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 fa06 	bl	8007612 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b01      	cmp	r3, #1
 8007218:	d10e      	bne.n	8007238 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	f003 0301 	and.w	r3, r3, #1
 8007224:	2b01      	cmp	r3, #1
 8007226:	d107      	bne.n	8007238 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f06f 0201 	mvn.w	r2, #1
 8007230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 f9cf 	bl	80075d6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007242:	2b80      	cmp	r3, #128	; 0x80
 8007244:	d10e      	bne.n	8007264 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007250:	2b80      	cmp	r3, #128	; 0x80
 8007252:	d107      	bne.n	8007264 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800725c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 fd82 	bl	8007d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800726e:	2b40      	cmp	r3, #64	; 0x40
 8007270:	d10e      	bne.n	8007290 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800727c:	2b40      	cmp	r3, #64	; 0x40
 800727e:	d107      	bne.n	8007290 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f9cb 	bl	8007626 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	f003 0320 	and.w	r3, r3, #32
 800729a:	2b20      	cmp	r3, #32
 800729c:	d10e      	bne.n	80072bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f003 0320 	and.w	r3, r3, #32
 80072a8:	2b20      	cmp	r3, #32
 80072aa:	d107      	bne.n	80072bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f06f 0220 	mvn.w	r2, #32
 80072b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 fd4c 	bl	8007d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072bc:	bf00      	nop
 80072be:	3708      	adds	r7, #8
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b086      	sub	sp, #24
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072d0:	2300      	movs	r3, #0
 80072d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d101      	bne.n	80072e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80072de:	2302      	movs	r3, #2
 80072e0:	e0ae      	b.n	8007440 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b0c      	cmp	r3, #12
 80072ee:	f200 809f 	bhi.w	8007430 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80072f2:	a201      	add	r2, pc, #4	; (adr r2, 80072f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80072f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f8:	0800732d 	.word	0x0800732d
 80072fc:	08007431 	.word	0x08007431
 8007300:	08007431 	.word	0x08007431
 8007304:	08007431 	.word	0x08007431
 8007308:	0800736d 	.word	0x0800736d
 800730c:	08007431 	.word	0x08007431
 8007310:	08007431 	.word	0x08007431
 8007314:	08007431 	.word	0x08007431
 8007318:	080073af 	.word	0x080073af
 800731c:	08007431 	.word	0x08007431
 8007320:	08007431 	.word	0x08007431
 8007324:	08007431 	.word	0x08007431
 8007328:	080073ef 	.word	0x080073ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68b9      	ldr	r1, [r7, #8]
 8007332:	4618      	mov	r0, r3
 8007334:	f000 fa02 	bl	800773c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699a      	ldr	r2, [r3, #24]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f042 0208 	orr.w	r2, r2, #8
 8007346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	699a      	ldr	r2, [r3, #24]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f022 0204 	bic.w	r2, r2, #4
 8007356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	6999      	ldr	r1, [r3, #24]
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	691a      	ldr	r2, [r3, #16]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	619a      	str	r2, [r3, #24]
      break;
 800736a:	e064      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68b9      	ldr	r1, [r7, #8]
 8007372:	4618      	mov	r0, r3
 8007374:	f000 fa48 	bl	8007808 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	699a      	ldr	r2, [r3, #24]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007386:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	699a      	ldr	r2, [r3, #24]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007396:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6999      	ldr	r1, [r3, #24]
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	021a      	lsls	r2, r3, #8
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	430a      	orrs	r2, r1
 80073aa:	619a      	str	r2, [r3, #24]
      break;
 80073ac:	e043      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68b9      	ldr	r1, [r7, #8]
 80073b4:	4618      	mov	r0, r3
 80073b6:	f000 fa93 	bl	80078e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	69da      	ldr	r2, [r3, #28]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f042 0208 	orr.w	r2, r2, #8
 80073c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	69da      	ldr	r2, [r3, #28]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f022 0204 	bic.w	r2, r2, #4
 80073d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	69d9      	ldr	r1, [r3, #28]
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	691a      	ldr	r2, [r3, #16]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	430a      	orrs	r2, r1
 80073ea:	61da      	str	r2, [r3, #28]
      break;
 80073ec:	e023      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68b9      	ldr	r1, [r7, #8]
 80073f4:	4618      	mov	r0, r3
 80073f6:	f000 fadd 	bl	80079b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	69da      	ldr	r2, [r3, #28]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007408:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69da      	ldr	r2, [r3, #28]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007418:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	69d9      	ldr	r1, [r3, #28]
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	021a      	lsls	r2, r3, #8
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	430a      	orrs	r2, r1
 800742c:	61da      	str	r2, [r3, #28]
      break;
 800742e:	e002      	b.n	8007436 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	75fb      	strb	r3, [r7, #23]
      break;
 8007434:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800743e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3718      	adds	r7, #24
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800745c:	2b01      	cmp	r3, #1
 800745e:	d101      	bne.n	8007464 <HAL_TIM_ConfigClockSource+0x1c>
 8007460:	2302      	movs	r3, #2
 8007462:	e0b4      	b.n	80075ce <HAL_TIM_ConfigClockSource+0x186>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2202      	movs	r2, #2
 8007470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800748a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800749c:	d03e      	beq.n	800751c <HAL_TIM_ConfigClockSource+0xd4>
 800749e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074a2:	f200 8087 	bhi.w	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074aa:	f000 8086 	beq.w	80075ba <HAL_TIM_ConfigClockSource+0x172>
 80074ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074b2:	d87f      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074b4:	2b70      	cmp	r3, #112	; 0x70
 80074b6:	d01a      	beq.n	80074ee <HAL_TIM_ConfigClockSource+0xa6>
 80074b8:	2b70      	cmp	r3, #112	; 0x70
 80074ba:	d87b      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074bc:	2b60      	cmp	r3, #96	; 0x60
 80074be:	d050      	beq.n	8007562 <HAL_TIM_ConfigClockSource+0x11a>
 80074c0:	2b60      	cmp	r3, #96	; 0x60
 80074c2:	d877      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074c4:	2b50      	cmp	r3, #80	; 0x50
 80074c6:	d03c      	beq.n	8007542 <HAL_TIM_ConfigClockSource+0xfa>
 80074c8:	2b50      	cmp	r3, #80	; 0x50
 80074ca:	d873      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074cc:	2b40      	cmp	r3, #64	; 0x40
 80074ce:	d058      	beq.n	8007582 <HAL_TIM_ConfigClockSource+0x13a>
 80074d0:	2b40      	cmp	r3, #64	; 0x40
 80074d2:	d86f      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074d4:	2b30      	cmp	r3, #48	; 0x30
 80074d6:	d064      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074d8:	2b30      	cmp	r3, #48	; 0x30
 80074da:	d86b      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074dc:	2b20      	cmp	r3, #32
 80074de:	d060      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074e0:	2b20      	cmp	r3, #32
 80074e2:	d867      	bhi.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d05c      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074e8:	2b10      	cmp	r3, #16
 80074ea:	d05a      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x15a>
 80074ec:	e062      	b.n	80075b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6818      	ldr	r0, [r3, #0]
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	6899      	ldr	r1, [r3, #8]
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	685a      	ldr	r2, [r3, #4]
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	f000 fb23 	bl	8007b48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007510:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	609a      	str	r2, [r3, #8]
      break;
 800751a:	e04f      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6818      	ldr	r0, [r3, #0]
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	6899      	ldr	r1, [r3, #8]
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	685a      	ldr	r2, [r3, #4]
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	f000 fb0c 	bl	8007b48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	689a      	ldr	r2, [r3, #8]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800753e:	609a      	str	r2, [r3, #8]
      break;
 8007540:	e03c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6818      	ldr	r0, [r3, #0]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	6859      	ldr	r1, [r3, #4]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	461a      	mov	r2, r3
 8007550:	f000 fa80 	bl	8007a54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2150      	movs	r1, #80	; 0x50
 800755a:	4618      	mov	r0, r3
 800755c:	f000 fad9 	bl	8007b12 <TIM_ITRx_SetConfig>
      break;
 8007560:	e02c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6818      	ldr	r0, [r3, #0]
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	6859      	ldr	r1, [r3, #4]
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	461a      	mov	r2, r3
 8007570:	f000 fa9f 	bl	8007ab2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2160      	movs	r1, #96	; 0x60
 800757a:	4618      	mov	r0, r3
 800757c:	f000 fac9 	bl	8007b12 <TIM_ITRx_SetConfig>
      break;
 8007580:	e01c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6818      	ldr	r0, [r3, #0]
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	6859      	ldr	r1, [r3, #4]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	461a      	mov	r2, r3
 8007590:	f000 fa60 	bl	8007a54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2140      	movs	r1, #64	; 0x40
 800759a:	4618      	mov	r0, r3
 800759c:	f000 fab9 	bl	8007b12 <TIM_ITRx_SetConfig>
      break;
 80075a0:	e00c      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4619      	mov	r1, r3
 80075ac:	4610      	mov	r0, r2
 80075ae:	f000 fab0 	bl	8007b12 <TIM_ITRx_SetConfig>
      break;
 80075b2:	e003      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	73fb      	strb	r3, [r7, #15]
      break;
 80075b8:	e000      	b.n	80075bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80075ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80075cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b083      	sub	sp, #12
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80075de:	bf00      	nop
 80075e0:	370c      	adds	r7, #12
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr

080075ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075ea:	b480      	push	{r7}
 80075ec:	b083      	sub	sp, #12
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80075f2:	bf00      	nop
 80075f4:	370c      	adds	r7, #12
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr

080075fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80075fe:	b480      	push	{r7}
 8007600:	b083      	sub	sp, #12
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800761a:	bf00      	nop
 800761c:	370c      	adds	r7, #12
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007626:	b480      	push	{r7}
 8007628:	b083      	sub	sp, #12
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800762e:	bf00      	nop
 8007630:	370c      	adds	r7, #12
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
	...

0800763c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800763c:	b480      	push	{r7}
 800763e:	b085      	sub	sp, #20
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a34      	ldr	r2, [pc, #208]	; (8007720 <TIM_Base_SetConfig+0xe4>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d00f      	beq.n	8007674 <TIM_Base_SetConfig+0x38>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800765a:	d00b      	beq.n	8007674 <TIM_Base_SetConfig+0x38>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a31      	ldr	r2, [pc, #196]	; (8007724 <TIM_Base_SetConfig+0xe8>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d007      	beq.n	8007674 <TIM_Base_SetConfig+0x38>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a30      	ldr	r2, [pc, #192]	; (8007728 <TIM_Base_SetConfig+0xec>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d003      	beq.n	8007674 <TIM_Base_SetConfig+0x38>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a2f      	ldr	r2, [pc, #188]	; (800772c <TIM_Base_SetConfig+0xf0>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d108      	bne.n	8007686 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800767a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	4313      	orrs	r3, r2
 8007684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a25      	ldr	r2, [pc, #148]	; (8007720 <TIM_Base_SetConfig+0xe4>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d01b      	beq.n	80076c6 <TIM_Base_SetConfig+0x8a>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007694:	d017      	beq.n	80076c6 <TIM_Base_SetConfig+0x8a>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a22      	ldr	r2, [pc, #136]	; (8007724 <TIM_Base_SetConfig+0xe8>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d013      	beq.n	80076c6 <TIM_Base_SetConfig+0x8a>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a21      	ldr	r2, [pc, #132]	; (8007728 <TIM_Base_SetConfig+0xec>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d00f      	beq.n	80076c6 <TIM_Base_SetConfig+0x8a>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a20      	ldr	r2, [pc, #128]	; (800772c <TIM_Base_SetConfig+0xf0>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d00b      	beq.n	80076c6 <TIM_Base_SetConfig+0x8a>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a1f      	ldr	r2, [pc, #124]	; (8007730 <TIM_Base_SetConfig+0xf4>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d007      	beq.n	80076c6 <TIM_Base_SetConfig+0x8a>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a1e      	ldr	r2, [pc, #120]	; (8007734 <TIM_Base_SetConfig+0xf8>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d003      	beq.n	80076c6 <TIM_Base_SetConfig+0x8a>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a1d      	ldr	r2, [pc, #116]	; (8007738 <TIM_Base_SetConfig+0xfc>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d108      	bne.n	80076d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	68fa      	ldr	r2, [r7, #12]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	695b      	ldr	r3, [r3, #20]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	689a      	ldr	r2, [r3, #8]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a08      	ldr	r2, [pc, #32]	; (8007720 <TIM_Base_SetConfig+0xe4>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d103      	bne.n	800770c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	691a      	ldr	r2, [r3, #16]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	615a      	str	r2, [r3, #20]
}
 8007712:	bf00      	nop
 8007714:	3714      	adds	r7, #20
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	40010000 	.word	0x40010000
 8007724:	40000400 	.word	0x40000400
 8007728:	40000800 	.word	0x40000800
 800772c:	40000c00 	.word	0x40000c00
 8007730:	40014000 	.word	0x40014000
 8007734:	40014400 	.word	0x40014400
 8007738:	40014800 	.word	0x40014800

0800773c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800773c:	b480      	push	{r7}
 800773e:	b087      	sub	sp, #28
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a1b      	ldr	r3, [r3, #32]
 800774a:	f023 0201 	bic.w	r2, r3, #1
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6a1b      	ldr	r3, [r3, #32]
 8007756:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800776a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f023 0303 	bic.w	r3, r3, #3
 8007772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	4313      	orrs	r3, r2
 800777c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	f023 0302 	bic.w	r3, r3, #2
 8007784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	697a      	ldr	r2, [r7, #20]
 800778c:	4313      	orrs	r3, r2
 800778e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a1c      	ldr	r2, [pc, #112]	; (8007804 <TIM_OC1_SetConfig+0xc8>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d10c      	bne.n	80077b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f023 0308 	bic.w	r3, r3, #8
 800779e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	f023 0304 	bic.w	r3, r3, #4
 80077b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a13      	ldr	r2, [pc, #76]	; (8007804 <TIM_OC1_SetConfig+0xc8>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d111      	bne.n	80077de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80077c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	693a      	ldr	r2, [r7, #16]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	699b      	ldr	r3, [r3, #24]
 80077d8:	693a      	ldr	r2, [r7, #16]
 80077da:	4313      	orrs	r3, r2
 80077dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	685a      	ldr	r2, [r3, #4]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	621a      	str	r2, [r3, #32]
}
 80077f8:	bf00      	nop
 80077fa:	371c      	adds	r7, #28
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr
 8007804:	40010000 	.word	0x40010000

08007808 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007808:	b480      	push	{r7}
 800780a:	b087      	sub	sp, #28
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a1b      	ldr	r3, [r3, #32]
 8007816:	f023 0210 	bic.w	r2, r3, #16
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a1b      	ldr	r3, [r3, #32]
 8007822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800783e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	021b      	lsls	r3, r3, #8
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	4313      	orrs	r3, r2
 800784a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f023 0320 	bic.w	r3, r3, #32
 8007852:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	011b      	lsls	r3, r3, #4
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	4313      	orrs	r3, r2
 800785e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a1e      	ldr	r2, [pc, #120]	; (80078dc <TIM_OC2_SetConfig+0xd4>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d10d      	bne.n	8007884 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800786e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	011b      	lsls	r3, r3, #4
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	4313      	orrs	r3, r2
 800787a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007882:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a15      	ldr	r2, [pc, #84]	; (80078dc <TIM_OC2_SetConfig+0xd4>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d113      	bne.n	80078b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007892:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800789a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	695b      	ldr	r3, [r3, #20]
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	693a      	ldr	r2, [r7, #16]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	693a      	ldr	r2, [r7, #16]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	697a      	ldr	r2, [r7, #20]
 80078cc:	621a      	str	r2, [r3, #32]
}
 80078ce:	bf00      	nop
 80078d0:	371c      	adds	r7, #28
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40010000 	.word	0x40010000

080078e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b087      	sub	sp, #28
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a1b      	ldr	r3, [r3, #32]
 80078ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a1b      	ldr	r3, [r3, #32]
 80078fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	69db      	ldr	r3, [r3, #28]
 8007906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800790e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f023 0303 	bic.w	r3, r3, #3
 8007916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	4313      	orrs	r3, r2
 8007920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007928:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	021b      	lsls	r3, r3, #8
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	4313      	orrs	r3, r2
 8007934:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a1d      	ldr	r2, [pc, #116]	; (80079b0 <TIM_OC3_SetConfig+0xd0>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d10d      	bne.n	800795a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007944:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	021b      	lsls	r3, r3, #8
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	4313      	orrs	r3, r2
 8007950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a14      	ldr	r2, [pc, #80]	; (80079b0 <TIM_OC3_SetConfig+0xd0>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d113      	bne.n	800798a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	011b      	lsls	r3, r3, #4
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	4313      	orrs	r3, r2
 800797c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	011b      	lsls	r3, r3, #4
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	4313      	orrs	r3, r2
 8007988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	693a      	ldr	r2, [r7, #16]
 800798e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	685a      	ldr	r2, [r3, #4]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	697a      	ldr	r2, [r7, #20]
 80079a2:	621a      	str	r2, [r3, #32]
}
 80079a4:	bf00      	nop
 80079a6:	371c      	adds	r7, #28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr
 80079b0:	40010000 	.word	0x40010000

080079b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	69db      	ldr	r3, [r3, #28]
 80079da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	021b      	lsls	r3, r3, #8
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	031b      	lsls	r3, r3, #12
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a10      	ldr	r2, [pc, #64]	; (8007a50 <TIM_OC4_SetConfig+0x9c>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d109      	bne.n	8007a28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	019b      	lsls	r3, r3, #6
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	685a      	ldr	r2, [r3, #4]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	621a      	str	r2, [r3, #32]
}
 8007a42:	bf00      	nop
 8007a44:	371c      	adds	r7, #28
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	40010000 	.word	0x40010000

08007a54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b087      	sub	sp, #28
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6a1b      	ldr	r3, [r3, #32]
 8007a64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	f023 0201 	bic.w	r2, r3, #1
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	699b      	ldr	r3, [r3, #24]
 8007a76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	011b      	lsls	r3, r3, #4
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	f023 030a 	bic.w	r3, r3, #10
 8007a90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	697a      	ldr	r2, [r7, #20]
 8007aa4:	621a      	str	r2, [r3, #32]
}
 8007aa6:	bf00      	nop
 8007aa8:	371c      	adds	r7, #28
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr

08007ab2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b087      	sub	sp, #28
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	60f8      	str	r0, [r7, #12]
 8007aba:	60b9      	str	r1, [r7, #8]
 8007abc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	f023 0210 	bic.w	r2, r3, #16
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	699b      	ldr	r3, [r3, #24]
 8007ace:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	6a1b      	ldr	r3, [r3, #32]
 8007ad4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007adc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	031b      	lsls	r3, r3, #12
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007aee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	011b      	lsls	r3, r3, #4
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	693a      	ldr	r2, [r7, #16]
 8007b04:	621a      	str	r2, [r3, #32]
}
 8007b06:	bf00      	nop
 8007b08:	371c      	adds	r7, #28
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b085      	sub	sp, #20
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
 8007b1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b2a:	683a      	ldr	r2, [r7, #0]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	f043 0307 	orr.w	r3, r3, #7
 8007b34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	609a      	str	r2, [r3, #8]
}
 8007b3c:	bf00      	nop
 8007b3e:	3714      	adds	r7, #20
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b087      	sub	sp, #28
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	607a      	str	r2, [r7, #4]
 8007b54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	021a      	lsls	r2, r3, #8
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	431a      	orrs	r2, r3
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	697a      	ldr	r2, [r7, #20]
 8007b7a:	609a      	str	r2, [r3, #8]
}
 8007b7c:	bf00      	nop
 8007b7e:	371c      	adds	r7, #28
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b087      	sub	sp, #28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f003 031f 	and.w	r3, r3, #31
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6a1a      	ldr	r2, [r3, #32]
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	43db      	mvns	r3, r3
 8007baa:	401a      	ands	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6a1a      	ldr	r2, [r3, #32]
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	f003 031f 	and.w	r3, r3, #31
 8007bba:	6879      	ldr	r1, [r7, #4]
 8007bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc0:	431a      	orrs	r2, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	621a      	str	r2, [r3, #32]
}
 8007bc6:	bf00      	nop
 8007bc8:	371c      	adds	r7, #28
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr
	...

08007bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e050      	b.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2202      	movs	r2, #2
 8007bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a1c      	ldr	r2, [pc, #112]	; (8007c9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d018      	beq.n	8007c62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c38:	d013      	beq.n	8007c62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a18      	ldr	r2, [pc, #96]	; (8007ca0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d00e      	beq.n	8007c62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a16      	ldr	r2, [pc, #88]	; (8007ca4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d009      	beq.n	8007c62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a15      	ldr	r2, [pc, #84]	; (8007ca8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d004      	beq.n	8007c62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a13      	ldr	r2, [pc, #76]	; (8007cac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d10c      	bne.n	8007c7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68ba      	ldr	r2, [r7, #8]
 8007c7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
 8007c9a:	bf00      	nop
 8007c9c:	40010000 	.word	0x40010000
 8007ca0:	40000400 	.word	0x40000400
 8007ca4:	40000800 	.word	0x40000800
 8007ca8:	40000c00 	.word	0x40000c00
 8007cac:	40014000 	.word	0x40014000

08007cb0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d101      	bne.n	8007ccc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007cc8:	2302      	movs	r3, #2
 8007cca:	e03d      	b.n	8007d48 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	68db      	ldr	r3, [r3, #12]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	695b      	ldr	r3, [r3, #20]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	69db      	ldr	r3, [r3, #28]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d46:	2300      	movs	r3, #0
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3714      	adds	r7, #20
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d5c:	bf00      	nop
 8007d5e:	370c      	adds	r7, #12
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d101      	bne.n	8007d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e03f      	b.n	8007e0e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d106      	bne.n	8007da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f7fa fc20 	bl	80025e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2224      	movs	r2, #36	; 0x24
 8007dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68da      	ldr	r2, [r3, #12]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007dbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f001 f8cb 	bl	8008f5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	691a      	ldr	r2, [r3, #16]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007dd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	695a      	ldr	r2, [r3, #20]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007de4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68da      	ldr	r2, [r3, #12]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007df4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2220      	movs	r2, #32
 8007e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e0c:	2300      	movs	r3, #0
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3708      	adds	r7, #8
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}

08007e16 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b082      	sub	sp, #8
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d101      	bne.n	8007e28 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	e021      	b.n	8007e6c <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2224      	movs	r2, #36	; 0x24
 8007e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	68da      	ldr	r2, [r3, #12]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e3e:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f7fa fd29 	bl	8002898 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3708      	adds	r7, #8
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b08a      	sub	sp, #40	; 0x28
 8007e78:	af02      	add	r7, sp, #8
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	603b      	str	r3, [r7, #0]
 8007e80:	4613      	mov	r3, r2
 8007e82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e84:	2300      	movs	r3, #0
 8007e86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b20      	cmp	r3, #32
 8007e92:	d17c      	bne.n	8007f8e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d002      	beq.n	8007ea0 <HAL_UART_Transmit+0x2c>
 8007e9a:	88fb      	ldrh	r3, [r7, #6]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d101      	bne.n	8007ea4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e075      	b.n	8007f90 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d101      	bne.n	8007eb2 <HAL_UART_Transmit+0x3e>
 8007eae:	2302      	movs	r3, #2
 8007eb0:	e06e      	b.n	8007f90 <HAL_UART_Transmit+0x11c>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2221      	movs	r2, #33	; 0x21
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ec8:	f7fc fcf6 	bl	80048b8 <HAL_GetTick>
 8007ecc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	88fa      	ldrh	r2, [r7, #6]
 8007ed2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	88fa      	ldrh	r2, [r7, #6]
 8007ed8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ee2:	d108      	bne.n	8007ef6 <HAL_UART_Transmit+0x82>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	691b      	ldr	r3, [r3, #16]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d104      	bne.n	8007ef6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007eec:	2300      	movs	r3, #0
 8007eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	61bb      	str	r3, [r7, #24]
 8007ef4:	e003      	b.n	8007efe <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007efa:	2300      	movs	r3, #0
 8007efc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007f06:	e02a      	b.n	8007f5e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	9300      	str	r3, [sp, #0]
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	2180      	movs	r1, #128	; 0x80
 8007f12:	68f8      	ldr	r0, [r7, #12]
 8007f14:	f000 fd53 	bl	80089be <UART_WaitOnFlagUntilTimeout>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d001      	beq.n	8007f22 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007f1e:	2303      	movs	r3, #3
 8007f20:	e036      	b.n	8007f90 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10b      	bne.n	8007f40 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	881b      	ldrh	r3, [r3, #0]
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f36:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	3302      	adds	r3, #2
 8007f3c:	61bb      	str	r3, [r7, #24]
 8007f3e:	e007      	b.n	8007f50 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	781a      	ldrb	r2, [r3, #0]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	3b01      	subs	r3, #1
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1cf      	bne.n	8007f08 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	9300      	str	r3, [sp, #0]
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	2140      	movs	r1, #64	; 0x40
 8007f72:	68f8      	ldr	r0, [r7, #12]
 8007f74:	f000 fd23 	bl	80089be <UART_WaitOnFlagUntilTimeout>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d001      	beq.n	8007f82 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e006      	b.n	8007f90 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2220      	movs	r2, #32
 8007f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	e000      	b.n	8007f90 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f8e:	2302      	movs	r3, #2
  }
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3720      	adds	r7, #32
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b08c      	sub	sp, #48	; 0x30
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b20      	cmp	r3, #32
 8007fb0:	d165      	bne.n	800807e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d002      	beq.n	8007fbe <HAL_UART_Transmit_DMA+0x26>
 8007fb8:	88fb      	ldrh	r3, [r7, #6]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d101      	bne.n	8007fc2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e05e      	b.n	8008080 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d101      	bne.n	8007fd0 <HAL_UART_Transmit_DMA+0x38>
 8007fcc:	2302      	movs	r3, #2
 8007fce:	e057      	b.n	8008080 <HAL_UART_Transmit_DMA+0xe8>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	88fa      	ldrh	r2, [r7, #6]
 8007fe2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	88fa      	ldrh	r2, [r7, #6]
 8007fe8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2200      	movs	r2, #0
 8007fee:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2221      	movs	r2, #33	; 0x21
 8007ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ffc:	4a22      	ldr	r2, [pc, #136]	; (8008088 <HAL_UART_Transmit_DMA+0xf0>)
 8007ffe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008004:	4a21      	ldr	r2, [pc, #132]	; (800808c <HAL_UART_Transmit_DMA+0xf4>)
 8008006:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800800c:	4a20      	ldr	r2, [pc, #128]	; (8008090 <HAL_UART_Transmit_DMA+0xf8>)
 800800e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008014:	2200      	movs	r2, #0
 8008016:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008018:	f107 0308 	add.w	r3, r7, #8
 800801c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008024:	6819      	ldr	r1, [r3, #0]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	3304      	adds	r3, #4
 800802c:	461a      	mov	r2, r3
 800802e:	88fb      	ldrh	r3, [r7, #6]
 8008030:	f7fd fa90 	bl	8005554 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800803c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3314      	adds	r3, #20
 800804c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804e:	69bb      	ldr	r3, [r7, #24]
 8008050:	e853 3f00 	ldrex	r3, [r3]
 8008054:	617b      	str	r3, [r7, #20]
   return(result);
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800805c:	62bb      	str	r3, [r7, #40]	; 0x28
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	3314      	adds	r3, #20
 8008064:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008066:	627a      	str	r2, [r7, #36]	; 0x24
 8008068:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806a:	6a39      	ldr	r1, [r7, #32]
 800806c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800806e:	e841 2300 	strex	r3, r2, [r1]
 8008072:	61fb      	str	r3, [r7, #28]
   return(result);
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d1e5      	bne.n	8008046 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800807a:	2300      	movs	r3, #0
 800807c:	e000      	b.n	8008080 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800807e:	2302      	movs	r3, #2
  }
}
 8008080:	4618      	mov	r0, r3
 8008082:	3730      	adds	r7, #48	; 0x30
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	08008719 	.word	0x08008719
 800808c:	080087b3 	.word	0x080087b3
 8008090:	0800892b 	.word	0x0800892b

08008094 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	4613      	mov	r3, r2
 80080a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b20      	cmp	r3, #32
 80080ac:	d11d      	bne.n	80080ea <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d002      	beq.n	80080ba <HAL_UART_Receive_DMA+0x26>
 80080b4:	88fb      	ldrh	r3, [r7, #6]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e016      	b.n	80080ec <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d101      	bne.n	80080cc <HAL_UART_Receive_DMA+0x38>
 80080c8:	2302      	movs	r3, #2
 80080ca:	e00f      	b.n	80080ec <HAL_UART_Receive_DMA+0x58>
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80080da:	88fb      	ldrh	r3, [r7, #6]
 80080dc:	461a      	mov	r2, r3
 80080de:	68b9      	ldr	r1, [r7, #8]
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f000 fcdb 	bl	8008a9c <UART_Start_Receive_DMA>
 80080e6:	4603      	mov	r3, r0
 80080e8:	e000      	b.n	80080ec <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80080ea:	2302      	movs	r3, #2
  }
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08c      	sub	sp, #48	; 0x30
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	4613      	mov	r3, r2
 8008100:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b20      	cmp	r3, #32
 800810c:	d152      	bne.n	80081b4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d002      	beq.n	800811a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008114:	88fb      	ldrh	r3, [r7, #6]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d101      	bne.n	800811e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800811a:	2301      	movs	r3, #1
 800811c:	e04b      	b.n	80081b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008124:	2b01      	cmp	r3, #1
 8008126:	d101      	bne.n	800812c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008128:	2302      	movs	r3, #2
 800812a:	e044      	b.n	80081b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2201      	movs	r2, #1
 8008138:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800813a:	88fb      	ldrh	r3, [r7, #6]
 800813c:	461a      	mov	r2, r3
 800813e:	68b9      	ldr	r1, [r7, #8]
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f000 fcab 	bl	8008a9c <UART_Start_Receive_DMA>
 8008146:	4603      	mov	r3, r0
 8008148:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800814c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008150:	2b00      	cmp	r3, #0
 8008152:	d12c      	bne.n	80081ae <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008158:	2b01      	cmp	r3, #1
 800815a:	d125      	bne.n	80081a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800815c:	2300      	movs	r3, #0
 800815e:	613b      	str	r3, [r7, #16]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	613b      	str	r3, [r7, #16]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	613b      	str	r3, [r7, #16]
 8008170:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	330c      	adds	r3, #12
 8008178:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817a:	69bb      	ldr	r3, [r7, #24]
 800817c:	e853 3f00 	ldrex	r3, [r3]
 8008180:	617b      	str	r3, [r7, #20]
   return(result);
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	f043 0310 	orr.w	r3, r3, #16
 8008188:	62bb      	str	r3, [r7, #40]	; 0x28
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	330c      	adds	r3, #12
 8008190:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008192:	627a      	str	r2, [r7, #36]	; 0x24
 8008194:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008196:	6a39      	ldr	r1, [r7, #32]
 8008198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800819a:	e841 2300 	strex	r3, r2, [r1]
 800819e:	61fb      	str	r3, [r7, #28]
   return(result);
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d1e5      	bne.n	8008172 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80081a6:	e002      	b.n	80081ae <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80081ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80081b2:	e000      	b.n	80081b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80081b4:	2302      	movs	r3, #2
  }
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3730      	adds	r7, #48	; 0x30
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
	...

080081c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b0ba      	sub	sp, #232	; 0xe8
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	695b      	ldr	r3, [r3, #20]
 80081e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80081e6:	2300      	movs	r3, #0
 80081e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80081ec:	2300      	movs	r3, #0
 80081ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081f6:	f003 030f 	and.w	r3, r3, #15
 80081fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80081fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008202:	2b00      	cmp	r3, #0
 8008204:	d10f      	bne.n	8008226 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800820a:	f003 0320 	and.w	r3, r3, #32
 800820e:	2b00      	cmp	r3, #0
 8008210:	d009      	beq.n	8008226 <HAL_UART_IRQHandler+0x66>
 8008212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fde1 	bl	8008de6 <UART_Receive_IT>
      return;
 8008224:	e256      	b.n	80086d4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008226:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800822a:	2b00      	cmp	r3, #0
 800822c:	f000 80de 	beq.w	80083ec <HAL_UART_IRQHandler+0x22c>
 8008230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008234:	f003 0301 	and.w	r3, r3, #1
 8008238:	2b00      	cmp	r3, #0
 800823a:	d106      	bne.n	800824a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800823c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008240:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008244:	2b00      	cmp	r3, #0
 8008246:	f000 80d1 	beq.w	80083ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800824a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00b      	beq.n	800826e <HAL_UART_IRQHandler+0xae>
 8008256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800825a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800825e:	2b00      	cmp	r3, #0
 8008260:	d005      	beq.n	800826e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008266:	f043 0201 	orr.w	r2, r3, #1
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800826e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008272:	f003 0304 	and.w	r3, r3, #4
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00b      	beq.n	8008292 <HAL_UART_IRQHandler+0xd2>
 800827a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b00      	cmp	r3, #0
 8008284:	d005      	beq.n	8008292 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828a:	f043 0202 	orr.w	r2, r3, #2
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008296:	f003 0302 	and.w	r3, r3, #2
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00b      	beq.n	80082b6 <HAL_UART_IRQHandler+0xf6>
 800829e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d005      	beq.n	80082b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	f043 0204 	orr.w	r2, r3, #4
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ba:	f003 0308 	and.w	r3, r3, #8
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d011      	beq.n	80082e6 <HAL_UART_IRQHandler+0x126>
 80082c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082c6:	f003 0320 	and.w	r3, r3, #32
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d105      	bne.n	80082da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d005      	beq.n	80082e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082de:	f043 0208 	orr.w	r2, r3, #8
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 81ed 	beq.w	80086ca <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082f4:	f003 0320 	and.w	r3, r3, #32
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d008      	beq.n	800830e <HAL_UART_IRQHandler+0x14e>
 80082fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008300:	f003 0320 	and.w	r3, r3, #32
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 fd6c 	bl	8008de6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	695b      	ldr	r3, [r3, #20]
 8008314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008318:	2b40      	cmp	r3, #64	; 0x40
 800831a:	bf0c      	ite	eq
 800831c:	2301      	moveq	r3, #1
 800831e:	2300      	movne	r3, #0
 8008320:	b2db      	uxtb	r3, r3
 8008322:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800832a:	f003 0308 	and.w	r3, r3, #8
 800832e:	2b00      	cmp	r3, #0
 8008330:	d103      	bne.n	800833a <HAL_UART_IRQHandler+0x17a>
 8008332:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008336:	2b00      	cmp	r3, #0
 8008338:	d04f      	beq.n	80083da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 fc74 	bl	8008c28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	695b      	ldr	r3, [r3, #20]
 8008346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800834a:	2b40      	cmp	r3, #64	; 0x40
 800834c:	d141      	bne.n	80083d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	3314      	adds	r3, #20
 8008354:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008358:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800835c:	e853 3f00 	ldrex	r3, [r3]
 8008360:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008364:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008368:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800836c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3314      	adds	r3, #20
 8008376:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800837a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800837e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008386:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800838a:	e841 2300 	strex	r3, r2, [r1]
 800838e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008392:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1d9      	bne.n	800834e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d013      	beq.n	80083ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a6:	4a7d      	ldr	r2, [pc, #500]	; (800859c <HAL_UART_IRQHandler+0x3dc>)
 80083a8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fd f998 	bl	80056e4 <HAL_DMA_Abort_IT>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d016      	beq.n	80083e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80083c4:	4610      	mov	r0, r2
 80083c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c8:	e00e      	b.n	80083e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f7f9 fe10 	bl	8001ff0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d0:	e00a      	b.n	80083e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f7f9 fe0c 	bl	8001ff0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d8:	e006      	b.n	80083e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f7f9 fe08 	bl	8001ff0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80083e6:	e170      	b.n	80086ca <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083e8:	bf00      	nop
    return;
 80083ea:	e16e      	b.n	80086ca <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	f040 814a 	bne.w	800868a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083fa:	f003 0310 	and.w	r3, r3, #16
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f000 8143 	beq.w	800868a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008408:	f003 0310 	and.w	r3, r3, #16
 800840c:	2b00      	cmp	r3, #0
 800840e:	f000 813c 	beq.w	800868a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008412:	2300      	movs	r3, #0
 8008414:	60bb      	str	r3, [r7, #8]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	60bb      	str	r3, [r7, #8]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	60bb      	str	r3, [r7, #8]
 8008426:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	695b      	ldr	r3, [r3, #20]
 800842e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008432:	2b40      	cmp	r3, #64	; 0x40
 8008434:	f040 80b4 	bne.w	80085a0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008444:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008448:	2b00      	cmp	r3, #0
 800844a:	f000 8140 	beq.w	80086ce <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008452:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008456:	429a      	cmp	r2, r3
 8008458:	f080 8139 	bcs.w	80086ce <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008462:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008468:	69db      	ldr	r3, [r3, #28]
 800846a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800846e:	f000 8088 	beq.w	8008582 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	330c      	adds	r3, #12
 8008478:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008480:	e853 3f00 	ldrex	r3, [r3]
 8008484:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008488:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800848c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008490:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	330c      	adds	r3, #12
 800849a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800849e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80084a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80084aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084ae:	e841 2300 	strex	r3, r2, [r1]
 80084b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80084b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d1d9      	bne.n	8008472 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	3314      	adds	r3, #20
 80084c4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084c8:	e853 3f00 	ldrex	r3, [r3]
 80084cc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80084ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084d0:	f023 0301 	bic.w	r3, r3, #1
 80084d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	3314      	adds	r3, #20
 80084de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80084e2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80084e6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80084ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80084ee:	e841 2300 	strex	r3, r2, [r1]
 80084f2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80084f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1e1      	bne.n	80084be <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	3314      	adds	r3, #20
 8008500:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008502:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008504:	e853 3f00 	ldrex	r3, [r3]
 8008508:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800850a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800850c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008510:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	3314      	adds	r3, #20
 800851a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800851e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008520:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008522:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008524:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008526:	e841 2300 	strex	r3, r2, [r1]
 800852a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800852c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1e3      	bne.n	80084fa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2220      	movs	r2, #32
 8008536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	330c      	adds	r3, #12
 8008546:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008548:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800854a:	e853 3f00 	ldrex	r3, [r3]
 800854e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008550:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008552:	f023 0310 	bic.w	r3, r3, #16
 8008556:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	330c      	adds	r3, #12
 8008560:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008564:	65ba      	str	r2, [r7, #88]	; 0x58
 8008566:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008568:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800856a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800856c:	e841 2300 	strex	r3, r2, [r1]
 8008570:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008572:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1e3      	bne.n	8008540 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800857c:	4618      	mov	r0, r3
 800857e:	f7fd f841 	bl	8005604 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800858a:	b29b      	uxth	r3, r3
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	b29b      	uxth	r3, r3
 8008590:	4619      	mov	r1, r3
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7f9 fd1a 	bl	8001fcc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008598:	e099      	b.n	80086ce <HAL_UART_IRQHandler+0x50e>
 800859a:	bf00      	nop
 800859c:	08008cef 	.word	0x08008cef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	1ad3      	subs	r3, r2, r3
 80085ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	f000 808b 	beq.w	80086d2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80085bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	f000 8086 	beq.w	80086d2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	330c      	adds	r3, #12
 80085cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d0:	e853 3f00 	ldrex	r3, [r3]
 80085d4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80085d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	330c      	adds	r3, #12
 80085e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80085ea:	647a      	str	r2, [r7, #68]	; 0x44
 80085ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80085f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80085f2:	e841 2300 	strex	r3, r2, [r1]
 80085f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80085f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1e3      	bne.n	80085c6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	3314      	adds	r3, #20
 8008604:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008608:	e853 3f00 	ldrex	r3, [r3]
 800860c:	623b      	str	r3, [r7, #32]
   return(result);
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	f023 0301 	bic.w	r3, r3, #1
 8008614:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	3314      	adds	r3, #20
 800861e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008622:	633a      	str	r2, [r7, #48]	; 0x30
 8008624:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008626:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800862a:	e841 2300 	strex	r3, r2, [r1]
 800862e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008632:	2b00      	cmp	r3, #0
 8008634:	d1e3      	bne.n	80085fe <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2220      	movs	r2, #32
 800863a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	330c      	adds	r3, #12
 800864a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	e853 3f00 	ldrex	r3, [r3]
 8008652:	60fb      	str	r3, [r7, #12]
   return(result);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f023 0310 	bic.w	r3, r3, #16
 800865a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	330c      	adds	r3, #12
 8008664:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008668:	61fa      	str	r2, [r7, #28]
 800866a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866c:	69b9      	ldr	r1, [r7, #24]
 800866e:	69fa      	ldr	r2, [r7, #28]
 8008670:	e841 2300 	strex	r3, r2, [r1]
 8008674:	617b      	str	r3, [r7, #20]
   return(result);
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1e3      	bne.n	8008644 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800867c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008680:	4619      	mov	r1, r3
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f7f9 fca2 	bl	8001fcc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008688:	e023      	b.n	80086d2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800868a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800868e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008692:	2b00      	cmp	r3, #0
 8008694:	d009      	beq.n	80086aa <HAL_UART_IRQHandler+0x4ea>
 8008696:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800869a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d003      	beq.n	80086aa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 fb37 	bl	8008d16 <UART_Transmit_IT>
    return;
 80086a8:	e014      	b.n	80086d4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00e      	beq.n	80086d4 <HAL_UART_IRQHandler+0x514>
 80086b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d008      	beq.n	80086d4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 fb77 	bl	8008db6 <UART_EndTransmit_IT>
    return;
 80086c8:	e004      	b.n	80086d4 <HAL_UART_IRQHandler+0x514>
    return;
 80086ca:	bf00      	nop
 80086cc:	e002      	b.n	80086d4 <HAL_UART_IRQHandler+0x514>
      return;
 80086ce:	bf00      	nop
 80086d0:	e000      	b.n	80086d4 <HAL_UART_IRQHandler+0x514>
      return;
 80086d2:	bf00      	nop
  }
}
 80086d4:	37e8      	adds	r7, #232	; 0xe8
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop

080086dc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80086dc:	b480      	push	{r7}
 80086de:	b083      	sub	sp, #12
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80086e4:	bf00      	nop
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b083      	sub	sp, #12
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80086f8:	bf00      	nop
 80086fa:	370c      	adds	r7, #12
 80086fc:	46bd      	mov	sp, r7
 80086fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008702:	4770      	bx	lr

08008704 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800870c:	bf00      	nop
 800870e:	370c      	adds	r7, #12
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b090      	sub	sp, #64	; 0x40
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008724:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008730:	2b00      	cmp	r3, #0
 8008732:	d137      	bne.n	80087a4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008736:	2200      	movs	r2, #0
 8008738:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800873a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	3314      	adds	r3, #20
 8008740:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008744:	e853 3f00 	ldrex	r3, [r3]
 8008748:	623b      	str	r3, [r7, #32]
   return(result);
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008750:	63bb      	str	r3, [r7, #56]	; 0x38
 8008752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	3314      	adds	r3, #20
 8008758:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800875a:	633a      	str	r2, [r7, #48]	; 0x30
 800875c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008762:	e841 2300 	strex	r3, r2, [r1]
 8008766:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800876a:	2b00      	cmp	r3, #0
 800876c:	d1e5      	bne.n	800873a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800876e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	330c      	adds	r3, #12
 8008774:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	e853 3f00 	ldrex	r3, [r3]
 800877c:	60fb      	str	r3, [r7, #12]
   return(result);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008784:	637b      	str	r3, [r7, #52]	; 0x34
 8008786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	330c      	adds	r3, #12
 800878c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800878e:	61fa      	str	r2, [r7, #28]
 8008790:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008792:	69b9      	ldr	r1, [r7, #24]
 8008794:	69fa      	ldr	r2, [r7, #28]
 8008796:	e841 2300 	strex	r3, r2, [r1]
 800879a:	617b      	str	r3, [r7, #20]
   return(result);
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1e5      	bne.n	800876e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80087a2:	e002      	b.n	80087aa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80087a4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80087a6:	f7f9 fc37 	bl	8002018 <HAL_UART_TxCpltCallback>
}
 80087aa:	bf00      	nop
 80087ac:	3740      	adds	r7, #64	; 0x40
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b084      	sub	sp, #16
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087be:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80087c0:	68f8      	ldr	r0, [r7, #12]
 80087c2:	f7ff ff8b 	bl	80086dc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087c6:	bf00      	nop
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b09c      	sub	sp, #112	; 0x70
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087da:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d172      	bne.n	80088d0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80087ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ec:	2200      	movs	r2, #0
 80087ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	330c      	adds	r3, #12
 80087f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087fa:	e853 3f00 	ldrex	r3, [r3]
 80087fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008800:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008802:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008806:	66bb      	str	r3, [r7, #104]	; 0x68
 8008808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	330c      	adds	r3, #12
 800880e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008810:	65ba      	str	r2, [r7, #88]	; 0x58
 8008812:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008814:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008816:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008818:	e841 2300 	strex	r3, r2, [r1]
 800881c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800881e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1e5      	bne.n	80087f0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008824:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	3314      	adds	r3, #20
 800882a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800882e:	e853 3f00 	ldrex	r3, [r3]
 8008832:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008836:	f023 0301 	bic.w	r3, r3, #1
 800883a:	667b      	str	r3, [r7, #100]	; 0x64
 800883c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3314      	adds	r3, #20
 8008842:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008844:	647a      	str	r2, [r7, #68]	; 0x44
 8008846:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008848:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800884a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e5      	bne.n	8008824 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	3314      	adds	r3, #20
 800885e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	e853 3f00 	ldrex	r3, [r3]
 8008866:	623b      	str	r3, [r7, #32]
   return(result);
 8008868:	6a3b      	ldr	r3, [r7, #32]
 800886a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800886e:	663b      	str	r3, [r7, #96]	; 0x60
 8008870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	3314      	adds	r3, #20
 8008876:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008878:	633a      	str	r2, [r7, #48]	; 0x30
 800887a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800887e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008880:	e841 2300 	strex	r3, r2, [r1]
 8008884:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1e5      	bne.n	8008858 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800888c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800888e:	2220      	movs	r2, #32
 8008890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008898:	2b01      	cmp	r3, #1
 800889a:	d119      	bne.n	80088d0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800889c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	330c      	adds	r3, #12
 80088a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	e853 3f00 	ldrex	r3, [r3]
 80088aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f023 0310 	bic.w	r3, r3, #16
 80088b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80088b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	330c      	adds	r3, #12
 80088ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80088bc:	61fa      	str	r2, [r7, #28]
 80088be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c0:	69b9      	ldr	r1, [r7, #24]
 80088c2:	69fa      	ldr	r2, [r7, #28]
 80088c4:	e841 2300 	strex	r3, r2, [r1]
 80088c8:	617b      	str	r3, [r7, #20]
   return(result);
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d1e5      	bne.n	800889c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d106      	bne.n	80088e6 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088dc:	4619      	mov	r1, r3
 80088de:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80088e0:	f7f9 fb74 	bl	8001fcc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088e4:	e002      	b.n	80088ec <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80088e6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80088e8:	f7ff ff02 	bl	80086f0 <HAL_UART_RxCpltCallback>
}
 80088ec:	bf00      	nop
 80088ee:	3770      	adds	r7, #112	; 0x70
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008900:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008906:	2b01      	cmp	r3, #1
 8008908:	d108      	bne.n	800891c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800890e:	085b      	lsrs	r3, r3, #1
 8008910:	b29b      	uxth	r3, r3
 8008912:	4619      	mov	r1, r3
 8008914:	68f8      	ldr	r0, [r7, #12]
 8008916:	f7f9 fb59 	bl	8001fcc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800891a:	e002      	b.n	8008922 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800891c:	68f8      	ldr	r0, [r7, #12]
 800891e:	f7ff fef1 	bl	8008704 <HAL_UART_RxHalfCpltCallback>
}
 8008922:	bf00      	nop
 8008924:	3710      	adds	r7, #16
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}

0800892a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800892a:	b580      	push	{r7, lr}
 800892c:	b084      	sub	sp, #16
 800892e:	af00      	add	r7, sp, #0
 8008930:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008932:	2300      	movs	r3, #0
 8008934:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	695b      	ldr	r3, [r3, #20]
 8008942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008946:	2b80      	cmp	r3, #128	; 0x80
 8008948:	bf0c      	ite	eq
 800894a:	2301      	moveq	r3, #1
 800894c:	2300      	movne	r3, #0
 800894e:	b2db      	uxtb	r3, r3
 8008950:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b21      	cmp	r3, #33	; 0x21
 800895c:	d108      	bne.n	8008970 <UART_DMAError+0x46>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d005      	beq.n	8008970 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2200      	movs	r2, #0
 8008968:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800896a:	68b8      	ldr	r0, [r7, #8]
 800896c:	f000 f934 	bl	8008bd8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	695b      	ldr	r3, [r3, #20]
 8008976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800897a:	2b40      	cmp	r3, #64	; 0x40
 800897c:	bf0c      	ite	eq
 800897e:	2301      	moveq	r3, #1
 8008980:	2300      	movne	r3, #0
 8008982:	b2db      	uxtb	r3, r3
 8008984:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b22      	cmp	r3, #34	; 0x22
 8008990:	d108      	bne.n	80089a4 <UART_DMAError+0x7a>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d005      	beq.n	80089a4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	2200      	movs	r2, #0
 800899c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800899e:	68b8      	ldr	r0, [r7, #8]
 80089a0:	f000 f942 	bl	8008c28 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a8:	f043 0210 	orr.w	r2, r3, #16
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089b0:	68b8      	ldr	r0, [r7, #8]
 80089b2:	f7f9 fb1d 	bl	8001ff0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089b6:	bf00      	nop
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}

080089be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80089be:	b580      	push	{r7, lr}
 80089c0:	b090      	sub	sp, #64	; 0x40
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	60f8      	str	r0, [r7, #12]
 80089c6:	60b9      	str	r1, [r7, #8]
 80089c8:	603b      	str	r3, [r7, #0]
 80089ca:	4613      	mov	r3, r2
 80089cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089ce:	e050      	b.n	8008a72 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d6:	d04c      	beq.n	8008a72 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80089d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d007      	beq.n	80089ee <UART_WaitOnFlagUntilTimeout+0x30>
 80089de:	f7fb ff6b 	bl	80048b8 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d241      	bcs.n	8008a72 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	330c      	adds	r3, #12
 80089f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f8:	e853 3f00 	ldrex	r3, [r3]
 80089fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80089fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	330c      	adds	r3, #12
 8008a0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a0e:	637a      	str	r2, [r7, #52]	; 0x34
 8008a10:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a16:	e841 2300 	strex	r3, r2, [r1]
 8008a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d1e5      	bne.n	80089ee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3314      	adds	r3, #20
 8008a28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	e853 3f00 	ldrex	r3, [r3]
 8008a30:	613b      	str	r3, [r7, #16]
   return(result);
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	f023 0301 	bic.w	r3, r3, #1
 8008a38:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	3314      	adds	r3, #20
 8008a40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a42:	623a      	str	r2, [r7, #32]
 8008a44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a46:	69f9      	ldr	r1, [r7, #28]
 8008a48:	6a3a      	ldr	r2, [r7, #32]
 8008a4a:	e841 2300 	strex	r3, r2, [r1]
 8008a4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1e5      	bne.n	8008a22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2220      	movs	r2, #32
 8008a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2220      	movs	r2, #32
 8008a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008a6e:	2303      	movs	r3, #3
 8008a70:	e00f      	b.n	8008a92 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	68ba      	ldr	r2, [r7, #8]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	bf0c      	ite	eq
 8008a82:	2301      	moveq	r3, #1
 8008a84:	2300      	movne	r3, #0
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	461a      	mov	r2, r3
 8008a8a:	79fb      	ldrb	r3, [r7, #7]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d09f      	beq.n	80089d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3740      	adds	r7, #64	; 0x40
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
	...

08008a9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b098      	sub	sp, #96	; 0x60
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	60b9      	str	r1, [r7, #8]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008aaa:	68ba      	ldr	r2, [r7, #8]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	88fa      	ldrh	r2, [r7, #6]
 8008ab4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2222      	movs	r2, #34	; 0x22
 8008ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac8:	4a40      	ldr	r2, [pc, #256]	; (8008bcc <UART_Start_Receive_DMA+0x130>)
 8008aca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad0:	4a3f      	ldr	r2, [pc, #252]	; (8008bd0 <UART_Start_Receive_DMA+0x134>)
 8008ad2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad8:	4a3e      	ldr	r2, [pc, #248]	; (8008bd4 <UART_Start_Receive_DMA+0x138>)
 8008ada:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008ae4:	f107 0308 	add.w	r3, r7, #8
 8008ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	3304      	adds	r3, #4
 8008af4:	4619      	mov	r1, r3
 8008af6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	88fb      	ldrh	r3, [r7, #6]
 8008afc:	f7fc fd2a 	bl	8005554 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008b00:	2300      	movs	r3, #0
 8008b02:	613b      	str	r3, [r7, #16]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	613b      	str	r3, [r7, #16]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	613b      	str	r3, [r7, #16]
 8008b14:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d019      	beq.n	8008b5a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	330c      	adds	r3, #12
 8008b2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b30:	e853 3f00 	ldrex	r3, [r3]
 8008b34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b3c:	65bb      	str	r3, [r7, #88]	; 0x58
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	330c      	adds	r3, #12
 8008b44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008b46:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008b48:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008b4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b4e:	e841 2300 	strex	r3, r2, [r1]
 8008b52:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1e5      	bne.n	8008b26 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	3314      	adds	r3, #20
 8008b60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b64:	e853 3f00 	ldrex	r3, [r3]
 8008b68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b6c:	f043 0301 	orr.w	r3, r3, #1
 8008b70:	657b      	str	r3, [r7, #84]	; 0x54
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	3314      	adds	r3, #20
 8008b78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008b7a:	63ba      	str	r2, [r7, #56]	; 0x38
 8008b7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b82:	e841 2300 	strex	r3, r2, [r1]
 8008b86:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1e5      	bne.n	8008b5a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	3314      	adds	r3, #20
 8008b94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b96:	69bb      	ldr	r3, [r7, #24]
 8008b98:	e853 3f00 	ldrex	r3, [r3]
 8008b9c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ba4:	653b      	str	r3, [r7, #80]	; 0x50
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3314      	adds	r3, #20
 8008bac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008bae:	627a      	str	r2, [r7, #36]	; 0x24
 8008bb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb2:	6a39      	ldr	r1, [r7, #32]
 8008bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e5      	bne.n	8008b8e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3760      	adds	r7, #96	; 0x60
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	080087cf 	.word	0x080087cf
 8008bd0:	080088f5 	.word	0x080088f5
 8008bd4:	0800892b 	.word	0x0800892b

08008bd8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b089      	sub	sp, #36	; 0x24
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	330c      	adds	r3, #12
 8008be6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	e853 3f00 	ldrex	r3, [r3]
 8008bee:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008bf6:	61fb      	str	r3, [r7, #28]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	330c      	adds	r3, #12
 8008bfe:	69fa      	ldr	r2, [r7, #28]
 8008c00:	61ba      	str	r2, [r7, #24]
 8008c02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c04:	6979      	ldr	r1, [r7, #20]
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	e841 2300 	strex	r3, r2, [r1]
 8008c0c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1e5      	bne.n	8008be0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2220      	movs	r2, #32
 8008c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008c1c:	bf00      	nop
 8008c1e:	3724      	adds	r7, #36	; 0x24
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b095      	sub	sp, #84	; 0x54
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	330c      	adds	r3, #12
 8008c36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	330c      	adds	r3, #12
 8008c4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008c50:	643a      	str	r2, [r7, #64]	; 0x40
 8008c52:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008c56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c58:	e841 2300 	strex	r3, r2, [r1]
 8008c5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1e5      	bne.n	8008c30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3314      	adds	r3, #20
 8008c6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	e853 3f00 	ldrex	r3, [r3]
 8008c72:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	f023 0301 	bic.w	r3, r3, #1
 8008c7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	3314      	adds	r3, #20
 8008c82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c84:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c8c:	e841 2300 	strex	r3, r2, [r1]
 8008c90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1e5      	bne.n	8008c64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d119      	bne.n	8008cd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	330c      	adds	r3, #12
 8008ca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	e853 3f00 	ldrex	r3, [r3]
 8008cae:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	f023 0310 	bic.w	r3, r3, #16
 8008cb6:	647b      	str	r3, [r7, #68]	; 0x44
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	330c      	adds	r3, #12
 8008cbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008cc0:	61ba      	str	r2, [r7, #24]
 8008cc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc4:	6979      	ldr	r1, [r7, #20]
 8008cc6:	69ba      	ldr	r2, [r7, #24]
 8008cc8:	e841 2300 	strex	r3, r2, [r1]
 8008ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d1e5      	bne.n	8008ca0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2220      	movs	r2, #32
 8008cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008ce2:	bf00      	nop
 8008ce4:	3754      	adds	r7, #84	; 0x54
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr

08008cee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b084      	sub	sp, #16
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cfa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2200      	movs	r2, #0
 8008d06:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d08:	68f8      	ldr	r0, [r7, #12]
 8008d0a:	f7f9 f971 	bl	8001ff0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d0e:	bf00      	nop
 8008d10:	3710      	adds	r7, #16
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}

08008d16 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d16:	b480      	push	{r7}
 8008d18:	b085      	sub	sp, #20
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	2b21      	cmp	r3, #33	; 0x21
 8008d28:	d13e      	bne.n	8008da8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d32:	d114      	bne.n	8008d5e <UART_Transmit_IT+0x48>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	691b      	ldr	r3, [r3, #16]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d110      	bne.n	8008d5e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	881b      	ldrh	r3, [r3, #0]
 8008d46:	461a      	mov	r2, r3
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d50:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	1c9a      	adds	r2, r3, #2
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	621a      	str	r2, [r3, #32]
 8008d5c:	e008      	b.n	8008d70 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	1c59      	adds	r1, r3, #1
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	6211      	str	r1, [r2, #32]
 8008d68:	781a      	ldrb	r2, [r3, #0]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	3b01      	subs	r3, #1
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10f      	bne.n	8008da4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	68da      	ldr	r2, [r3, #12]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d92:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68da      	ldr	r2, [r3, #12]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008da2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008da4:	2300      	movs	r3, #0
 8008da6:	e000      	b.n	8008daa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008da8:	2302      	movs	r3, #2
  }
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3714      	adds	r7, #20
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr

08008db6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008db6:	b580      	push	{r7, lr}
 8008db8:	b082      	sub	sp, #8
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68da      	ldr	r2, [r3, #12]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dcc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2220      	movs	r2, #32
 8008dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f7f9 f91e 	bl	8002018 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3708      	adds	r7, #8
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}

08008de6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008de6:	b580      	push	{r7, lr}
 8008de8:	b08c      	sub	sp, #48	; 0x30
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b22      	cmp	r3, #34	; 0x22
 8008df8:	f040 80ab 	bne.w	8008f52 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	689b      	ldr	r3, [r3, #8]
 8008e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e04:	d117      	bne.n	8008e36 <UART_Receive_IT+0x50>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d113      	bne.n	8008e36 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e16:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e28:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e2e:	1c9a      	adds	r2, r3, #2
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	629a      	str	r2, [r3, #40]	; 0x28
 8008e34:	e026      	b.n	8008e84 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e48:	d007      	beq.n	8008e5a <UART_Receive_IT+0x74>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d10a      	bne.n	8008e68 <UART_Receive_IT+0x82>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d106      	bne.n	8008e68 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	b2da      	uxtb	r2, r3
 8008e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e64:	701a      	strb	r2, [r3, #0]
 8008e66:	e008      	b.n	8008e7a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e74:	b2da      	uxtb	r2, r3
 8008e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e78:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e7e:	1c5a      	adds	r2, r3, #1
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	4619      	mov	r1, r3
 8008e92:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d15a      	bne.n	8008f4e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68da      	ldr	r2, [r3, #12]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f022 0220 	bic.w	r2, r2, #32
 8008ea6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68da      	ldr	r2, [r3, #12]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008eb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	695a      	ldr	r2, [r3, #20]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f022 0201 	bic.w	r2, r2, #1
 8008ec6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2220      	movs	r2, #32
 8008ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d135      	bne.n	8008f44 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2200      	movs	r2, #0
 8008edc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	330c      	adds	r3, #12
 8008ee4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	613b      	str	r3, [r7, #16]
   return(result);
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	f023 0310 	bic.w	r3, r3, #16
 8008ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	330c      	adds	r3, #12
 8008efc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008efe:	623a      	str	r2, [r7, #32]
 8008f00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f02:	69f9      	ldr	r1, [r7, #28]
 8008f04:	6a3a      	ldr	r2, [r7, #32]
 8008f06:	e841 2300 	strex	r3, r2, [r1]
 8008f0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1e5      	bne.n	8008ede <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 0310 	and.w	r3, r3, #16
 8008f1c:	2b10      	cmp	r3, #16
 8008f1e:	d10a      	bne.n	8008f36 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f20:	2300      	movs	r3, #0
 8008f22:	60fb      	str	r3, [r7, #12]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	60fb      	str	r3, [r7, #12]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	60fb      	str	r3, [r7, #12]
 8008f34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f7f9 f845 	bl	8001fcc <HAL_UARTEx_RxEventCallback>
 8008f42:	e002      	b.n	8008f4a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f7ff fbd3 	bl	80086f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	e002      	b.n	8008f54 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	e000      	b.n	8008f54 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008f52:	2302      	movs	r3, #2
  }
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3730      	adds	r7, #48	; 0x30
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f60:	b0c0      	sub	sp, #256	; 0x100
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	691b      	ldr	r3, [r3, #16]
 8008f70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f78:	68d9      	ldr	r1, [r3, #12]
 8008f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	ea40 0301 	orr.w	r3, r0, r1
 8008f84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f8a:	689a      	ldr	r2, [r3, #8]
 8008f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f90:	691b      	ldr	r3, [r3, #16]
 8008f92:	431a      	orrs	r2, r3
 8008f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	431a      	orrs	r2, r3
 8008f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fa0:	69db      	ldr	r3, [r3, #28]
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008fb4:	f021 010c 	bic.w	r1, r1, #12
 8008fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008fc2:	430b      	orrs	r3, r1
 8008fc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd6:	6999      	ldr	r1, [r3, #24]
 8008fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fdc:	681a      	ldr	r2, [r3, #0]
 8008fde:	ea40 0301 	orr.w	r3, r0, r1
 8008fe2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	4b8f      	ldr	r3, [pc, #572]	; (8009228 <UART_SetConfig+0x2cc>)
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d005      	beq.n	8008ffc <UART_SetConfig+0xa0>
 8008ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	4b8d      	ldr	r3, [pc, #564]	; (800922c <UART_SetConfig+0x2d0>)
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d104      	bne.n	8009006 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ffc:	f7fd fcc4 	bl	8006988 <HAL_RCC_GetPCLK2Freq>
 8009000:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009004:	e003      	b.n	800900e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009006:	f7fd fcab 	bl	8006960 <HAL_RCC_GetPCLK1Freq>
 800900a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800900e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009012:	69db      	ldr	r3, [r3, #28]
 8009014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009018:	f040 810c 	bne.w	8009234 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800901c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009020:	2200      	movs	r2, #0
 8009022:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009026:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800902a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800902e:	4622      	mov	r2, r4
 8009030:	462b      	mov	r3, r5
 8009032:	1891      	adds	r1, r2, r2
 8009034:	65b9      	str	r1, [r7, #88]	; 0x58
 8009036:	415b      	adcs	r3, r3
 8009038:	65fb      	str	r3, [r7, #92]	; 0x5c
 800903a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800903e:	4621      	mov	r1, r4
 8009040:	eb12 0801 	adds.w	r8, r2, r1
 8009044:	4629      	mov	r1, r5
 8009046:	eb43 0901 	adc.w	r9, r3, r1
 800904a:	f04f 0200 	mov.w	r2, #0
 800904e:	f04f 0300 	mov.w	r3, #0
 8009052:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009056:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800905a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800905e:	4690      	mov	r8, r2
 8009060:	4699      	mov	r9, r3
 8009062:	4623      	mov	r3, r4
 8009064:	eb18 0303 	adds.w	r3, r8, r3
 8009068:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800906c:	462b      	mov	r3, r5
 800906e:	eb49 0303 	adc.w	r3, r9, r3
 8009072:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009082:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009086:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800908a:	460b      	mov	r3, r1
 800908c:	18db      	adds	r3, r3, r3
 800908e:	653b      	str	r3, [r7, #80]	; 0x50
 8009090:	4613      	mov	r3, r2
 8009092:	eb42 0303 	adc.w	r3, r2, r3
 8009096:	657b      	str	r3, [r7, #84]	; 0x54
 8009098:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800909c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80090a0:	f7f7 fd5a 	bl	8000b58 <__aeabi_uldivmod>
 80090a4:	4602      	mov	r2, r0
 80090a6:	460b      	mov	r3, r1
 80090a8:	4b61      	ldr	r3, [pc, #388]	; (8009230 <UART_SetConfig+0x2d4>)
 80090aa:	fba3 2302 	umull	r2, r3, r3, r2
 80090ae:	095b      	lsrs	r3, r3, #5
 80090b0:	011c      	lsls	r4, r3, #4
 80090b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090b6:	2200      	movs	r2, #0
 80090b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80090bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80090c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80090c4:	4642      	mov	r2, r8
 80090c6:	464b      	mov	r3, r9
 80090c8:	1891      	adds	r1, r2, r2
 80090ca:	64b9      	str	r1, [r7, #72]	; 0x48
 80090cc:	415b      	adcs	r3, r3
 80090ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80090d4:	4641      	mov	r1, r8
 80090d6:	eb12 0a01 	adds.w	sl, r2, r1
 80090da:	4649      	mov	r1, r9
 80090dc:	eb43 0b01 	adc.w	fp, r3, r1
 80090e0:	f04f 0200 	mov.w	r2, #0
 80090e4:	f04f 0300 	mov.w	r3, #0
 80090e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80090ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80090f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80090f4:	4692      	mov	sl, r2
 80090f6:	469b      	mov	fp, r3
 80090f8:	4643      	mov	r3, r8
 80090fa:	eb1a 0303 	adds.w	r3, sl, r3
 80090fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009102:	464b      	mov	r3, r9
 8009104:	eb4b 0303 	adc.w	r3, fp, r3
 8009108:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800910c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	2200      	movs	r2, #0
 8009114:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009118:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800911c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009120:	460b      	mov	r3, r1
 8009122:	18db      	adds	r3, r3, r3
 8009124:	643b      	str	r3, [r7, #64]	; 0x40
 8009126:	4613      	mov	r3, r2
 8009128:	eb42 0303 	adc.w	r3, r2, r3
 800912c:	647b      	str	r3, [r7, #68]	; 0x44
 800912e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009132:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009136:	f7f7 fd0f 	bl	8000b58 <__aeabi_uldivmod>
 800913a:	4602      	mov	r2, r0
 800913c:	460b      	mov	r3, r1
 800913e:	4611      	mov	r1, r2
 8009140:	4b3b      	ldr	r3, [pc, #236]	; (8009230 <UART_SetConfig+0x2d4>)
 8009142:	fba3 2301 	umull	r2, r3, r3, r1
 8009146:	095b      	lsrs	r3, r3, #5
 8009148:	2264      	movs	r2, #100	; 0x64
 800914a:	fb02 f303 	mul.w	r3, r2, r3
 800914e:	1acb      	subs	r3, r1, r3
 8009150:	00db      	lsls	r3, r3, #3
 8009152:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009156:	4b36      	ldr	r3, [pc, #216]	; (8009230 <UART_SetConfig+0x2d4>)
 8009158:	fba3 2302 	umull	r2, r3, r3, r2
 800915c:	095b      	lsrs	r3, r3, #5
 800915e:	005b      	lsls	r3, r3, #1
 8009160:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009164:	441c      	add	r4, r3
 8009166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800916a:	2200      	movs	r2, #0
 800916c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009170:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009174:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009178:	4642      	mov	r2, r8
 800917a:	464b      	mov	r3, r9
 800917c:	1891      	adds	r1, r2, r2
 800917e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009180:	415b      	adcs	r3, r3
 8009182:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009184:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009188:	4641      	mov	r1, r8
 800918a:	1851      	adds	r1, r2, r1
 800918c:	6339      	str	r1, [r7, #48]	; 0x30
 800918e:	4649      	mov	r1, r9
 8009190:	414b      	adcs	r3, r1
 8009192:	637b      	str	r3, [r7, #52]	; 0x34
 8009194:	f04f 0200 	mov.w	r2, #0
 8009198:	f04f 0300 	mov.w	r3, #0
 800919c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80091a0:	4659      	mov	r1, fp
 80091a2:	00cb      	lsls	r3, r1, #3
 80091a4:	4651      	mov	r1, sl
 80091a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091aa:	4651      	mov	r1, sl
 80091ac:	00ca      	lsls	r2, r1, #3
 80091ae:	4610      	mov	r0, r2
 80091b0:	4619      	mov	r1, r3
 80091b2:	4603      	mov	r3, r0
 80091b4:	4642      	mov	r2, r8
 80091b6:	189b      	adds	r3, r3, r2
 80091b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80091bc:	464b      	mov	r3, r9
 80091be:	460a      	mov	r2, r1
 80091c0:	eb42 0303 	adc.w	r3, r2, r3
 80091c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80091c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80091d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80091d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80091dc:	460b      	mov	r3, r1
 80091de:	18db      	adds	r3, r3, r3
 80091e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80091e2:	4613      	mov	r3, r2
 80091e4:	eb42 0303 	adc.w	r3, r2, r3
 80091e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80091f2:	f7f7 fcb1 	bl	8000b58 <__aeabi_uldivmod>
 80091f6:	4602      	mov	r2, r0
 80091f8:	460b      	mov	r3, r1
 80091fa:	4b0d      	ldr	r3, [pc, #52]	; (8009230 <UART_SetConfig+0x2d4>)
 80091fc:	fba3 1302 	umull	r1, r3, r3, r2
 8009200:	095b      	lsrs	r3, r3, #5
 8009202:	2164      	movs	r1, #100	; 0x64
 8009204:	fb01 f303 	mul.w	r3, r1, r3
 8009208:	1ad3      	subs	r3, r2, r3
 800920a:	00db      	lsls	r3, r3, #3
 800920c:	3332      	adds	r3, #50	; 0x32
 800920e:	4a08      	ldr	r2, [pc, #32]	; (8009230 <UART_SetConfig+0x2d4>)
 8009210:	fba2 2303 	umull	r2, r3, r2, r3
 8009214:	095b      	lsrs	r3, r3, #5
 8009216:	f003 0207 	and.w	r2, r3, #7
 800921a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4422      	add	r2, r4
 8009222:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009224:	e105      	b.n	8009432 <UART_SetConfig+0x4d6>
 8009226:	bf00      	nop
 8009228:	40011000 	.word	0x40011000
 800922c:	40011400 	.word	0x40011400
 8009230:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009238:	2200      	movs	r2, #0
 800923a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800923e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009242:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009246:	4642      	mov	r2, r8
 8009248:	464b      	mov	r3, r9
 800924a:	1891      	adds	r1, r2, r2
 800924c:	6239      	str	r1, [r7, #32]
 800924e:	415b      	adcs	r3, r3
 8009250:	627b      	str	r3, [r7, #36]	; 0x24
 8009252:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009256:	4641      	mov	r1, r8
 8009258:	1854      	adds	r4, r2, r1
 800925a:	4649      	mov	r1, r9
 800925c:	eb43 0501 	adc.w	r5, r3, r1
 8009260:	f04f 0200 	mov.w	r2, #0
 8009264:	f04f 0300 	mov.w	r3, #0
 8009268:	00eb      	lsls	r3, r5, #3
 800926a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800926e:	00e2      	lsls	r2, r4, #3
 8009270:	4614      	mov	r4, r2
 8009272:	461d      	mov	r5, r3
 8009274:	4643      	mov	r3, r8
 8009276:	18e3      	adds	r3, r4, r3
 8009278:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800927c:	464b      	mov	r3, r9
 800927e:	eb45 0303 	adc.w	r3, r5, r3
 8009282:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009292:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009296:	f04f 0200 	mov.w	r2, #0
 800929a:	f04f 0300 	mov.w	r3, #0
 800929e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80092a2:	4629      	mov	r1, r5
 80092a4:	008b      	lsls	r3, r1, #2
 80092a6:	4621      	mov	r1, r4
 80092a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092ac:	4621      	mov	r1, r4
 80092ae:	008a      	lsls	r2, r1, #2
 80092b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80092b4:	f7f7 fc50 	bl	8000b58 <__aeabi_uldivmod>
 80092b8:	4602      	mov	r2, r0
 80092ba:	460b      	mov	r3, r1
 80092bc:	4b60      	ldr	r3, [pc, #384]	; (8009440 <UART_SetConfig+0x4e4>)
 80092be:	fba3 2302 	umull	r2, r3, r3, r2
 80092c2:	095b      	lsrs	r3, r3, #5
 80092c4:	011c      	lsls	r4, r3, #4
 80092c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092ca:	2200      	movs	r2, #0
 80092cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80092d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80092d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80092d8:	4642      	mov	r2, r8
 80092da:	464b      	mov	r3, r9
 80092dc:	1891      	adds	r1, r2, r2
 80092de:	61b9      	str	r1, [r7, #24]
 80092e0:	415b      	adcs	r3, r3
 80092e2:	61fb      	str	r3, [r7, #28]
 80092e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092e8:	4641      	mov	r1, r8
 80092ea:	1851      	adds	r1, r2, r1
 80092ec:	6139      	str	r1, [r7, #16]
 80092ee:	4649      	mov	r1, r9
 80092f0:	414b      	adcs	r3, r1
 80092f2:	617b      	str	r3, [r7, #20]
 80092f4:	f04f 0200 	mov.w	r2, #0
 80092f8:	f04f 0300 	mov.w	r3, #0
 80092fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009300:	4659      	mov	r1, fp
 8009302:	00cb      	lsls	r3, r1, #3
 8009304:	4651      	mov	r1, sl
 8009306:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800930a:	4651      	mov	r1, sl
 800930c:	00ca      	lsls	r2, r1, #3
 800930e:	4610      	mov	r0, r2
 8009310:	4619      	mov	r1, r3
 8009312:	4603      	mov	r3, r0
 8009314:	4642      	mov	r2, r8
 8009316:	189b      	adds	r3, r3, r2
 8009318:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800931c:	464b      	mov	r3, r9
 800931e:	460a      	mov	r2, r1
 8009320:	eb42 0303 	adc.w	r3, r2, r3
 8009324:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	67bb      	str	r3, [r7, #120]	; 0x78
 8009332:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009334:	f04f 0200 	mov.w	r2, #0
 8009338:	f04f 0300 	mov.w	r3, #0
 800933c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009340:	4649      	mov	r1, r9
 8009342:	008b      	lsls	r3, r1, #2
 8009344:	4641      	mov	r1, r8
 8009346:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800934a:	4641      	mov	r1, r8
 800934c:	008a      	lsls	r2, r1, #2
 800934e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009352:	f7f7 fc01 	bl	8000b58 <__aeabi_uldivmod>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4b39      	ldr	r3, [pc, #228]	; (8009440 <UART_SetConfig+0x4e4>)
 800935c:	fba3 1302 	umull	r1, r3, r3, r2
 8009360:	095b      	lsrs	r3, r3, #5
 8009362:	2164      	movs	r1, #100	; 0x64
 8009364:	fb01 f303 	mul.w	r3, r1, r3
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	011b      	lsls	r3, r3, #4
 800936c:	3332      	adds	r3, #50	; 0x32
 800936e:	4a34      	ldr	r2, [pc, #208]	; (8009440 <UART_SetConfig+0x4e4>)
 8009370:	fba2 2303 	umull	r2, r3, r2, r3
 8009374:	095b      	lsrs	r3, r3, #5
 8009376:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800937a:	441c      	add	r4, r3
 800937c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009380:	2200      	movs	r2, #0
 8009382:	673b      	str	r3, [r7, #112]	; 0x70
 8009384:	677a      	str	r2, [r7, #116]	; 0x74
 8009386:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800938a:	4642      	mov	r2, r8
 800938c:	464b      	mov	r3, r9
 800938e:	1891      	adds	r1, r2, r2
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	415b      	adcs	r3, r3
 8009394:	60fb      	str	r3, [r7, #12]
 8009396:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800939a:	4641      	mov	r1, r8
 800939c:	1851      	adds	r1, r2, r1
 800939e:	6039      	str	r1, [r7, #0]
 80093a0:	4649      	mov	r1, r9
 80093a2:	414b      	adcs	r3, r1
 80093a4:	607b      	str	r3, [r7, #4]
 80093a6:	f04f 0200 	mov.w	r2, #0
 80093aa:	f04f 0300 	mov.w	r3, #0
 80093ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80093b2:	4659      	mov	r1, fp
 80093b4:	00cb      	lsls	r3, r1, #3
 80093b6:	4651      	mov	r1, sl
 80093b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093bc:	4651      	mov	r1, sl
 80093be:	00ca      	lsls	r2, r1, #3
 80093c0:	4610      	mov	r0, r2
 80093c2:	4619      	mov	r1, r3
 80093c4:	4603      	mov	r3, r0
 80093c6:	4642      	mov	r2, r8
 80093c8:	189b      	adds	r3, r3, r2
 80093ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80093cc:	464b      	mov	r3, r9
 80093ce:	460a      	mov	r2, r1
 80093d0:	eb42 0303 	adc.w	r3, r2, r3
 80093d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80093d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	663b      	str	r3, [r7, #96]	; 0x60
 80093e0:	667a      	str	r2, [r7, #100]	; 0x64
 80093e2:	f04f 0200 	mov.w	r2, #0
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80093ee:	4649      	mov	r1, r9
 80093f0:	008b      	lsls	r3, r1, #2
 80093f2:	4641      	mov	r1, r8
 80093f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093f8:	4641      	mov	r1, r8
 80093fa:	008a      	lsls	r2, r1, #2
 80093fc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009400:	f7f7 fbaa 	bl	8000b58 <__aeabi_uldivmod>
 8009404:	4602      	mov	r2, r0
 8009406:	460b      	mov	r3, r1
 8009408:	4b0d      	ldr	r3, [pc, #52]	; (8009440 <UART_SetConfig+0x4e4>)
 800940a:	fba3 1302 	umull	r1, r3, r3, r2
 800940e:	095b      	lsrs	r3, r3, #5
 8009410:	2164      	movs	r1, #100	; 0x64
 8009412:	fb01 f303 	mul.w	r3, r1, r3
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	011b      	lsls	r3, r3, #4
 800941a:	3332      	adds	r3, #50	; 0x32
 800941c:	4a08      	ldr	r2, [pc, #32]	; (8009440 <UART_SetConfig+0x4e4>)
 800941e:	fba2 2303 	umull	r2, r3, r2, r3
 8009422:	095b      	lsrs	r3, r3, #5
 8009424:	f003 020f 	and.w	r2, r3, #15
 8009428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4422      	add	r2, r4
 8009430:	609a      	str	r2, [r3, #8]
}
 8009432:	bf00      	nop
 8009434:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009438:	46bd      	mov	sp, r7
 800943a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800943e:	bf00      	nop
 8009440:	51eb851f 	.word	0x51eb851f

08009444 <__NVIC_SetPriority>:
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	4603      	mov	r3, r0
 800944c:	6039      	str	r1, [r7, #0]
 800944e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009454:	2b00      	cmp	r3, #0
 8009456:	db0a      	blt.n	800946e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	b2da      	uxtb	r2, r3
 800945c:	490c      	ldr	r1, [pc, #48]	; (8009490 <__NVIC_SetPriority+0x4c>)
 800945e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009462:	0112      	lsls	r2, r2, #4
 8009464:	b2d2      	uxtb	r2, r2
 8009466:	440b      	add	r3, r1
 8009468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800946c:	e00a      	b.n	8009484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	b2da      	uxtb	r2, r3
 8009472:	4908      	ldr	r1, [pc, #32]	; (8009494 <__NVIC_SetPriority+0x50>)
 8009474:	79fb      	ldrb	r3, [r7, #7]
 8009476:	f003 030f 	and.w	r3, r3, #15
 800947a:	3b04      	subs	r3, #4
 800947c:	0112      	lsls	r2, r2, #4
 800947e:	b2d2      	uxtb	r2, r2
 8009480:	440b      	add	r3, r1
 8009482:	761a      	strb	r2, [r3, #24]
}
 8009484:	bf00      	nop
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr
 8009490:	e000e100 	.word	0xe000e100
 8009494:	e000ed00 	.word	0xe000ed00

08009498 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009498:	b580      	push	{r7, lr}
 800949a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800949c:	2100      	movs	r1, #0
 800949e:	f06f 0004 	mvn.w	r0, #4
 80094a2:	f7ff ffcf 	bl	8009444 <__NVIC_SetPriority>
#endif
}
 80094a6:	bf00      	nop
 80094a8:	bd80      	pop	{r7, pc}
	...

080094ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80094ac:	b480      	push	{r7}
 80094ae:	b083      	sub	sp, #12
 80094b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094b2:	f3ef 8305 	mrs	r3, IPSR
 80094b6:	603b      	str	r3, [r7, #0]
  return(result);
 80094b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d003      	beq.n	80094c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80094be:	f06f 0305 	mvn.w	r3, #5
 80094c2:	607b      	str	r3, [r7, #4]
 80094c4:	e00c      	b.n	80094e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80094c6:	4b0a      	ldr	r3, [pc, #40]	; (80094f0 <osKernelInitialize+0x44>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d105      	bne.n	80094da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80094ce:	4b08      	ldr	r3, [pc, #32]	; (80094f0 <osKernelInitialize+0x44>)
 80094d0:	2201      	movs	r2, #1
 80094d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80094d4:	2300      	movs	r3, #0
 80094d6:	607b      	str	r3, [r7, #4]
 80094d8:	e002      	b.n	80094e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80094da:	f04f 33ff 	mov.w	r3, #4294967295
 80094de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80094e0:	687b      	ldr	r3, [r7, #4]
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	370c      	adds	r7, #12
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr
 80094ee:	bf00      	nop
 80094f0:	20000a6c 	.word	0x20000a6c

080094f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094fa:	f3ef 8305 	mrs	r3, IPSR
 80094fe:	603b      	str	r3, [r7, #0]
  return(result);
 8009500:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009502:	2b00      	cmp	r3, #0
 8009504:	d003      	beq.n	800950e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009506:	f06f 0305 	mvn.w	r3, #5
 800950a:	607b      	str	r3, [r7, #4]
 800950c:	e010      	b.n	8009530 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800950e:	4b0b      	ldr	r3, [pc, #44]	; (800953c <osKernelStart+0x48>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	2b01      	cmp	r3, #1
 8009514:	d109      	bne.n	800952a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009516:	f7ff ffbf 	bl	8009498 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800951a:	4b08      	ldr	r3, [pc, #32]	; (800953c <osKernelStart+0x48>)
 800951c:	2202      	movs	r2, #2
 800951e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009520:	f001 f87c 	bl	800a61c <vTaskStartScheduler>
      stat = osOK;
 8009524:	2300      	movs	r3, #0
 8009526:	607b      	str	r3, [r7, #4]
 8009528:	e002      	b.n	8009530 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800952a:	f04f 33ff 	mov.w	r3, #4294967295
 800952e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009530:	687b      	ldr	r3, [r7, #4]
}
 8009532:	4618      	mov	r0, r3
 8009534:	3708      	adds	r7, #8
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	20000a6c 	.word	0x20000a6c

08009540 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009540:	b580      	push	{r7, lr}
 8009542:	b08e      	sub	sp, #56	; 0x38
 8009544:	af04      	add	r7, sp, #16
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	60b9      	str	r1, [r7, #8]
 800954a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800954c:	2300      	movs	r3, #0
 800954e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009550:	f3ef 8305 	mrs	r3, IPSR
 8009554:	617b      	str	r3, [r7, #20]
  return(result);
 8009556:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009558:	2b00      	cmp	r3, #0
 800955a:	d17e      	bne.n	800965a <osThreadNew+0x11a>
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d07b      	beq.n	800965a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009562:	2380      	movs	r3, #128	; 0x80
 8009564:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009566:	2318      	movs	r3, #24
 8009568:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800956a:	2300      	movs	r3, #0
 800956c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800956e:	f04f 33ff 	mov.w	r3, #4294967295
 8009572:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d045      	beq.n	8009606 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d002      	beq.n	8009588 <osThreadNew+0x48>
        name = attr->name;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d002      	beq.n	8009596 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	699b      	ldr	r3, [r3, #24]
 8009594:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d008      	beq.n	80095ae <osThreadNew+0x6e>
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	2b38      	cmp	r3, #56	; 0x38
 80095a0:	d805      	bhi.n	80095ae <osThreadNew+0x6e>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	685b      	ldr	r3, [r3, #4]
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d001      	beq.n	80095b2 <osThreadNew+0x72>
        return (NULL);
 80095ae:	2300      	movs	r3, #0
 80095b0:	e054      	b.n	800965c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	695b      	ldr	r3, [r3, #20]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	695b      	ldr	r3, [r3, #20]
 80095be:	089b      	lsrs	r3, r3, #2
 80095c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	689b      	ldr	r3, [r3, #8]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d00e      	beq.n	80095e8 <osThreadNew+0xa8>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	68db      	ldr	r3, [r3, #12]
 80095ce:	2bbb      	cmp	r3, #187	; 0xbb
 80095d0:	d90a      	bls.n	80095e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d006      	beq.n	80095e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	695b      	ldr	r3, [r3, #20]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d002      	beq.n	80095e8 <osThreadNew+0xa8>
        mem = 1;
 80095e2:	2301      	movs	r3, #1
 80095e4:	61bb      	str	r3, [r7, #24]
 80095e6:	e010      	b.n	800960a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	689b      	ldr	r3, [r3, #8]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d10c      	bne.n	800960a <osThreadNew+0xca>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	68db      	ldr	r3, [r3, #12]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d108      	bne.n	800960a <osThreadNew+0xca>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	691b      	ldr	r3, [r3, #16]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d104      	bne.n	800960a <osThreadNew+0xca>
          mem = 0;
 8009600:	2300      	movs	r3, #0
 8009602:	61bb      	str	r3, [r7, #24]
 8009604:	e001      	b.n	800960a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009606:	2300      	movs	r3, #0
 8009608:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	2b01      	cmp	r3, #1
 800960e:	d110      	bne.n	8009632 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009614:	687a      	ldr	r2, [r7, #4]
 8009616:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009618:	9202      	str	r2, [sp, #8]
 800961a:	9301      	str	r3, [sp, #4]
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	9300      	str	r3, [sp, #0]
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	6a3a      	ldr	r2, [r7, #32]
 8009624:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009626:	68f8      	ldr	r0, [r7, #12]
 8009628:	f000 fe0c 	bl	800a244 <xTaskCreateStatic>
 800962c:	4603      	mov	r3, r0
 800962e:	613b      	str	r3, [r7, #16]
 8009630:	e013      	b.n	800965a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009632:	69bb      	ldr	r3, [r7, #24]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d110      	bne.n	800965a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009638:	6a3b      	ldr	r3, [r7, #32]
 800963a:	b29a      	uxth	r2, r3
 800963c:	f107 0310 	add.w	r3, r7, #16
 8009640:	9301      	str	r3, [sp, #4]
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	9300      	str	r3, [sp, #0]
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800964a:	68f8      	ldr	r0, [r7, #12]
 800964c:	f000 fe57 	bl	800a2fe <xTaskCreate>
 8009650:	4603      	mov	r3, r0
 8009652:	2b01      	cmp	r3, #1
 8009654:	d001      	beq.n	800965a <osThreadNew+0x11a>
            hTask = NULL;
 8009656:	2300      	movs	r3, #0
 8009658:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800965a:	693b      	ldr	r3, [r7, #16]
}
 800965c:	4618      	mov	r0, r3
 800965e:	3728      	adds	r7, #40	; 0x28
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800966c:	f3ef 8305 	mrs	r3, IPSR
 8009670:	60bb      	str	r3, [r7, #8]
  return(result);
 8009672:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009674:	2b00      	cmp	r3, #0
 8009676:	d003      	beq.n	8009680 <osDelay+0x1c>
    stat = osErrorISR;
 8009678:	f06f 0305 	mvn.w	r3, #5
 800967c:	60fb      	str	r3, [r7, #12]
 800967e:	e007      	b.n	8009690 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009680:	2300      	movs	r3, #0
 8009682:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d002      	beq.n	8009690 <osDelay+0x2c>
      vTaskDelay(ticks);
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 ff92 	bl	800a5b4 <vTaskDelay>
    }
  }

  return (stat);
 8009690:	68fb      	ldr	r3, [r7, #12]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
	...

0800969c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800969c:	b480      	push	{r7}
 800969e:	b085      	sub	sp, #20
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	4a07      	ldr	r2, [pc, #28]	; (80096c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80096ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	4a06      	ldr	r2, [pc, #24]	; (80096cc <vApplicationGetIdleTaskMemory+0x30>)
 80096b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2280      	movs	r2, #128	; 0x80
 80096b8:	601a      	str	r2, [r3, #0]
}
 80096ba:	bf00      	nop
 80096bc:	3714      	adds	r7, #20
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr
 80096c6:	bf00      	nop
 80096c8:	20000a70 	.word	0x20000a70
 80096cc:	20000b2c 	.word	0x20000b2c

080096d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80096d0:	b480      	push	{r7}
 80096d2:	b085      	sub	sp, #20
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	4a07      	ldr	r2, [pc, #28]	; (80096fc <vApplicationGetTimerTaskMemory+0x2c>)
 80096e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	4a06      	ldr	r2, [pc, #24]	; (8009700 <vApplicationGetTimerTaskMemory+0x30>)
 80096e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80096ee:	601a      	str	r2, [r3, #0]
}
 80096f0:	bf00      	nop
 80096f2:	3714      	adds	r7, #20
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr
 80096fc:	20000d2c 	.word	0x20000d2c
 8009700:	20000de8 	.word	0x20000de8

08009704 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009704:	b480      	push	{r7}
 8009706:	b083      	sub	sp, #12
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f103 0208 	add.w	r2, r3, #8
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f04f 32ff 	mov.w	r2, #4294967295
 800971c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f103 0208 	add.w	r2, r3, #8
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f103 0208 	add.w	r2, r3, #8
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009738:	bf00      	nop
 800973a:	370c      	adds	r7, #12
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr

08009744 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009752:	bf00      	nop
 8009754:	370c      	adds	r7, #12
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr

0800975e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800975e:	b480      	push	{r7}
 8009760:	b085      	sub	sp, #20
 8009762:	af00      	add	r7, sp, #0
 8009764:	6078      	str	r0, [r7, #4]
 8009766:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	689a      	ldr	r2, [r3, #8]
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	683a      	ldr	r2, [r7, #0]
 8009782:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	683a      	ldr	r2, [r7, #0]
 8009788:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	1c5a      	adds	r2, r3, #1
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	601a      	str	r2, [r3, #0]
}
 800979a:	bf00      	nop
 800979c:	3714      	adds	r7, #20
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr

080097a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80097a6:	b480      	push	{r7}
 80097a8:	b085      	sub	sp, #20
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
 80097ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097bc:	d103      	bne.n	80097c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	691b      	ldr	r3, [r3, #16]
 80097c2:	60fb      	str	r3, [r7, #12]
 80097c4:	e00c      	b.n	80097e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	3308      	adds	r3, #8
 80097ca:	60fb      	str	r3, [r7, #12]
 80097cc:	e002      	b.n	80097d4 <vListInsert+0x2e>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	60fb      	str	r3, [r7, #12]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68ba      	ldr	r2, [r7, #8]
 80097dc:	429a      	cmp	r2, r3
 80097de:	d2f6      	bcs.n	80097ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	685a      	ldr	r2, [r3, #4]
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	68fa      	ldr	r2, [r7, #12]
 80097f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	683a      	ldr	r2, [r7, #0]
 80097fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	687a      	ldr	r2, [r7, #4]
 8009800:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	1c5a      	adds	r2, r3, #1
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	601a      	str	r2, [r3, #0]
}
 800980c:	bf00      	nop
 800980e:	3714      	adds	r7, #20
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009818:	b480      	push	{r7}
 800981a:	b085      	sub	sp, #20
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	691b      	ldr	r3, [r3, #16]
 8009824:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	6892      	ldr	r2, [r2, #8]
 800982e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	689b      	ldr	r3, [r3, #8]
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	6852      	ldr	r2, [r2, #4]
 8009838:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	685b      	ldr	r3, [r3, #4]
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	429a      	cmp	r2, r3
 8009842:	d103      	bne.n	800984c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	689a      	ldr	r2, [r3, #8]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	1e5a      	subs	r2, r3, #1
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
}
 8009860:	4618      	mov	r0, r3
 8009862:	3714      	adds	r7, #20
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d10a      	bne.n	8009896 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009892:	bf00      	nop
 8009894:	e7fe      	b.n	8009894 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009896:	f002 f875 	bl	800b984 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098a2:	68f9      	ldr	r1, [r7, #12]
 80098a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80098a6:	fb01 f303 	mul.w	r3, r1, r3
 80098aa:	441a      	add	r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098c6:	3b01      	subs	r3, #1
 80098c8:	68f9      	ldr	r1, [r7, #12]
 80098ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80098cc:	fb01 f303 	mul.w	r3, r1, r3
 80098d0:	441a      	add	r2, r3
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	22ff      	movs	r2, #255	; 0xff
 80098da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	22ff      	movs	r2, #255	; 0xff
 80098e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d114      	bne.n	8009916 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d01a      	beq.n	800992a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	3310      	adds	r3, #16
 80098f8:	4618      	mov	r0, r3
 80098fa:	f001 f929 	bl	800ab50 <xTaskRemoveFromEventList>
 80098fe:	4603      	mov	r3, r0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d012      	beq.n	800992a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009904:	4b0c      	ldr	r3, [pc, #48]	; (8009938 <xQueueGenericReset+0xcc>)
 8009906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800990a:	601a      	str	r2, [r3, #0]
 800990c:	f3bf 8f4f 	dsb	sy
 8009910:	f3bf 8f6f 	isb	sy
 8009914:	e009      	b.n	800992a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	3310      	adds	r3, #16
 800991a:	4618      	mov	r0, r3
 800991c:	f7ff fef2 	bl	8009704 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	3324      	adds	r3, #36	; 0x24
 8009924:	4618      	mov	r0, r3
 8009926:	f7ff feed 	bl	8009704 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800992a:	f002 f85b 	bl	800b9e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800992e:	2301      	movs	r3, #1
}
 8009930:	4618      	mov	r0, r3
 8009932:	3710      	adds	r7, #16
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}
 8009938:	e000ed04 	.word	0xe000ed04

0800993c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800993c:	b580      	push	{r7, lr}
 800993e:	b08e      	sub	sp, #56	; 0x38
 8009940:	af02      	add	r7, sp, #8
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	607a      	str	r2, [r7, #4]
 8009948:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10a      	bne.n	8009966 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009954:	f383 8811 	msr	BASEPRI, r3
 8009958:	f3bf 8f6f 	isb	sy
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009962:	bf00      	nop
 8009964:	e7fe      	b.n	8009964 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d10a      	bne.n	8009982 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800996c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009970:	f383 8811 	msr	BASEPRI, r3
 8009974:	f3bf 8f6f 	isb	sy
 8009978:	f3bf 8f4f 	dsb	sy
 800997c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800997e:	bf00      	nop
 8009980:	e7fe      	b.n	8009980 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d002      	beq.n	800998e <xQueueGenericCreateStatic+0x52>
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <xQueueGenericCreateStatic+0x56>
 800998e:	2301      	movs	r3, #1
 8009990:	e000      	b.n	8009994 <xQueueGenericCreateStatic+0x58>
 8009992:	2300      	movs	r3, #0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d10a      	bne.n	80099ae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	623b      	str	r3, [r7, #32]
}
 80099aa:	bf00      	nop
 80099ac:	e7fe      	b.n	80099ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d102      	bne.n	80099ba <xQueueGenericCreateStatic+0x7e>
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d101      	bne.n	80099be <xQueueGenericCreateStatic+0x82>
 80099ba:	2301      	movs	r3, #1
 80099bc:	e000      	b.n	80099c0 <xQueueGenericCreateStatic+0x84>
 80099be:	2300      	movs	r3, #0
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d10a      	bne.n	80099da <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80099c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c8:	f383 8811 	msr	BASEPRI, r3
 80099cc:	f3bf 8f6f 	isb	sy
 80099d0:	f3bf 8f4f 	dsb	sy
 80099d4:	61fb      	str	r3, [r7, #28]
}
 80099d6:	bf00      	nop
 80099d8:	e7fe      	b.n	80099d8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80099da:	2350      	movs	r3, #80	; 0x50
 80099dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	2b50      	cmp	r3, #80	; 0x50
 80099e2:	d00a      	beq.n	80099fa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80099e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e8:	f383 8811 	msr	BASEPRI, r3
 80099ec:	f3bf 8f6f 	isb	sy
 80099f0:	f3bf 8f4f 	dsb	sy
 80099f4:	61bb      	str	r3, [r7, #24]
}
 80099f6:	bf00      	nop
 80099f8:	e7fe      	b.n	80099f8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80099fa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00d      	beq.n	8009a22 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a08:	2201      	movs	r2, #1
 8009a0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a0e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	4613      	mov	r3, r2
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	68b9      	ldr	r1, [r7, #8]
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 f805 	bl	8009a2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3730      	adds	r7, #48	; 0x30
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b084      	sub	sp, #16
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	607a      	str	r2, [r7, #4]
 8009a38:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d103      	bne.n	8009a48 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	69ba      	ldr	r2, [r7, #24]
 8009a44:	601a      	str	r2, [r3, #0]
 8009a46:	e002      	b.n	8009a4e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a48:	69bb      	ldr	r3, [r7, #24]
 8009a4a:	687a      	ldr	r2, [r7, #4]
 8009a4c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009a4e:	69bb      	ldr	r3, [r7, #24]
 8009a50:	68fa      	ldr	r2, [r7, #12]
 8009a52:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	68ba      	ldr	r2, [r7, #8]
 8009a58:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a5a:	2101      	movs	r1, #1
 8009a5c:	69b8      	ldr	r0, [r7, #24]
 8009a5e:	f7ff ff05 	bl	800986c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	78fa      	ldrb	r2, [r7, #3]
 8009a66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009a6a:	bf00      	nop
 8009a6c:	3710      	adds	r7, #16
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
	...

08009a74 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b08e      	sub	sp, #56	; 0x38
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	60b9      	str	r1, [r7, #8]
 8009a7e:	607a      	str	r2, [r7, #4]
 8009a80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009a82:	2300      	movs	r3, #0
 8009a84:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d10a      	bne.n	8009aa6 <xQueueGenericSend+0x32>
	__asm volatile
 8009a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a94:	f383 8811 	msr	BASEPRI, r3
 8009a98:	f3bf 8f6f 	isb	sy
 8009a9c:	f3bf 8f4f 	dsb	sy
 8009aa0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009aa2:	bf00      	nop
 8009aa4:	e7fe      	b.n	8009aa4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d103      	bne.n	8009ab4 <xQueueGenericSend+0x40>
 8009aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d101      	bne.n	8009ab8 <xQueueGenericSend+0x44>
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	e000      	b.n	8009aba <xQueueGenericSend+0x46>
 8009ab8:	2300      	movs	r3, #0
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d10a      	bne.n	8009ad4 <xQueueGenericSend+0x60>
	__asm volatile
 8009abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac2:	f383 8811 	msr	BASEPRI, r3
 8009ac6:	f3bf 8f6f 	isb	sy
 8009aca:	f3bf 8f4f 	dsb	sy
 8009ace:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009ad0:	bf00      	nop
 8009ad2:	e7fe      	b.n	8009ad2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	2b02      	cmp	r3, #2
 8009ad8:	d103      	bne.n	8009ae2 <xQueueGenericSend+0x6e>
 8009ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d101      	bne.n	8009ae6 <xQueueGenericSend+0x72>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	e000      	b.n	8009ae8 <xQueueGenericSend+0x74>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d10a      	bne.n	8009b02 <xQueueGenericSend+0x8e>
	__asm volatile
 8009aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af0:	f383 8811 	msr	BASEPRI, r3
 8009af4:	f3bf 8f6f 	isb	sy
 8009af8:	f3bf 8f4f 	dsb	sy
 8009afc:	623b      	str	r3, [r7, #32]
}
 8009afe:	bf00      	nop
 8009b00:	e7fe      	b.n	8009b00 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b02:	f001 f9e7 	bl	800aed4 <xTaskGetSchedulerState>
 8009b06:	4603      	mov	r3, r0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d102      	bne.n	8009b12 <xQueueGenericSend+0x9e>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d101      	bne.n	8009b16 <xQueueGenericSend+0xa2>
 8009b12:	2301      	movs	r3, #1
 8009b14:	e000      	b.n	8009b18 <xQueueGenericSend+0xa4>
 8009b16:	2300      	movs	r3, #0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d10a      	bne.n	8009b32 <xQueueGenericSend+0xbe>
	__asm volatile
 8009b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b20:	f383 8811 	msr	BASEPRI, r3
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	f3bf 8f4f 	dsb	sy
 8009b2c:	61fb      	str	r3, [r7, #28]
}
 8009b2e:	bf00      	nop
 8009b30:	e7fe      	b.n	8009b30 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009b32:	f001 ff27 	bl	800b984 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d302      	bcc.n	8009b48 <xQueueGenericSend+0xd4>
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d129      	bne.n	8009b9c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b48:	683a      	ldr	r2, [r7, #0]
 8009b4a:	68b9      	ldr	r1, [r7, #8]
 8009b4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009b4e:	f000 fa0b 	bl	8009f68 <prvCopyDataToQueue>
 8009b52:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d010      	beq.n	8009b7e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b5e:	3324      	adds	r3, #36	; 0x24
 8009b60:	4618      	mov	r0, r3
 8009b62:	f000 fff5 	bl	800ab50 <xTaskRemoveFromEventList>
 8009b66:	4603      	mov	r3, r0
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d013      	beq.n	8009b94 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009b6c:	4b3f      	ldr	r3, [pc, #252]	; (8009c6c <xQueueGenericSend+0x1f8>)
 8009b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b72:	601a      	str	r2, [r3, #0]
 8009b74:	f3bf 8f4f 	dsb	sy
 8009b78:	f3bf 8f6f 	isb	sy
 8009b7c:	e00a      	b.n	8009b94 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d007      	beq.n	8009b94 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009b84:	4b39      	ldr	r3, [pc, #228]	; (8009c6c <xQueueGenericSend+0x1f8>)
 8009b86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b8a:	601a      	str	r2, [r3, #0]
 8009b8c:	f3bf 8f4f 	dsb	sy
 8009b90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009b94:	f001 ff26 	bl	800b9e4 <vPortExitCritical>
				return pdPASS;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e063      	b.n	8009c64 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d103      	bne.n	8009baa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ba2:	f001 ff1f 	bl	800b9e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	e05c      	b.n	8009c64 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d106      	bne.n	8009bbe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009bb0:	f107 0314 	add.w	r3, r7, #20
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	f001 f82f 	bl	800ac18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009bbe:	f001 ff11 	bl	800b9e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009bc2:	f000 fd9b 	bl	800a6fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009bc6:	f001 fedd 	bl	800b984 <vPortEnterCritical>
 8009bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bcc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009bd0:	b25b      	sxtb	r3, r3
 8009bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd6:	d103      	bne.n	8009be0 <xQueueGenericSend+0x16c>
 8009bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bda:	2200      	movs	r2, #0
 8009bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009be6:	b25b      	sxtb	r3, r3
 8009be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bec:	d103      	bne.n	8009bf6 <xQueueGenericSend+0x182>
 8009bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009bf6:	f001 fef5 	bl	800b9e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009bfa:	1d3a      	adds	r2, r7, #4
 8009bfc:	f107 0314 	add.w	r3, r7, #20
 8009c00:	4611      	mov	r1, r2
 8009c02:	4618      	mov	r0, r3
 8009c04:	f001 f81e 	bl	800ac44 <xTaskCheckForTimeOut>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d124      	bne.n	8009c58 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009c0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c10:	f000 faa2 	bl	800a158 <prvIsQueueFull>
 8009c14:	4603      	mov	r3, r0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d018      	beq.n	8009c4c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c1c:	3310      	adds	r3, #16
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	4611      	mov	r1, r2
 8009c22:	4618      	mov	r0, r3
 8009c24:	f000 ff44 	bl	800aab0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009c28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c2a:	f000 fa2d 	bl	800a088 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009c2e:	f000 fd73 	bl	800a718 <xTaskResumeAll>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	f47f af7c 	bne.w	8009b32 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009c3a:	4b0c      	ldr	r3, [pc, #48]	; (8009c6c <xQueueGenericSend+0x1f8>)
 8009c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c40:	601a      	str	r2, [r3, #0]
 8009c42:	f3bf 8f4f 	dsb	sy
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	e772      	b.n	8009b32 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009c4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c4e:	f000 fa1b 	bl	800a088 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c52:	f000 fd61 	bl	800a718 <xTaskResumeAll>
 8009c56:	e76c      	b.n	8009b32 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009c58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c5a:	f000 fa15 	bl	800a088 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c5e:	f000 fd5b 	bl	800a718 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009c62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3738      	adds	r7, #56	; 0x38
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	e000ed04 	.word	0xe000ed04

08009c70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b090      	sub	sp, #64	; 0x40
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	60f8      	str	r0, [r7, #12]
 8009c78:	60b9      	str	r1, [r7, #8]
 8009c7a:	607a      	str	r2, [r7, #4]
 8009c7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d10a      	bne.n	8009c9e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c9a:	bf00      	nop
 8009c9c:	e7fe      	b.n	8009c9c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d103      	bne.n	8009cac <xQueueGenericSendFromISR+0x3c>
 8009ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d101      	bne.n	8009cb0 <xQueueGenericSendFromISR+0x40>
 8009cac:	2301      	movs	r3, #1
 8009cae:	e000      	b.n	8009cb2 <xQueueGenericSendFromISR+0x42>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d10a      	bne.n	8009ccc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009cc8:	bf00      	nop
 8009cca:	e7fe      	b.n	8009cca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	d103      	bne.n	8009cda <xQueueGenericSendFromISR+0x6a>
 8009cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d101      	bne.n	8009cde <xQueueGenericSendFromISR+0x6e>
 8009cda:	2301      	movs	r3, #1
 8009cdc:	e000      	b.n	8009ce0 <xQueueGenericSendFromISR+0x70>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d10a      	bne.n	8009cfa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce8:	f383 8811 	msr	BASEPRI, r3
 8009cec:	f3bf 8f6f 	isb	sy
 8009cf0:	f3bf 8f4f 	dsb	sy
 8009cf4:	623b      	str	r3, [r7, #32]
}
 8009cf6:	bf00      	nop
 8009cf8:	e7fe      	b.n	8009cf8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009cfa:	f001 ff25 	bl	800bb48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009cfe:	f3ef 8211 	mrs	r2, BASEPRI
 8009d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d06:	f383 8811 	msr	BASEPRI, r3
 8009d0a:	f3bf 8f6f 	isb	sy
 8009d0e:	f3bf 8f4f 	dsb	sy
 8009d12:	61fa      	str	r2, [r7, #28]
 8009d14:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009d16:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009d18:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d302      	bcc.n	8009d2c <xQueueGenericSendFromISR+0xbc>
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d12f      	bne.n	8009d8c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d3c:	683a      	ldr	r2, [r7, #0]
 8009d3e:	68b9      	ldr	r1, [r7, #8]
 8009d40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009d42:	f000 f911 	bl	8009f68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009d46:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d4e:	d112      	bne.n	8009d76 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d016      	beq.n	8009d86 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d5a:	3324      	adds	r3, #36	; 0x24
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f000 fef7 	bl	800ab50 <xTaskRemoveFromEventList>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d00e      	beq.n	8009d86 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00b      	beq.n	8009d86 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2201      	movs	r2, #1
 8009d72:	601a      	str	r2, [r3, #0]
 8009d74:	e007      	b.n	8009d86 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009d76:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009d7a:	3301      	adds	r3, #1
 8009d7c:	b2db      	uxtb	r3, r3
 8009d7e:	b25a      	sxtb	r2, r3
 8009d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009d86:	2301      	movs	r3, #1
 8009d88:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009d8a:	e001      	b.n	8009d90 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d92:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009d9a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	3740      	adds	r7, #64	; 0x40
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}
	...

08009da8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b08c      	sub	sp, #48	; 0x30
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009db4:	2300      	movs	r3, #0
 8009db6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d10a      	bne.n	8009dd8 <xQueueReceive+0x30>
	__asm volatile
 8009dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc6:	f383 8811 	msr	BASEPRI, r3
 8009dca:	f3bf 8f6f 	isb	sy
 8009dce:	f3bf 8f4f 	dsb	sy
 8009dd2:	623b      	str	r3, [r7, #32]
}
 8009dd4:	bf00      	nop
 8009dd6:	e7fe      	b.n	8009dd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d103      	bne.n	8009de6 <xQueueReceive+0x3e>
 8009dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d101      	bne.n	8009dea <xQueueReceive+0x42>
 8009de6:	2301      	movs	r3, #1
 8009de8:	e000      	b.n	8009dec <xQueueReceive+0x44>
 8009dea:	2300      	movs	r3, #0
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d10a      	bne.n	8009e06 <xQueueReceive+0x5e>
	__asm volatile
 8009df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df4:	f383 8811 	msr	BASEPRI, r3
 8009df8:	f3bf 8f6f 	isb	sy
 8009dfc:	f3bf 8f4f 	dsb	sy
 8009e00:	61fb      	str	r3, [r7, #28]
}
 8009e02:	bf00      	nop
 8009e04:	e7fe      	b.n	8009e04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e06:	f001 f865 	bl	800aed4 <xTaskGetSchedulerState>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d102      	bne.n	8009e16 <xQueueReceive+0x6e>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d101      	bne.n	8009e1a <xQueueReceive+0x72>
 8009e16:	2301      	movs	r3, #1
 8009e18:	e000      	b.n	8009e1c <xQueueReceive+0x74>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d10a      	bne.n	8009e36 <xQueueReceive+0x8e>
	__asm volatile
 8009e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e24:	f383 8811 	msr	BASEPRI, r3
 8009e28:	f3bf 8f6f 	isb	sy
 8009e2c:	f3bf 8f4f 	dsb	sy
 8009e30:	61bb      	str	r3, [r7, #24]
}
 8009e32:	bf00      	nop
 8009e34:	e7fe      	b.n	8009e34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e36:	f001 fda5 	bl	800b984 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d01f      	beq.n	8009e86 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e46:	68b9      	ldr	r1, [r7, #8]
 8009e48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e4a:	f000 f8f7 	bl	800a03c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e50:	1e5a      	subs	r2, r3, #1
 8009e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e58:	691b      	ldr	r3, [r3, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d00f      	beq.n	8009e7e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e60:	3310      	adds	r3, #16
 8009e62:	4618      	mov	r0, r3
 8009e64:	f000 fe74 	bl	800ab50 <xTaskRemoveFromEventList>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d007      	beq.n	8009e7e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009e6e:	4b3d      	ldr	r3, [pc, #244]	; (8009f64 <xQueueReceive+0x1bc>)
 8009e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e74:	601a      	str	r2, [r3, #0]
 8009e76:	f3bf 8f4f 	dsb	sy
 8009e7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009e7e:	f001 fdb1 	bl	800b9e4 <vPortExitCritical>
				return pdPASS;
 8009e82:	2301      	movs	r3, #1
 8009e84:	e069      	b.n	8009f5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d103      	bne.n	8009e94 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e8c:	f001 fdaa 	bl	800b9e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e90:	2300      	movs	r3, #0
 8009e92:	e062      	b.n	8009f5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d106      	bne.n	8009ea8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e9a:	f107 0310 	add.w	r3, r7, #16
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f000 feba 	bl	800ac18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ea8:	f001 fd9c 	bl	800b9e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009eac:	f000 fc26 	bl	800a6fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009eb0:	f001 fd68 	bl	800b984 <vPortEnterCritical>
 8009eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009eba:	b25b      	sxtb	r3, r3
 8009ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ec0:	d103      	bne.n	8009eca <xQueueReceive+0x122>
 8009ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ecc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ed0:	b25b      	sxtb	r3, r3
 8009ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed6:	d103      	bne.n	8009ee0 <xQueueReceive+0x138>
 8009ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eda:	2200      	movs	r2, #0
 8009edc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ee0:	f001 fd80 	bl	800b9e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ee4:	1d3a      	adds	r2, r7, #4
 8009ee6:	f107 0310 	add.w	r3, r7, #16
 8009eea:	4611      	mov	r1, r2
 8009eec:	4618      	mov	r0, r3
 8009eee:	f000 fea9 	bl	800ac44 <xTaskCheckForTimeOut>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d123      	bne.n	8009f40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ef8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009efa:	f000 f917 	bl	800a12c <prvIsQueueEmpty>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d017      	beq.n	8009f34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f06:	3324      	adds	r3, #36	; 0x24
 8009f08:	687a      	ldr	r2, [r7, #4]
 8009f0a:	4611      	mov	r1, r2
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f000 fdcf 	bl	800aab0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f14:	f000 f8b8 	bl	800a088 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009f18:	f000 fbfe 	bl	800a718 <xTaskResumeAll>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d189      	bne.n	8009e36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009f22:	4b10      	ldr	r3, [pc, #64]	; (8009f64 <xQueueReceive+0x1bc>)
 8009f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f28:	601a      	str	r2, [r3, #0]
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	f3bf 8f6f 	isb	sy
 8009f32:	e780      	b.n	8009e36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009f34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f36:	f000 f8a7 	bl	800a088 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f3a:	f000 fbed 	bl	800a718 <xTaskResumeAll>
 8009f3e:	e77a      	b.n	8009e36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009f40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f42:	f000 f8a1 	bl	800a088 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f46:	f000 fbe7 	bl	800a718 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f4c:	f000 f8ee 	bl	800a12c <prvIsQueueEmpty>
 8009f50:	4603      	mov	r3, r0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	f43f af6f 	beq.w	8009e36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009f58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3730      	adds	r7, #48	; 0x30
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	e000ed04 	.word	0xe000ed04

08009f68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	60f8      	str	r0, [r7, #12]
 8009f70:	60b9      	str	r1, [r7, #8]
 8009f72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009f74:	2300      	movs	r3, #0
 8009f76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d10d      	bne.n	8009fa2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d14d      	bne.n	800a02a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	4618      	mov	r0, r3
 8009f94:	f000 ffbc 	bl	800af10 <xTaskPriorityDisinherit>
 8009f98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	609a      	str	r2, [r3, #8]
 8009fa0:	e043      	b.n	800a02a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d119      	bne.n	8009fdc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	6858      	ldr	r0, [r3, #4]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	68b9      	ldr	r1, [r7, #8]
 8009fb4:	f002 f81e 	bl	800bff4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	685a      	ldr	r2, [r3, #4]
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc0:	441a      	add	r2, r3
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	685a      	ldr	r2, [r3, #4]
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	d32b      	bcc.n	800a02a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681a      	ldr	r2, [r3, #0]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	605a      	str	r2, [r3, #4]
 8009fda:	e026      	b.n	800a02a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	68d8      	ldr	r0, [r3, #12]
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	68b9      	ldr	r1, [r7, #8]
 8009fe8:	f002 f804 	bl	800bff4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	68da      	ldr	r2, [r3, #12]
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ff4:	425b      	negs	r3, r3
 8009ff6:	441a      	add	r2, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	68da      	ldr	r2, [r3, #12]
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	429a      	cmp	r2, r3
 800a006:	d207      	bcs.n	800a018 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	689a      	ldr	r2, [r3, #8]
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a010:	425b      	negs	r3, r3
 800a012:	441a      	add	r2, r3
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2b02      	cmp	r3, #2
 800a01c:	d105      	bne.n	800a02a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d002      	beq.n	800a02a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	3b01      	subs	r3, #1
 800a028:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	1c5a      	adds	r2, r3, #1
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a032:	697b      	ldr	r3, [r7, #20]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3718      	adds	r7, #24
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d018      	beq.n	800a080 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	68da      	ldr	r2, [r3, #12]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a056:	441a      	add	r2, r3
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	68da      	ldr	r2, [r3, #12]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	429a      	cmp	r2, r3
 800a066:	d303      	bcc.n	800a070 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	68d9      	ldr	r1, [r3, #12]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a078:	461a      	mov	r2, r3
 800a07a:	6838      	ldr	r0, [r7, #0]
 800a07c:	f001 ffba 	bl	800bff4 <memcpy>
	}
}
 800a080:	bf00      	nop
 800a082:	3708      	adds	r7, #8
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a090:	f001 fc78 	bl	800b984 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a09a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a09c:	e011      	b.n	800a0c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d012      	beq.n	800a0cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	3324      	adds	r3, #36	; 0x24
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f000 fd50 	bl	800ab50 <xTaskRemoveFromEventList>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d001      	beq.n	800a0ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a0b6:	f000 fe27 	bl	800ad08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a0ba:	7bfb      	ldrb	r3, [r7, #15]
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a0c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	dce9      	bgt.n	800a09e <prvUnlockQueue+0x16>
 800a0ca:	e000      	b.n	800a0ce <prvUnlockQueue+0x46>
					break;
 800a0cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	22ff      	movs	r2, #255	; 0xff
 800a0d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a0d6:	f001 fc85 	bl	800b9e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a0da:	f001 fc53 	bl	800b984 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0e6:	e011      	b.n	800a10c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	691b      	ldr	r3, [r3, #16]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d012      	beq.n	800a116 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	3310      	adds	r3, #16
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f000 fd2b 	bl	800ab50 <xTaskRemoveFromEventList>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d001      	beq.n	800a104 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a100:	f000 fe02 	bl	800ad08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a104:	7bbb      	ldrb	r3, [r7, #14]
 800a106:	3b01      	subs	r3, #1
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a10c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a110:	2b00      	cmp	r3, #0
 800a112:	dce9      	bgt.n	800a0e8 <prvUnlockQueue+0x60>
 800a114:	e000      	b.n	800a118 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a116:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	22ff      	movs	r2, #255	; 0xff
 800a11c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a120:	f001 fc60 	bl	800b9e4 <vPortExitCritical>
}
 800a124:	bf00      	nop
 800a126:	3710      	adds	r7, #16
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b084      	sub	sp, #16
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a134:	f001 fc26 	bl	800b984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d102      	bne.n	800a146 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a140:	2301      	movs	r3, #1
 800a142:	60fb      	str	r3, [r7, #12]
 800a144:	e001      	b.n	800a14a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a146:	2300      	movs	r3, #0
 800a148:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a14a:	f001 fc4b 	bl	800b9e4 <vPortExitCritical>

	return xReturn;
 800a14e:	68fb      	ldr	r3, [r7, #12]
}
 800a150:	4618      	mov	r0, r3
 800a152:	3710      	adds	r7, #16
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a160:	f001 fc10 	bl	800b984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d102      	bne.n	800a176 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a170:	2301      	movs	r3, #1
 800a172:	60fb      	str	r3, [r7, #12]
 800a174:	e001      	b.n	800a17a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a176:	2300      	movs	r3, #0
 800a178:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a17a:	f001 fc33 	bl	800b9e4 <vPortExitCritical>

	return xReturn;
 800a17e:	68fb      	ldr	r3, [r7, #12]
}
 800a180:	4618      	mov	r0, r3
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a188:	b480      	push	{r7}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a192:	2300      	movs	r3, #0
 800a194:	60fb      	str	r3, [r7, #12]
 800a196:	e014      	b.n	800a1c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a198:	4a0f      	ldr	r2, [pc, #60]	; (800a1d8 <vQueueAddToRegistry+0x50>)
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d10b      	bne.n	800a1bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a1a4:	490c      	ldr	r1, [pc, #48]	; (800a1d8 <vQueueAddToRegistry+0x50>)
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	683a      	ldr	r2, [r7, #0]
 800a1aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a1ae:	4a0a      	ldr	r2, [pc, #40]	; (800a1d8 <vQueueAddToRegistry+0x50>)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	00db      	lsls	r3, r3, #3
 800a1b4:	4413      	add	r3, r2
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a1ba:	e006      	b.n	800a1ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	3301      	adds	r3, #1
 800a1c0:	60fb      	str	r3, [r7, #12]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2b07      	cmp	r3, #7
 800a1c6:	d9e7      	bls.n	800a198 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a1c8:	bf00      	nop
 800a1ca:	bf00      	nop
 800a1cc:	3714      	adds	r7, #20
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	200011e8 	.word	0x200011e8

0800a1dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b086      	sub	sp, #24
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a1ec:	f001 fbca 	bl	800b984 <vPortEnterCritical>
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1f6:	b25b      	sxtb	r3, r3
 800a1f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1fc:	d103      	bne.n	800a206 <vQueueWaitForMessageRestricted+0x2a>
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	2200      	movs	r2, #0
 800a202:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a20c:	b25b      	sxtb	r3, r3
 800a20e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a212:	d103      	bne.n	800a21c <vQueueWaitForMessageRestricted+0x40>
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	2200      	movs	r2, #0
 800a218:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a21c:	f001 fbe2 	bl	800b9e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a224:	2b00      	cmp	r3, #0
 800a226:	d106      	bne.n	800a236 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	3324      	adds	r3, #36	; 0x24
 800a22c:	687a      	ldr	r2, [r7, #4]
 800a22e:	68b9      	ldr	r1, [r7, #8]
 800a230:	4618      	mov	r0, r3
 800a232:	f000 fc61 	bl	800aaf8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a236:	6978      	ldr	r0, [r7, #20]
 800a238:	f7ff ff26 	bl	800a088 <prvUnlockQueue>
	}
 800a23c:	bf00      	nop
 800a23e:	3718      	adds	r7, #24
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a244:	b580      	push	{r7, lr}
 800a246:	b08e      	sub	sp, #56	; 0x38
 800a248:	af04      	add	r7, sp, #16
 800a24a:	60f8      	str	r0, [r7, #12]
 800a24c:	60b9      	str	r1, [r7, #8]
 800a24e:	607a      	str	r2, [r7, #4]
 800a250:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a254:	2b00      	cmp	r3, #0
 800a256:	d10a      	bne.n	800a26e <xTaskCreateStatic+0x2a>
	__asm volatile
 800a258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a25c:	f383 8811 	msr	BASEPRI, r3
 800a260:	f3bf 8f6f 	isb	sy
 800a264:	f3bf 8f4f 	dsb	sy
 800a268:	623b      	str	r3, [r7, #32]
}
 800a26a:	bf00      	nop
 800a26c:	e7fe      	b.n	800a26c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a270:	2b00      	cmp	r3, #0
 800a272:	d10a      	bne.n	800a28a <xTaskCreateStatic+0x46>
	__asm volatile
 800a274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a278:	f383 8811 	msr	BASEPRI, r3
 800a27c:	f3bf 8f6f 	isb	sy
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	61fb      	str	r3, [r7, #28]
}
 800a286:	bf00      	nop
 800a288:	e7fe      	b.n	800a288 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a28a:	23bc      	movs	r3, #188	; 0xbc
 800a28c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	2bbc      	cmp	r3, #188	; 0xbc
 800a292:	d00a      	beq.n	800a2aa <xTaskCreateStatic+0x66>
	__asm volatile
 800a294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a298:	f383 8811 	msr	BASEPRI, r3
 800a29c:	f3bf 8f6f 	isb	sy
 800a2a0:	f3bf 8f4f 	dsb	sy
 800a2a4:	61bb      	str	r3, [r7, #24]
}
 800a2a6:	bf00      	nop
 800a2a8:	e7fe      	b.n	800a2a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a2aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a2ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d01e      	beq.n	800a2f0 <xTaskCreateStatic+0xac>
 800a2b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d01b      	beq.n	800a2f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a2b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a2bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a2c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a2c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2c4:	2202      	movs	r2, #2
 800a2c6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	9303      	str	r3, [sp, #12]
 800a2ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2d0:	9302      	str	r3, [sp, #8]
 800a2d2:	f107 0314 	add.w	r3, r7, #20
 800a2d6:	9301      	str	r3, [sp, #4]
 800a2d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	68b9      	ldr	r1, [r7, #8]
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f000 f850 	bl	800a388 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a2e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2ea:	f000 f8f3 	bl	800a4d4 <prvAddNewTaskToReadyList>
 800a2ee:	e001      	b.n	800a2f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a2f4:	697b      	ldr	r3, [r7, #20]
	}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3728      	adds	r7, #40	; 0x28
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b08c      	sub	sp, #48	; 0x30
 800a302:	af04      	add	r7, sp, #16
 800a304:	60f8      	str	r0, [r7, #12]
 800a306:	60b9      	str	r1, [r7, #8]
 800a308:	603b      	str	r3, [r7, #0]
 800a30a:	4613      	mov	r3, r2
 800a30c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a30e:	88fb      	ldrh	r3, [r7, #6]
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	4618      	mov	r0, r3
 800a314:	f001 fc58 	bl	800bbc8 <pvPortMalloc>
 800a318:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d00e      	beq.n	800a33e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a320:	20bc      	movs	r0, #188	; 0xbc
 800a322:	f001 fc51 	bl	800bbc8 <pvPortMalloc>
 800a326:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a328:	69fb      	ldr	r3, [r7, #28]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d003      	beq.n	800a336 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a32e:	69fb      	ldr	r3, [r7, #28]
 800a330:	697a      	ldr	r2, [r7, #20]
 800a332:	631a      	str	r2, [r3, #48]	; 0x30
 800a334:	e005      	b.n	800a342 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a336:	6978      	ldr	r0, [r7, #20]
 800a338:	f001 fd12 	bl	800bd60 <vPortFree>
 800a33c:	e001      	b.n	800a342 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a33e:	2300      	movs	r3, #0
 800a340:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d017      	beq.n	800a378 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a348:	69fb      	ldr	r3, [r7, #28]
 800a34a:	2200      	movs	r2, #0
 800a34c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a350:	88fa      	ldrh	r2, [r7, #6]
 800a352:	2300      	movs	r3, #0
 800a354:	9303      	str	r3, [sp, #12]
 800a356:	69fb      	ldr	r3, [r7, #28]
 800a358:	9302      	str	r3, [sp, #8]
 800a35a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a35c:	9301      	str	r3, [sp, #4]
 800a35e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a360:	9300      	str	r3, [sp, #0]
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	68b9      	ldr	r1, [r7, #8]
 800a366:	68f8      	ldr	r0, [r7, #12]
 800a368:	f000 f80e 	bl	800a388 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a36c:	69f8      	ldr	r0, [r7, #28]
 800a36e:	f000 f8b1 	bl	800a4d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a372:	2301      	movs	r3, #1
 800a374:	61bb      	str	r3, [r7, #24]
 800a376:	e002      	b.n	800a37e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a378:	f04f 33ff 	mov.w	r3, #4294967295
 800a37c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a37e:	69bb      	ldr	r3, [r7, #24]
	}
 800a380:	4618      	mov	r0, r3
 800a382:	3720      	adds	r7, #32
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b088      	sub	sp, #32
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	607a      	str	r2, [r7, #4]
 800a394:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a398:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	009b      	lsls	r3, r3, #2
 800a39e:	461a      	mov	r2, r3
 800a3a0:	21a5      	movs	r1, #165	; 0xa5
 800a3a2:	f001 fe35 	bl	800c010 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a3b0:	3b01      	subs	r3, #1
 800a3b2:	009b      	lsls	r3, r3, #2
 800a3b4:	4413      	add	r3, r2
 800a3b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a3b8:	69bb      	ldr	r3, [r7, #24]
 800a3ba:	f023 0307 	bic.w	r3, r3, #7
 800a3be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	f003 0307 	and.w	r3, r3, #7
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d00a      	beq.n	800a3e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	617b      	str	r3, [r7, #20]
}
 800a3dc:	bf00      	nop
 800a3de:	e7fe      	b.n	800a3de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d01f      	beq.n	800a426 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	61fb      	str	r3, [r7, #28]
 800a3ea:	e012      	b.n	800a412 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	69fb      	ldr	r3, [r7, #28]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	7819      	ldrb	r1, [r3, #0]
 800a3f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	4413      	add	r3, r2
 800a3fa:	3334      	adds	r3, #52	; 0x34
 800a3fc:	460a      	mov	r2, r1
 800a3fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a400:	68ba      	ldr	r2, [r7, #8]
 800a402:	69fb      	ldr	r3, [r7, #28]
 800a404:	4413      	add	r3, r2
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d006      	beq.n	800a41a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a40c:	69fb      	ldr	r3, [r7, #28]
 800a40e:	3301      	adds	r3, #1
 800a410:	61fb      	str	r3, [r7, #28]
 800a412:	69fb      	ldr	r3, [r7, #28]
 800a414:	2b0f      	cmp	r3, #15
 800a416:	d9e9      	bls.n	800a3ec <prvInitialiseNewTask+0x64>
 800a418:	e000      	b.n	800a41c <prvInitialiseNewTask+0x94>
			{
				break;
 800a41a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a41c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a41e:	2200      	movs	r2, #0
 800a420:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a424:	e003      	b.n	800a42e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a42e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a430:	2b37      	cmp	r3, #55	; 0x37
 800a432:	d901      	bls.n	800a438 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a434:	2337      	movs	r3, #55	; 0x37
 800a436:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a43a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a43c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a440:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a442:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a446:	2200      	movs	r2, #0
 800a448:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a44a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a44c:	3304      	adds	r3, #4
 800a44e:	4618      	mov	r0, r3
 800a450:	f7ff f978 	bl	8009744 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a456:	3318      	adds	r3, #24
 800a458:	4618      	mov	r0, r3
 800a45a:	f7ff f973 	bl	8009744 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a45e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a462:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a466:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a46c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a472:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a476:	2200      	movs	r2, #0
 800a478:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a47e:	2200      	movs	r2, #0
 800a480:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a486:	3354      	adds	r3, #84	; 0x54
 800a488:	2260      	movs	r2, #96	; 0x60
 800a48a:	2100      	movs	r1, #0
 800a48c:	4618      	mov	r0, r3
 800a48e:	f001 fdbf 	bl	800c010 <memset>
 800a492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a494:	4a0c      	ldr	r2, [pc, #48]	; (800a4c8 <prvInitialiseNewTask+0x140>)
 800a496:	659a      	str	r2, [r3, #88]	; 0x58
 800a498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a49a:	4a0c      	ldr	r2, [pc, #48]	; (800a4cc <prvInitialiseNewTask+0x144>)
 800a49c:	65da      	str	r2, [r3, #92]	; 0x5c
 800a49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a0:	4a0b      	ldr	r2, [pc, #44]	; (800a4d0 <prvInitialiseNewTask+0x148>)
 800a4a2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a4a4:	683a      	ldr	r2, [r7, #0]
 800a4a6:	68f9      	ldr	r1, [r7, #12]
 800a4a8:	69b8      	ldr	r0, [r7, #24]
 800a4aa:	f001 f941 	bl	800b730 <pxPortInitialiseStack>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4b2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a4b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d002      	beq.n	800a4c0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a4ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4c0:	bf00      	nop
 800a4c2:	3720      	adds	r7, #32
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	0800d724 	.word	0x0800d724
 800a4cc:	0800d744 	.word	0x0800d744
 800a4d0:	0800d704 	.word	0x0800d704

0800a4d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b082      	sub	sp, #8
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a4dc:	f001 fa52 	bl	800b984 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a4e0:	4b2d      	ldr	r3, [pc, #180]	; (800a598 <prvAddNewTaskToReadyList+0xc4>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	4a2c      	ldr	r2, [pc, #176]	; (800a598 <prvAddNewTaskToReadyList+0xc4>)
 800a4e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a4ea:	4b2c      	ldr	r3, [pc, #176]	; (800a59c <prvAddNewTaskToReadyList+0xc8>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d109      	bne.n	800a506 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a4f2:	4a2a      	ldr	r2, [pc, #168]	; (800a59c <prvAddNewTaskToReadyList+0xc8>)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a4f8:	4b27      	ldr	r3, [pc, #156]	; (800a598 <prvAddNewTaskToReadyList+0xc4>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d110      	bne.n	800a522 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a500:	f000 fc26 	bl	800ad50 <prvInitialiseTaskLists>
 800a504:	e00d      	b.n	800a522 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a506:	4b26      	ldr	r3, [pc, #152]	; (800a5a0 <prvAddNewTaskToReadyList+0xcc>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d109      	bne.n	800a522 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a50e:	4b23      	ldr	r3, [pc, #140]	; (800a59c <prvAddNewTaskToReadyList+0xc8>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a518:	429a      	cmp	r2, r3
 800a51a:	d802      	bhi.n	800a522 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a51c:	4a1f      	ldr	r2, [pc, #124]	; (800a59c <prvAddNewTaskToReadyList+0xc8>)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a522:	4b20      	ldr	r3, [pc, #128]	; (800a5a4 <prvAddNewTaskToReadyList+0xd0>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	3301      	adds	r3, #1
 800a528:	4a1e      	ldr	r2, [pc, #120]	; (800a5a4 <prvAddNewTaskToReadyList+0xd0>)
 800a52a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a52c:	4b1d      	ldr	r3, [pc, #116]	; (800a5a4 <prvAddNewTaskToReadyList+0xd0>)
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a538:	4b1b      	ldr	r3, [pc, #108]	; (800a5a8 <prvAddNewTaskToReadyList+0xd4>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d903      	bls.n	800a548 <prvAddNewTaskToReadyList+0x74>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a544:	4a18      	ldr	r2, [pc, #96]	; (800a5a8 <prvAddNewTaskToReadyList+0xd4>)
 800a546:	6013      	str	r3, [r2, #0]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a54c:	4613      	mov	r3, r2
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	4413      	add	r3, r2
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	4a15      	ldr	r2, [pc, #84]	; (800a5ac <prvAddNewTaskToReadyList+0xd8>)
 800a556:	441a      	add	r2, r3
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	3304      	adds	r3, #4
 800a55c:	4619      	mov	r1, r3
 800a55e:	4610      	mov	r0, r2
 800a560:	f7ff f8fd 	bl	800975e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a564:	f001 fa3e 	bl	800b9e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a568:	4b0d      	ldr	r3, [pc, #52]	; (800a5a0 <prvAddNewTaskToReadyList+0xcc>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d00e      	beq.n	800a58e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a570:	4b0a      	ldr	r3, [pc, #40]	; (800a59c <prvAddNewTaskToReadyList+0xc8>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d207      	bcs.n	800a58e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a57e:	4b0c      	ldr	r3, [pc, #48]	; (800a5b0 <prvAddNewTaskToReadyList+0xdc>)
 800a580:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a584:	601a      	str	r2, [r3, #0]
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a58e:	bf00      	nop
 800a590:	3708      	adds	r7, #8
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	200016fc 	.word	0x200016fc
 800a59c:	20001228 	.word	0x20001228
 800a5a0:	20001708 	.word	0x20001708
 800a5a4:	20001718 	.word	0x20001718
 800a5a8:	20001704 	.word	0x20001704
 800a5ac:	2000122c 	.word	0x2000122c
 800a5b0:	e000ed04 	.word	0xe000ed04

0800a5b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b084      	sub	sp, #16
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d017      	beq.n	800a5f6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a5c6:	4b13      	ldr	r3, [pc, #76]	; (800a614 <vTaskDelay+0x60>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00a      	beq.n	800a5e4 <vTaskDelay+0x30>
	__asm volatile
 800a5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d2:	f383 8811 	msr	BASEPRI, r3
 800a5d6:	f3bf 8f6f 	isb	sy
 800a5da:	f3bf 8f4f 	dsb	sy
 800a5de:	60bb      	str	r3, [r7, #8]
}
 800a5e0:	bf00      	nop
 800a5e2:	e7fe      	b.n	800a5e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a5e4:	f000 f88a 	bl	800a6fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a5e8:	2100      	movs	r1, #0
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 fcfe 	bl	800afec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a5f0:	f000 f892 	bl	800a718 <xTaskResumeAll>
 800a5f4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d107      	bne.n	800a60c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a5fc:	4b06      	ldr	r3, [pc, #24]	; (800a618 <vTaskDelay+0x64>)
 800a5fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a602:	601a      	str	r2, [r3, #0]
 800a604:	f3bf 8f4f 	dsb	sy
 800a608:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a60c:	bf00      	nop
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}
 800a614:	20001724 	.word	0x20001724
 800a618:	e000ed04 	.word	0xe000ed04

0800a61c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b08a      	sub	sp, #40	; 0x28
 800a620:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a622:	2300      	movs	r3, #0
 800a624:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a626:	2300      	movs	r3, #0
 800a628:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a62a:	463a      	mov	r2, r7
 800a62c:	1d39      	adds	r1, r7, #4
 800a62e:	f107 0308 	add.w	r3, r7, #8
 800a632:	4618      	mov	r0, r3
 800a634:	f7ff f832 	bl	800969c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a638:	6839      	ldr	r1, [r7, #0]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	68ba      	ldr	r2, [r7, #8]
 800a63e:	9202      	str	r2, [sp, #8]
 800a640:	9301      	str	r3, [sp, #4]
 800a642:	2300      	movs	r3, #0
 800a644:	9300      	str	r3, [sp, #0]
 800a646:	2300      	movs	r3, #0
 800a648:	460a      	mov	r2, r1
 800a64a:	4924      	ldr	r1, [pc, #144]	; (800a6dc <vTaskStartScheduler+0xc0>)
 800a64c:	4824      	ldr	r0, [pc, #144]	; (800a6e0 <vTaskStartScheduler+0xc4>)
 800a64e:	f7ff fdf9 	bl	800a244 <xTaskCreateStatic>
 800a652:	4603      	mov	r3, r0
 800a654:	4a23      	ldr	r2, [pc, #140]	; (800a6e4 <vTaskStartScheduler+0xc8>)
 800a656:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a658:	4b22      	ldr	r3, [pc, #136]	; (800a6e4 <vTaskStartScheduler+0xc8>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d002      	beq.n	800a666 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a660:	2301      	movs	r3, #1
 800a662:	617b      	str	r3, [r7, #20]
 800a664:	e001      	b.n	800a66a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a666:	2300      	movs	r3, #0
 800a668:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d102      	bne.n	800a676 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a670:	f000 fd10 	bl	800b094 <xTimerCreateTimerTask>
 800a674:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d11b      	bne.n	800a6b4 <vTaskStartScheduler+0x98>
	__asm volatile
 800a67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a680:	f383 8811 	msr	BASEPRI, r3
 800a684:	f3bf 8f6f 	isb	sy
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	613b      	str	r3, [r7, #16]
}
 800a68e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a690:	4b15      	ldr	r3, [pc, #84]	; (800a6e8 <vTaskStartScheduler+0xcc>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	3354      	adds	r3, #84	; 0x54
 800a696:	4a15      	ldr	r2, [pc, #84]	; (800a6ec <vTaskStartScheduler+0xd0>)
 800a698:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a69a:	4b15      	ldr	r3, [pc, #84]	; (800a6f0 <vTaskStartScheduler+0xd4>)
 800a69c:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a6a2:	4b14      	ldr	r3, [pc, #80]	; (800a6f4 <vTaskStartScheduler+0xd8>)
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a6a8:	4b13      	ldr	r3, [pc, #76]	; (800a6f8 <vTaskStartScheduler+0xdc>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a6ae:	f001 f8c7 	bl	800b840 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a6b2:	e00e      	b.n	800a6d2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ba:	d10a      	bne.n	800a6d2 <vTaskStartScheduler+0xb6>
	__asm volatile
 800a6bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c0:	f383 8811 	msr	BASEPRI, r3
 800a6c4:	f3bf 8f6f 	isb	sy
 800a6c8:	f3bf 8f4f 	dsb	sy
 800a6cc:	60fb      	str	r3, [r7, #12]
}
 800a6ce:	bf00      	nop
 800a6d0:	e7fe      	b.n	800a6d0 <vTaskStartScheduler+0xb4>
}
 800a6d2:	bf00      	nop
 800a6d4:	3718      	adds	r7, #24
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
 800a6da:	bf00      	nop
 800a6dc:	0800d338 	.word	0x0800d338
 800a6e0:	0800ad21 	.word	0x0800ad21
 800a6e4:	20001720 	.word	0x20001720
 800a6e8:	20001228 	.word	0x20001228
 800a6ec:	200000c0 	.word	0x200000c0
 800a6f0:	2000171c 	.word	0x2000171c
 800a6f4:	20001708 	.word	0x20001708
 800a6f8:	20001700 	.word	0x20001700

0800a6fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a700:	4b04      	ldr	r3, [pc, #16]	; (800a714 <vTaskSuspendAll+0x18>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	3301      	adds	r3, #1
 800a706:	4a03      	ldr	r2, [pc, #12]	; (800a714 <vTaskSuspendAll+0x18>)
 800a708:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a70a:	bf00      	nop
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr
 800a714:	20001724 	.word	0x20001724

0800a718 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b084      	sub	sp, #16
 800a71c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a71e:	2300      	movs	r3, #0
 800a720:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a722:	2300      	movs	r3, #0
 800a724:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a726:	4b42      	ldr	r3, [pc, #264]	; (800a830 <xTaskResumeAll+0x118>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d10a      	bne.n	800a744 <xTaskResumeAll+0x2c>
	__asm volatile
 800a72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a732:	f383 8811 	msr	BASEPRI, r3
 800a736:	f3bf 8f6f 	isb	sy
 800a73a:	f3bf 8f4f 	dsb	sy
 800a73e:	603b      	str	r3, [r7, #0]
}
 800a740:	bf00      	nop
 800a742:	e7fe      	b.n	800a742 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a744:	f001 f91e 	bl	800b984 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a748:	4b39      	ldr	r3, [pc, #228]	; (800a830 <xTaskResumeAll+0x118>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	3b01      	subs	r3, #1
 800a74e:	4a38      	ldr	r2, [pc, #224]	; (800a830 <xTaskResumeAll+0x118>)
 800a750:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a752:	4b37      	ldr	r3, [pc, #220]	; (800a830 <xTaskResumeAll+0x118>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d162      	bne.n	800a820 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a75a:	4b36      	ldr	r3, [pc, #216]	; (800a834 <xTaskResumeAll+0x11c>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d05e      	beq.n	800a820 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a762:	e02f      	b.n	800a7c4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a764:	4b34      	ldr	r3, [pc, #208]	; (800a838 <xTaskResumeAll+0x120>)
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	3318      	adds	r3, #24
 800a770:	4618      	mov	r0, r3
 800a772:	f7ff f851 	bl	8009818 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	3304      	adds	r3, #4
 800a77a:	4618      	mov	r0, r3
 800a77c:	f7ff f84c 	bl	8009818 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a784:	4b2d      	ldr	r3, [pc, #180]	; (800a83c <xTaskResumeAll+0x124>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	429a      	cmp	r2, r3
 800a78a:	d903      	bls.n	800a794 <xTaskResumeAll+0x7c>
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a790:	4a2a      	ldr	r2, [pc, #168]	; (800a83c <xTaskResumeAll+0x124>)
 800a792:	6013      	str	r3, [r2, #0]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a798:	4613      	mov	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	4413      	add	r3, r2
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	4a27      	ldr	r2, [pc, #156]	; (800a840 <xTaskResumeAll+0x128>)
 800a7a2:	441a      	add	r2, r3
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	3304      	adds	r3, #4
 800a7a8:	4619      	mov	r1, r3
 800a7aa:	4610      	mov	r0, r2
 800a7ac:	f7fe ffd7 	bl	800975e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7b4:	4b23      	ldr	r3, [pc, #140]	; (800a844 <xTaskResumeAll+0x12c>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d302      	bcc.n	800a7c4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a7be:	4b22      	ldr	r3, [pc, #136]	; (800a848 <xTaskResumeAll+0x130>)
 800a7c0:	2201      	movs	r2, #1
 800a7c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a7c4:	4b1c      	ldr	r3, [pc, #112]	; (800a838 <xTaskResumeAll+0x120>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d1cb      	bne.n	800a764 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d001      	beq.n	800a7d6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a7d2:	f000 fb5f 	bl	800ae94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a7d6:	4b1d      	ldr	r3, [pc, #116]	; (800a84c <xTaskResumeAll+0x134>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d010      	beq.n	800a804 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a7e2:	f000 f847 	bl	800a874 <xTaskIncrementTick>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d002      	beq.n	800a7f2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a7ec:	4b16      	ldr	r3, [pc, #88]	; (800a848 <xTaskResumeAll+0x130>)
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	3b01      	subs	r3, #1
 800a7f6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d1f1      	bne.n	800a7e2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a7fe:	4b13      	ldr	r3, [pc, #76]	; (800a84c <xTaskResumeAll+0x134>)
 800a800:	2200      	movs	r2, #0
 800a802:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a804:	4b10      	ldr	r3, [pc, #64]	; (800a848 <xTaskResumeAll+0x130>)
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d009      	beq.n	800a820 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a80c:	2301      	movs	r3, #1
 800a80e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a810:	4b0f      	ldr	r3, [pc, #60]	; (800a850 <xTaskResumeAll+0x138>)
 800a812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a816:	601a      	str	r2, [r3, #0]
 800a818:	f3bf 8f4f 	dsb	sy
 800a81c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a820:	f001 f8e0 	bl	800b9e4 <vPortExitCritical>

	return xAlreadyYielded;
 800a824:	68bb      	ldr	r3, [r7, #8]
}
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
 800a82e:	bf00      	nop
 800a830:	20001724 	.word	0x20001724
 800a834:	200016fc 	.word	0x200016fc
 800a838:	200016bc 	.word	0x200016bc
 800a83c:	20001704 	.word	0x20001704
 800a840:	2000122c 	.word	0x2000122c
 800a844:	20001228 	.word	0x20001228
 800a848:	20001710 	.word	0x20001710
 800a84c:	2000170c 	.word	0x2000170c
 800a850:	e000ed04 	.word	0xe000ed04

0800a854 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a85a:	4b05      	ldr	r3, [pc, #20]	; (800a870 <xTaskGetTickCount+0x1c>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a860:	687b      	ldr	r3, [r7, #4]
}
 800a862:	4618      	mov	r0, r3
 800a864:	370c      	adds	r7, #12
 800a866:	46bd      	mov	sp, r7
 800a868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86c:	4770      	bx	lr
 800a86e:	bf00      	nop
 800a870:	20001700 	.word	0x20001700

0800a874 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b086      	sub	sp, #24
 800a878:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a87a:	2300      	movs	r3, #0
 800a87c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a87e:	4b4f      	ldr	r3, [pc, #316]	; (800a9bc <xTaskIncrementTick+0x148>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	f040 808f 	bne.w	800a9a6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a888:	4b4d      	ldr	r3, [pc, #308]	; (800a9c0 <xTaskIncrementTick+0x14c>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	3301      	adds	r3, #1
 800a88e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a890:	4a4b      	ldr	r2, [pc, #300]	; (800a9c0 <xTaskIncrementTick+0x14c>)
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d120      	bne.n	800a8de <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a89c:	4b49      	ldr	r3, [pc, #292]	; (800a9c4 <xTaskIncrementTick+0x150>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d00a      	beq.n	800a8bc <xTaskIncrementTick+0x48>
	__asm volatile
 800a8a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8aa:	f383 8811 	msr	BASEPRI, r3
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	f3bf 8f4f 	dsb	sy
 800a8b6:	603b      	str	r3, [r7, #0]
}
 800a8b8:	bf00      	nop
 800a8ba:	e7fe      	b.n	800a8ba <xTaskIncrementTick+0x46>
 800a8bc:	4b41      	ldr	r3, [pc, #260]	; (800a9c4 <xTaskIncrementTick+0x150>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	60fb      	str	r3, [r7, #12]
 800a8c2:	4b41      	ldr	r3, [pc, #260]	; (800a9c8 <xTaskIncrementTick+0x154>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	4a3f      	ldr	r2, [pc, #252]	; (800a9c4 <xTaskIncrementTick+0x150>)
 800a8c8:	6013      	str	r3, [r2, #0]
 800a8ca:	4a3f      	ldr	r2, [pc, #252]	; (800a9c8 <xTaskIncrementTick+0x154>)
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	6013      	str	r3, [r2, #0]
 800a8d0:	4b3e      	ldr	r3, [pc, #248]	; (800a9cc <xTaskIncrementTick+0x158>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	4a3d      	ldr	r2, [pc, #244]	; (800a9cc <xTaskIncrementTick+0x158>)
 800a8d8:	6013      	str	r3, [r2, #0]
 800a8da:	f000 fadb 	bl	800ae94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a8de:	4b3c      	ldr	r3, [pc, #240]	; (800a9d0 <xTaskIncrementTick+0x15c>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	693a      	ldr	r2, [r7, #16]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d349      	bcc.n	800a97c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a8e8:	4b36      	ldr	r3, [pc, #216]	; (800a9c4 <xTaskIncrementTick+0x150>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d104      	bne.n	800a8fc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8f2:	4b37      	ldr	r3, [pc, #220]	; (800a9d0 <xTaskIncrementTick+0x15c>)
 800a8f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a8f8:	601a      	str	r2, [r3, #0]
					break;
 800a8fa:	e03f      	b.n	800a97c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8fc:	4b31      	ldr	r3, [pc, #196]	; (800a9c4 <xTaskIncrementTick+0x150>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	68db      	ldr	r3, [r3, #12]
 800a902:	68db      	ldr	r3, [r3, #12]
 800a904:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a90c:	693a      	ldr	r2, [r7, #16]
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	429a      	cmp	r2, r3
 800a912:	d203      	bcs.n	800a91c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a914:	4a2e      	ldr	r2, [pc, #184]	; (800a9d0 <xTaskIncrementTick+0x15c>)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a91a:	e02f      	b.n	800a97c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	3304      	adds	r3, #4
 800a920:	4618      	mov	r0, r3
 800a922:	f7fe ff79 	bl	8009818 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d004      	beq.n	800a938 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	3318      	adds	r3, #24
 800a932:	4618      	mov	r0, r3
 800a934:	f7fe ff70 	bl	8009818 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a93c:	4b25      	ldr	r3, [pc, #148]	; (800a9d4 <xTaskIncrementTick+0x160>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	429a      	cmp	r2, r3
 800a942:	d903      	bls.n	800a94c <xTaskIncrementTick+0xd8>
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a948:	4a22      	ldr	r2, [pc, #136]	; (800a9d4 <xTaskIncrementTick+0x160>)
 800a94a:	6013      	str	r3, [r2, #0]
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a950:	4613      	mov	r3, r2
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	4413      	add	r3, r2
 800a956:	009b      	lsls	r3, r3, #2
 800a958:	4a1f      	ldr	r2, [pc, #124]	; (800a9d8 <xTaskIncrementTick+0x164>)
 800a95a:	441a      	add	r2, r3
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	3304      	adds	r3, #4
 800a960:	4619      	mov	r1, r3
 800a962:	4610      	mov	r0, r2
 800a964:	f7fe fefb 	bl	800975e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a96c:	4b1b      	ldr	r3, [pc, #108]	; (800a9dc <xTaskIncrementTick+0x168>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a972:	429a      	cmp	r2, r3
 800a974:	d3b8      	bcc.n	800a8e8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a976:	2301      	movs	r3, #1
 800a978:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a97a:	e7b5      	b.n	800a8e8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a97c:	4b17      	ldr	r3, [pc, #92]	; (800a9dc <xTaskIncrementTick+0x168>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a982:	4915      	ldr	r1, [pc, #84]	; (800a9d8 <xTaskIncrementTick+0x164>)
 800a984:	4613      	mov	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	4413      	add	r3, r2
 800a98a:	009b      	lsls	r3, r3, #2
 800a98c:	440b      	add	r3, r1
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2b01      	cmp	r3, #1
 800a992:	d901      	bls.n	800a998 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a994:	2301      	movs	r3, #1
 800a996:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a998:	4b11      	ldr	r3, [pc, #68]	; (800a9e0 <xTaskIncrementTick+0x16c>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d007      	beq.n	800a9b0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	617b      	str	r3, [r7, #20]
 800a9a4:	e004      	b.n	800a9b0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a9a6:	4b0f      	ldr	r3, [pc, #60]	; (800a9e4 <xTaskIncrementTick+0x170>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	4a0d      	ldr	r2, [pc, #52]	; (800a9e4 <xTaskIncrementTick+0x170>)
 800a9ae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a9b0:	697b      	ldr	r3, [r7, #20]
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	3718      	adds	r7, #24
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	20001724 	.word	0x20001724
 800a9c0:	20001700 	.word	0x20001700
 800a9c4:	200016b4 	.word	0x200016b4
 800a9c8:	200016b8 	.word	0x200016b8
 800a9cc:	20001714 	.word	0x20001714
 800a9d0:	2000171c 	.word	0x2000171c
 800a9d4:	20001704 	.word	0x20001704
 800a9d8:	2000122c 	.word	0x2000122c
 800a9dc:	20001228 	.word	0x20001228
 800a9e0:	20001710 	.word	0x20001710
 800a9e4:	2000170c 	.word	0x2000170c

0800a9e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a9ee:	4b2a      	ldr	r3, [pc, #168]	; (800aa98 <vTaskSwitchContext+0xb0>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d003      	beq.n	800a9fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a9f6:	4b29      	ldr	r3, [pc, #164]	; (800aa9c <vTaskSwitchContext+0xb4>)
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a9fc:	e046      	b.n	800aa8c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a9fe:	4b27      	ldr	r3, [pc, #156]	; (800aa9c <vTaskSwitchContext+0xb4>)
 800aa00:	2200      	movs	r2, #0
 800aa02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa04:	4b26      	ldr	r3, [pc, #152]	; (800aaa0 <vTaskSwitchContext+0xb8>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	60fb      	str	r3, [r7, #12]
 800aa0a:	e010      	b.n	800aa2e <vTaskSwitchContext+0x46>
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d10a      	bne.n	800aa28 <vTaskSwitchContext+0x40>
	__asm volatile
 800aa12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa16:	f383 8811 	msr	BASEPRI, r3
 800aa1a:	f3bf 8f6f 	isb	sy
 800aa1e:	f3bf 8f4f 	dsb	sy
 800aa22:	607b      	str	r3, [r7, #4]
}
 800aa24:	bf00      	nop
 800aa26:	e7fe      	b.n	800aa26 <vTaskSwitchContext+0x3e>
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	3b01      	subs	r3, #1
 800aa2c:	60fb      	str	r3, [r7, #12]
 800aa2e:	491d      	ldr	r1, [pc, #116]	; (800aaa4 <vTaskSwitchContext+0xbc>)
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	4613      	mov	r3, r2
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4413      	add	r3, r2
 800aa38:	009b      	lsls	r3, r3, #2
 800aa3a:	440b      	add	r3, r1
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d0e4      	beq.n	800aa0c <vTaskSwitchContext+0x24>
 800aa42:	68fa      	ldr	r2, [r7, #12]
 800aa44:	4613      	mov	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	4413      	add	r3, r2
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	4a15      	ldr	r2, [pc, #84]	; (800aaa4 <vTaskSwitchContext+0xbc>)
 800aa4e:	4413      	add	r3, r2
 800aa50:	60bb      	str	r3, [r7, #8]
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	685a      	ldr	r2, [r3, #4]
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	605a      	str	r2, [r3, #4]
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	685a      	ldr	r2, [r3, #4]
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	3308      	adds	r3, #8
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d104      	bne.n	800aa72 <vTaskSwitchContext+0x8a>
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	685a      	ldr	r2, [r3, #4]
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	605a      	str	r2, [r3, #4]
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	4a0b      	ldr	r2, [pc, #44]	; (800aaa8 <vTaskSwitchContext+0xc0>)
 800aa7a:	6013      	str	r3, [r2, #0]
 800aa7c:	4a08      	ldr	r2, [pc, #32]	; (800aaa0 <vTaskSwitchContext+0xb8>)
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aa82:	4b09      	ldr	r3, [pc, #36]	; (800aaa8 <vTaskSwitchContext+0xc0>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	3354      	adds	r3, #84	; 0x54
 800aa88:	4a08      	ldr	r2, [pc, #32]	; (800aaac <vTaskSwitchContext+0xc4>)
 800aa8a:	6013      	str	r3, [r2, #0]
}
 800aa8c:	bf00      	nop
 800aa8e:	3714      	adds	r7, #20
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr
 800aa98:	20001724 	.word	0x20001724
 800aa9c:	20001710 	.word	0x20001710
 800aaa0:	20001704 	.word	0x20001704
 800aaa4:	2000122c 	.word	0x2000122c
 800aaa8:	20001228 	.word	0x20001228
 800aaac:	200000c0 	.word	0x200000c0

0800aab0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b084      	sub	sp, #16
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
 800aab8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d10a      	bne.n	800aad6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800aac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac4:	f383 8811 	msr	BASEPRI, r3
 800aac8:	f3bf 8f6f 	isb	sy
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	60fb      	str	r3, [r7, #12]
}
 800aad2:	bf00      	nop
 800aad4:	e7fe      	b.n	800aad4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aad6:	4b07      	ldr	r3, [pc, #28]	; (800aaf4 <vTaskPlaceOnEventList+0x44>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	3318      	adds	r3, #24
 800aadc:	4619      	mov	r1, r3
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f7fe fe61 	bl	80097a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aae4:	2101      	movs	r1, #1
 800aae6:	6838      	ldr	r0, [r7, #0]
 800aae8:	f000 fa80 	bl	800afec <prvAddCurrentTaskToDelayedList>
}
 800aaec:	bf00      	nop
 800aaee:	3710      	adds	r7, #16
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	20001228 	.word	0x20001228

0800aaf8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b086      	sub	sp, #24
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	60f8      	str	r0, [r7, #12]
 800ab00:	60b9      	str	r1, [r7, #8]
 800ab02:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d10a      	bne.n	800ab20 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ab0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab0e:	f383 8811 	msr	BASEPRI, r3
 800ab12:	f3bf 8f6f 	isb	sy
 800ab16:	f3bf 8f4f 	dsb	sy
 800ab1a:	617b      	str	r3, [r7, #20]
}
 800ab1c:	bf00      	nop
 800ab1e:	e7fe      	b.n	800ab1e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab20:	4b0a      	ldr	r3, [pc, #40]	; (800ab4c <vTaskPlaceOnEventListRestricted+0x54>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	3318      	adds	r3, #24
 800ab26:	4619      	mov	r1, r3
 800ab28:	68f8      	ldr	r0, [r7, #12]
 800ab2a:	f7fe fe18 	bl	800975e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d002      	beq.n	800ab3a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ab34:	f04f 33ff 	mov.w	r3, #4294967295
 800ab38:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ab3a:	6879      	ldr	r1, [r7, #4]
 800ab3c:	68b8      	ldr	r0, [r7, #8]
 800ab3e:	f000 fa55 	bl	800afec <prvAddCurrentTaskToDelayedList>
	}
 800ab42:	bf00      	nop
 800ab44:	3718      	adds	r7, #24
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	20001228 	.word	0x20001228

0800ab50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b086      	sub	sp, #24
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	68db      	ldr	r3, [r3, #12]
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d10a      	bne.n	800ab7c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ab66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6a:	f383 8811 	msr	BASEPRI, r3
 800ab6e:	f3bf 8f6f 	isb	sy
 800ab72:	f3bf 8f4f 	dsb	sy
 800ab76:	60fb      	str	r3, [r7, #12]
}
 800ab78:	bf00      	nop
 800ab7a:	e7fe      	b.n	800ab7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	3318      	adds	r3, #24
 800ab80:	4618      	mov	r0, r3
 800ab82:	f7fe fe49 	bl	8009818 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab86:	4b1e      	ldr	r3, [pc, #120]	; (800ac00 <xTaskRemoveFromEventList+0xb0>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d11d      	bne.n	800abca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	3304      	adds	r3, #4
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7fe fe40 	bl	8009818 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab9c:	4b19      	ldr	r3, [pc, #100]	; (800ac04 <xTaskRemoveFromEventList+0xb4>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	429a      	cmp	r2, r3
 800aba2:	d903      	bls.n	800abac <xTaskRemoveFromEventList+0x5c>
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba8:	4a16      	ldr	r2, [pc, #88]	; (800ac04 <xTaskRemoveFromEventList+0xb4>)
 800abaa:	6013      	str	r3, [r2, #0]
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abb0:	4613      	mov	r3, r2
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	4413      	add	r3, r2
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	4a13      	ldr	r2, [pc, #76]	; (800ac08 <xTaskRemoveFromEventList+0xb8>)
 800abba:	441a      	add	r2, r3
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	3304      	adds	r3, #4
 800abc0:	4619      	mov	r1, r3
 800abc2:	4610      	mov	r0, r2
 800abc4:	f7fe fdcb 	bl	800975e <vListInsertEnd>
 800abc8:	e005      	b.n	800abd6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	3318      	adds	r3, #24
 800abce:	4619      	mov	r1, r3
 800abd0:	480e      	ldr	r0, [pc, #56]	; (800ac0c <xTaskRemoveFromEventList+0xbc>)
 800abd2:	f7fe fdc4 	bl	800975e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abda:	4b0d      	ldr	r3, [pc, #52]	; (800ac10 <xTaskRemoveFromEventList+0xc0>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe0:	429a      	cmp	r2, r3
 800abe2:	d905      	bls.n	800abf0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800abe4:	2301      	movs	r3, #1
 800abe6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800abe8:	4b0a      	ldr	r3, [pc, #40]	; (800ac14 <xTaskRemoveFromEventList+0xc4>)
 800abea:	2201      	movs	r2, #1
 800abec:	601a      	str	r2, [r3, #0]
 800abee:	e001      	b.n	800abf4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800abf0:	2300      	movs	r3, #0
 800abf2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800abf4:	697b      	ldr	r3, [r7, #20]
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3718      	adds	r7, #24
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}
 800abfe:	bf00      	nop
 800ac00:	20001724 	.word	0x20001724
 800ac04:	20001704 	.word	0x20001704
 800ac08:	2000122c 	.word	0x2000122c
 800ac0c:	200016bc 	.word	0x200016bc
 800ac10:	20001228 	.word	0x20001228
 800ac14:	20001710 	.word	0x20001710

0800ac18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b083      	sub	sp, #12
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ac20:	4b06      	ldr	r3, [pc, #24]	; (800ac3c <vTaskInternalSetTimeOutState+0x24>)
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ac28:	4b05      	ldr	r3, [pc, #20]	; (800ac40 <vTaskInternalSetTimeOutState+0x28>)
 800ac2a:	681a      	ldr	r2, [r3, #0]
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	605a      	str	r2, [r3, #4]
}
 800ac30:	bf00      	nop
 800ac32:	370c      	adds	r7, #12
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr
 800ac3c:	20001714 	.word	0x20001714
 800ac40:	20001700 	.word	0x20001700

0800ac44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b088      	sub	sp, #32
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
 800ac4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d10a      	bne.n	800ac6a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ac54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac58:	f383 8811 	msr	BASEPRI, r3
 800ac5c:	f3bf 8f6f 	isb	sy
 800ac60:	f3bf 8f4f 	dsb	sy
 800ac64:	613b      	str	r3, [r7, #16]
}
 800ac66:	bf00      	nop
 800ac68:	e7fe      	b.n	800ac68 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d10a      	bne.n	800ac86 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ac70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac74:	f383 8811 	msr	BASEPRI, r3
 800ac78:	f3bf 8f6f 	isb	sy
 800ac7c:	f3bf 8f4f 	dsb	sy
 800ac80:	60fb      	str	r3, [r7, #12]
}
 800ac82:	bf00      	nop
 800ac84:	e7fe      	b.n	800ac84 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ac86:	f000 fe7d 	bl	800b984 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ac8a:	4b1d      	ldr	r3, [pc, #116]	; (800ad00 <xTaskCheckForTimeOut+0xbc>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	69ba      	ldr	r2, [r7, #24]
 800ac96:	1ad3      	subs	r3, r2, r3
 800ac98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aca2:	d102      	bne.n	800acaa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aca4:	2300      	movs	r3, #0
 800aca6:	61fb      	str	r3, [r7, #28]
 800aca8:	e023      	b.n	800acf2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	4b15      	ldr	r3, [pc, #84]	; (800ad04 <xTaskCheckForTimeOut+0xc0>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d007      	beq.n	800acc6 <xTaskCheckForTimeOut+0x82>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	69ba      	ldr	r2, [r7, #24]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	d302      	bcc.n	800acc6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800acc0:	2301      	movs	r3, #1
 800acc2:	61fb      	str	r3, [r7, #28]
 800acc4:	e015      	b.n	800acf2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	697a      	ldr	r2, [r7, #20]
 800accc:	429a      	cmp	r2, r3
 800acce:	d20b      	bcs.n	800ace8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	1ad2      	subs	r2, r2, r3
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f7ff ff9b 	bl	800ac18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ace2:	2300      	movs	r3, #0
 800ace4:	61fb      	str	r3, [r7, #28]
 800ace6:	e004      	b.n	800acf2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	2200      	movs	r2, #0
 800acec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800acee:	2301      	movs	r3, #1
 800acf0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800acf2:	f000 fe77 	bl	800b9e4 <vPortExitCritical>

	return xReturn;
 800acf6:	69fb      	ldr	r3, [r7, #28]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3720      	adds	r7, #32
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	20001700 	.word	0x20001700
 800ad04:	20001714 	.word	0x20001714

0800ad08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ad08:	b480      	push	{r7}
 800ad0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ad0c:	4b03      	ldr	r3, [pc, #12]	; (800ad1c <vTaskMissedYield+0x14>)
 800ad0e:	2201      	movs	r2, #1
 800ad10:	601a      	str	r2, [r3, #0]
}
 800ad12:	bf00      	nop
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr
 800ad1c:	20001710 	.word	0x20001710

0800ad20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ad28:	f000 f852 	bl	800add0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ad2c:	4b06      	ldr	r3, [pc, #24]	; (800ad48 <prvIdleTask+0x28>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	2b01      	cmp	r3, #1
 800ad32:	d9f9      	bls.n	800ad28 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ad34:	4b05      	ldr	r3, [pc, #20]	; (800ad4c <prvIdleTask+0x2c>)
 800ad36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad3a:	601a      	str	r2, [r3, #0]
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ad44:	e7f0      	b.n	800ad28 <prvIdleTask+0x8>
 800ad46:	bf00      	nop
 800ad48:	2000122c 	.word	0x2000122c
 800ad4c:	e000ed04 	.word	0xe000ed04

0800ad50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad56:	2300      	movs	r3, #0
 800ad58:	607b      	str	r3, [r7, #4]
 800ad5a:	e00c      	b.n	800ad76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	4613      	mov	r3, r2
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	4413      	add	r3, r2
 800ad64:	009b      	lsls	r3, r3, #2
 800ad66:	4a12      	ldr	r2, [pc, #72]	; (800adb0 <prvInitialiseTaskLists+0x60>)
 800ad68:	4413      	add	r3, r2
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7fe fcca 	bl	8009704 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	3301      	adds	r3, #1
 800ad74:	607b      	str	r3, [r7, #4]
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2b37      	cmp	r3, #55	; 0x37
 800ad7a:	d9ef      	bls.n	800ad5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ad7c:	480d      	ldr	r0, [pc, #52]	; (800adb4 <prvInitialiseTaskLists+0x64>)
 800ad7e:	f7fe fcc1 	bl	8009704 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ad82:	480d      	ldr	r0, [pc, #52]	; (800adb8 <prvInitialiseTaskLists+0x68>)
 800ad84:	f7fe fcbe 	bl	8009704 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ad88:	480c      	ldr	r0, [pc, #48]	; (800adbc <prvInitialiseTaskLists+0x6c>)
 800ad8a:	f7fe fcbb 	bl	8009704 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ad8e:	480c      	ldr	r0, [pc, #48]	; (800adc0 <prvInitialiseTaskLists+0x70>)
 800ad90:	f7fe fcb8 	bl	8009704 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ad94:	480b      	ldr	r0, [pc, #44]	; (800adc4 <prvInitialiseTaskLists+0x74>)
 800ad96:	f7fe fcb5 	bl	8009704 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ad9a:	4b0b      	ldr	r3, [pc, #44]	; (800adc8 <prvInitialiseTaskLists+0x78>)
 800ad9c:	4a05      	ldr	r2, [pc, #20]	; (800adb4 <prvInitialiseTaskLists+0x64>)
 800ad9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ada0:	4b0a      	ldr	r3, [pc, #40]	; (800adcc <prvInitialiseTaskLists+0x7c>)
 800ada2:	4a05      	ldr	r2, [pc, #20]	; (800adb8 <prvInitialiseTaskLists+0x68>)
 800ada4:	601a      	str	r2, [r3, #0]
}
 800ada6:	bf00      	nop
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	2000122c 	.word	0x2000122c
 800adb4:	2000168c 	.word	0x2000168c
 800adb8:	200016a0 	.word	0x200016a0
 800adbc:	200016bc 	.word	0x200016bc
 800adc0:	200016d0 	.word	0x200016d0
 800adc4:	200016e8 	.word	0x200016e8
 800adc8:	200016b4 	.word	0x200016b4
 800adcc:	200016b8 	.word	0x200016b8

0800add0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b082      	sub	sp, #8
 800add4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800add6:	e019      	b.n	800ae0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800add8:	f000 fdd4 	bl	800b984 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800addc:	4b10      	ldr	r3, [pc, #64]	; (800ae20 <prvCheckTasksWaitingTermination+0x50>)
 800adde:	68db      	ldr	r3, [r3, #12]
 800ade0:	68db      	ldr	r3, [r3, #12]
 800ade2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	3304      	adds	r3, #4
 800ade8:	4618      	mov	r0, r3
 800adea:	f7fe fd15 	bl	8009818 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800adee:	4b0d      	ldr	r3, [pc, #52]	; (800ae24 <prvCheckTasksWaitingTermination+0x54>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	3b01      	subs	r3, #1
 800adf4:	4a0b      	ldr	r2, [pc, #44]	; (800ae24 <prvCheckTasksWaitingTermination+0x54>)
 800adf6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800adf8:	4b0b      	ldr	r3, [pc, #44]	; (800ae28 <prvCheckTasksWaitingTermination+0x58>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	3b01      	subs	r3, #1
 800adfe:	4a0a      	ldr	r2, [pc, #40]	; (800ae28 <prvCheckTasksWaitingTermination+0x58>)
 800ae00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ae02:	f000 fdef 	bl	800b9e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f000 f810 	bl	800ae2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae0c:	4b06      	ldr	r3, [pc, #24]	; (800ae28 <prvCheckTasksWaitingTermination+0x58>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d1e1      	bne.n	800add8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ae14:	bf00      	nop
 800ae16:	bf00      	nop
 800ae18:	3708      	adds	r7, #8
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	200016d0 	.word	0x200016d0
 800ae24:	200016fc 	.word	0x200016fc
 800ae28:	200016e4 	.word	0x200016e4

0800ae2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	3354      	adds	r3, #84	; 0x54
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f001 f8ff 	bl	800c03c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d108      	bne.n	800ae5a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f000 ff87 	bl	800bd60 <vPortFree>
				vPortFree( pxTCB );
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f000 ff84 	bl	800bd60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ae58:	e018      	b.n	800ae8c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ae60:	2b01      	cmp	r3, #1
 800ae62:	d103      	bne.n	800ae6c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 ff7b 	bl	800bd60 <vPortFree>
	}
 800ae6a:	e00f      	b.n	800ae8c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ae72:	2b02      	cmp	r3, #2
 800ae74:	d00a      	beq.n	800ae8c <prvDeleteTCB+0x60>
	__asm volatile
 800ae76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae7a:	f383 8811 	msr	BASEPRI, r3
 800ae7e:	f3bf 8f6f 	isb	sy
 800ae82:	f3bf 8f4f 	dsb	sy
 800ae86:	60fb      	str	r3, [r7, #12]
}
 800ae88:	bf00      	nop
 800ae8a:	e7fe      	b.n	800ae8a <prvDeleteTCB+0x5e>
	}
 800ae8c:	bf00      	nop
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae94:	b480      	push	{r7}
 800ae96:	b083      	sub	sp, #12
 800ae98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae9a:	4b0c      	ldr	r3, [pc, #48]	; (800aecc <prvResetNextTaskUnblockTime+0x38>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d104      	bne.n	800aeae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aea4:	4b0a      	ldr	r3, [pc, #40]	; (800aed0 <prvResetNextTaskUnblockTime+0x3c>)
 800aea6:	f04f 32ff 	mov.w	r2, #4294967295
 800aeaa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aeac:	e008      	b.n	800aec0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aeae:	4b07      	ldr	r3, [pc, #28]	; (800aecc <prvResetNextTaskUnblockTime+0x38>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	68db      	ldr	r3, [r3, #12]
 800aeb4:	68db      	ldr	r3, [r3, #12]
 800aeb6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	4a04      	ldr	r2, [pc, #16]	; (800aed0 <prvResetNextTaskUnblockTime+0x3c>)
 800aebe:	6013      	str	r3, [r2, #0]
}
 800aec0:	bf00      	nop
 800aec2:	370c      	adds	r7, #12
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr
 800aecc:	200016b4 	.word	0x200016b4
 800aed0:	2000171c 	.word	0x2000171c

0800aed4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aeda:	4b0b      	ldr	r3, [pc, #44]	; (800af08 <xTaskGetSchedulerState+0x34>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d102      	bne.n	800aee8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aee2:	2301      	movs	r3, #1
 800aee4:	607b      	str	r3, [r7, #4]
 800aee6:	e008      	b.n	800aefa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aee8:	4b08      	ldr	r3, [pc, #32]	; (800af0c <xTaskGetSchedulerState+0x38>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d102      	bne.n	800aef6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aef0:	2302      	movs	r3, #2
 800aef2:	607b      	str	r3, [r7, #4]
 800aef4:	e001      	b.n	800aefa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aef6:	2300      	movs	r3, #0
 800aef8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aefa:	687b      	ldr	r3, [r7, #4]
	}
 800aefc:	4618      	mov	r0, r3
 800aefe:	370c      	adds	r7, #12
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr
 800af08:	20001708 	.word	0x20001708
 800af0c:	20001724 	.word	0x20001724

0800af10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800af10:	b580      	push	{r7, lr}
 800af12:	b086      	sub	sp, #24
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800af1c:	2300      	movs	r3, #0
 800af1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d056      	beq.n	800afd4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800af26:	4b2e      	ldr	r3, [pc, #184]	; (800afe0 <xTaskPriorityDisinherit+0xd0>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	693a      	ldr	r2, [r7, #16]
 800af2c:	429a      	cmp	r2, r3
 800af2e:	d00a      	beq.n	800af46 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	60fb      	str	r3, [r7, #12]
}
 800af42:	bf00      	nop
 800af44:	e7fe      	b.n	800af44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d10a      	bne.n	800af64 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800af4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af52:	f383 8811 	msr	BASEPRI, r3
 800af56:	f3bf 8f6f 	isb	sy
 800af5a:	f3bf 8f4f 	dsb	sy
 800af5e:	60bb      	str	r3, [r7, #8]
}
 800af60:	bf00      	nop
 800af62:	e7fe      	b.n	800af62 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af68:	1e5a      	subs	r2, r3, #1
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af76:	429a      	cmp	r2, r3
 800af78:	d02c      	beq.n	800afd4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d128      	bne.n	800afd4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	3304      	adds	r3, #4
 800af86:	4618      	mov	r0, r3
 800af88:	f7fe fc46 	bl	8009818 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af98:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afa4:	4b0f      	ldr	r3, [pc, #60]	; (800afe4 <xTaskPriorityDisinherit+0xd4>)
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d903      	bls.n	800afb4 <xTaskPriorityDisinherit+0xa4>
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afb0:	4a0c      	ldr	r2, [pc, #48]	; (800afe4 <xTaskPriorityDisinherit+0xd4>)
 800afb2:	6013      	str	r3, [r2, #0]
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afb8:	4613      	mov	r3, r2
 800afba:	009b      	lsls	r3, r3, #2
 800afbc:	4413      	add	r3, r2
 800afbe:	009b      	lsls	r3, r3, #2
 800afc0:	4a09      	ldr	r2, [pc, #36]	; (800afe8 <xTaskPriorityDisinherit+0xd8>)
 800afc2:	441a      	add	r2, r3
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	3304      	adds	r3, #4
 800afc8:	4619      	mov	r1, r3
 800afca:	4610      	mov	r0, r2
 800afcc:	f7fe fbc7 	bl	800975e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800afd0:	2301      	movs	r3, #1
 800afd2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800afd4:	697b      	ldr	r3, [r7, #20]
	}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3718      	adds	r7, #24
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	bf00      	nop
 800afe0:	20001228 	.word	0x20001228
 800afe4:	20001704 	.word	0x20001704
 800afe8:	2000122c 	.word	0x2000122c

0800afec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aff6:	4b21      	ldr	r3, [pc, #132]	; (800b07c <prvAddCurrentTaskToDelayedList+0x90>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800affc:	4b20      	ldr	r3, [pc, #128]	; (800b080 <prvAddCurrentTaskToDelayedList+0x94>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	3304      	adds	r3, #4
 800b002:	4618      	mov	r0, r3
 800b004:	f7fe fc08 	bl	8009818 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b00e:	d10a      	bne.n	800b026 <prvAddCurrentTaskToDelayedList+0x3a>
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d007      	beq.n	800b026 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b016:	4b1a      	ldr	r3, [pc, #104]	; (800b080 <prvAddCurrentTaskToDelayedList+0x94>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	3304      	adds	r3, #4
 800b01c:	4619      	mov	r1, r3
 800b01e:	4819      	ldr	r0, [pc, #100]	; (800b084 <prvAddCurrentTaskToDelayedList+0x98>)
 800b020:	f7fe fb9d 	bl	800975e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b024:	e026      	b.n	800b074 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b026:	68fa      	ldr	r2, [r7, #12]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4413      	add	r3, r2
 800b02c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b02e:	4b14      	ldr	r3, [pc, #80]	; (800b080 <prvAddCurrentTaskToDelayedList+0x94>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	68ba      	ldr	r2, [r7, #8]
 800b034:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b036:	68ba      	ldr	r2, [r7, #8]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d209      	bcs.n	800b052 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b03e:	4b12      	ldr	r3, [pc, #72]	; (800b088 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b040:	681a      	ldr	r2, [r3, #0]
 800b042:	4b0f      	ldr	r3, [pc, #60]	; (800b080 <prvAddCurrentTaskToDelayedList+0x94>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	3304      	adds	r3, #4
 800b048:	4619      	mov	r1, r3
 800b04a:	4610      	mov	r0, r2
 800b04c:	f7fe fbab 	bl	80097a6 <vListInsert>
}
 800b050:	e010      	b.n	800b074 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b052:	4b0e      	ldr	r3, [pc, #56]	; (800b08c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b054:	681a      	ldr	r2, [r3, #0]
 800b056:	4b0a      	ldr	r3, [pc, #40]	; (800b080 <prvAddCurrentTaskToDelayedList+0x94>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	3304      	adds	r3, #4
 800b05c:	4619      	mov	r1, r3
 800b05e:	4610      	mov	r0, r2
 800b060:	f7fe fba1 	bl	80097a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b064:	4b0a      	ldr	r3, [pc, #40]	; (800b090 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	68ba      	ldr	r2, [r7, #8]
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d202      	bcs.n	800b074 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b06e:	4a08      	ldr	r2, [pc, #32]	; (800b090 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	6013      	str	r3, [r2, #0]
}
 800b074:	bf00      	nop
 800b076:	3710      	adds	r7, #16
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}
 800b07c:	20001700 	.word	0x20001700
 800b080:	20001228 	.word	0x20001228
 800b084:	200016e8 	.word	0x200016e8
 800b088:	200016b8 	.word	0x200016b8
 800b08c:	200016b4 	.word	0x200016b4
 800b090:	2000171c 	.word	0x2000171c

0800b094 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b08a      	sub	sp, #40	; 0x28
 800b098:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b09a:	2300      	movs	r3, #0
 800b09c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b09e:	f000 fb07 	bl	800b6b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b0a2:	4b1c      	ldr	r3, [pc, #112]	; (800b114 <xTimerCreateTimerTask+0x80>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d021      	beq.n	800b0ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b0b2:	1d3a      	adds	r2, r7, #4
 800b0b4:	f107 0108 	add.w	r1, r7, #8
 800b0b8:	f107 030c 	add.w	r3, r7, #12
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f7fe fb07 	bl	80096d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b0c2:	6879      	ldr	r1, [r7, #4]
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	68fa      	ldr	r2, [r7, #12]
 800b0c8:	9202      	str	r2, [sp, #8]
 800b0ca:	9301      	str	r3, [sp, #4]
 800b0cc:	2302      	movs	r3, #2
 800b0ce:	9300      	str	r3, [sp, #0]
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	460a      	mov	r2, r1
 800b0d4:	4910      	ldr	r1, [pc, #64]	; (800b118 <xTimerCreateTimerTask+0x84>)
 800b0d6:	4811      	ldr	r0, [pc, #68]	; (800b11c <xTimerCreateTimerTask+0x88>)
 800b0d8:	f7ff f8b4 	bl	800a244 <xTaskCreateStatic>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	4a10      	ldr	r2, [pc, #64]	; (800b120 <xTimerCreateTimerTask+0x8c>)
 800b0e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b0e2:	4b0f      	ldr	r3, [pc, #60]	; (800b120 <xTimerCreateTimerTask+0x8c>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d001      	beq.n	800b0ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d10a      	bne.n	800b10a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b0f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0f8:	f383 8811 	msr	BASEPRI, r3
 800b0fc:	f3bf 8f6f 	isb	sy
 800b100:	f3bf 8f4f 	dsb	sy
 800b104:	613b      	str	r3, [r7, #16]
}
 800b106:	bf00      	nop
 800b108:	e7fe      	b.n	800b108 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b10a:	697b      	ldr	r3, [r7, #20]
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3718      	adds	r7, #24
 800b110:	46bd      	mov	sp, r7
 800b112:	bd80      	pop	{r7, pc}
 800b114:	20001758 	.word	0x20001758
 800b118:	0800d340 	.word	0x0800d340
 800b11c:	0800b259 	.word	0x0800b259
 800b120:	2000175c 	.word	0x2000175c

0800b124 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b08a      	sub	sp, #40	; 0x28
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
 800b130:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b132:	2300      	movs	r3, #0
 800b134:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d10a      	bne.n	800b152 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b140:	f383 8811 	msr	BASEPRI, r3
 800b144:	f3bf 8f6f 	isb	sy
 800b148:	f3bf 8f4f 	dsb	sy
 800b14c:	623b      	str	r3, [r7, #32]
}
 800b14e:	bf00      	nop
 800b150:	e7fe      	b.n	800b150 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b152:	4b1a      	ldr	r3, [pc, #104]	; (800b1bc <xTimerGenericCommand+0x98>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d02a      	beq.n	800b1b0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2b05      	cmp	r3, #5
 800b16a:	dc18      	bgt.n	800b19e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b16c:	f7ff feb2 	bl	800aed4 <xTaskGetSchedulerState>
 800b170:	4603      	mov	r3, r0
 800b172:	2b02      	cmp	r3, #2
 800b174:	d109      	bne.n	800b18a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b176:	4b11      	ldr	r3, [pc, #68]	; (800b1bc <xTimerGenericCommand+0x98>)
 800b178:	6818      	ldr	r0, [r3, #0]
 800b17a:	f107 0110 	add.w	r1, r7, #16
 800b17e:	2300      	movs	r3, #0
 800b180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b182:	f7fe fc77 	bl	8009a74 <xQueueGenericSend>
 800b186:	6278      	str	r0, [r7, #36]	; 0x24
 800b188:	e012      	b.n	800b1b0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b18a:	4b0c      	ldr	r3, [pc, #48]	; (800b1bc <xTimerGenericCommand+0x98>)
 800b18c:	6818      	ldr	r0, [r3, #0]
 800b18e:	f107 0110 	add.w	r1, r7, #16
 800b192:	2300      	movs	r3, #0
 800b194:	2200      	movs	r2, #0
 800b196:	f7fe fc6d 	bl	8009a74 <xQueueGenericSend>
 800b19a:	6278      	str	r0, [r7, #36]	; 0x24
 800b19c:	e008      	b.n	800b1b0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b19e:	4b07      	ldr	r3, [pc, #28]	; (800b1bc <xTimerGenericCommand+0x98>)
 800b1a0:	6818      	ldr	r0, [r3, #0]
 800b1a2:	f107 0110 	add.w	r1, r7, #16
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	683a      	ldr	r2, [r7, #0]
 800b1aa:	f7fe fd61 	bl	8009c70 <xQueueGenericSendFromISR>
 800b1ae:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3728      	adds	r7, #40	; 0x28
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	20001758 	.word	0x20001758

0800b1c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b088      	sub	sp, #32
 800b1c4:	af02      	add	r7, sp, #8
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1ca:	4b22      	ldr	r3, [pc, #136]	; (800b254 <prvProcessExpiredTimer+0x94>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	68db      	ldr	r3, [r3, #12]
 800b1d0:	68db      	ldr	r3, [r3, #12]
 800b1d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	3304      	adds	r3, #4
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7fe fb1d 	bl	8009818 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b1e4:	f003 0304 	and.w	r3, r3, #4
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d022      	beq.n	800b232 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	699a      	ldr	r2, [r3, #24]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	18d1      	adds	r1, r2, r3
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	6978      	ldr	r0, [r7, #20]
 800b1fa:	f000 f8d1 	bl	800b3a0 <prvInsertTimerInActiveList>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d01f      	beq.n	800b244 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b204:	2300      	movs	r3, #0
 800b206:	9300      	str	r3, [sp, #0]
 800b208:	2300      	movs	r3, #0
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	2100      	movs	r1, #0
 800b20e:	6978      	ldr	r0, [r7, #20]
 800b210:	f7ff ff88 	bl	800b124 <xTimerGenericCommand>
 800b214:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b216:	693b      	ldr	r3, [r7, #16]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d113      	bne.n	800b244 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b21c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	60fb      	str	r3, [r7, #12]
}
 800b22e:	bf00      	nop
 800b230:	e7fe      	b.n	800b230 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b238:	f023 0301 	bic.w	r3, r3, #1
 800b23c:	b2da      	uxtb	r2, r3
 800b23e:	697b      	ldr	r3, [r7, #20]
 800b240:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	6a1b      	ldr	r3, [r3, #32]
 800b248:	6978      	ldr	r0, [r7, #20]
 800b24a:	4798      	blx	r3
}
 800b24c:	bf00      	nop
 800b24e:	3718      	adds	r7, #24
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	20001750 	.word	0x20001750

0800b258 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b260:	f107 0308 	add.w	r3, r7, #8
 800b264:	4618      	mov	r0, r3
 800b266:	f000 f857 	bl	800b318 <prvGetNextExpireTime>
 800b26a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	4619      	mov	r1, r3
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f000 f803 	bl	800b27c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b276:	f000 f8d5 	bl	800b424 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b27a:	e7f1      	b.n	800b260 <prvTimerTask+0x8>

0800b27c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b286:	f7ff fa39 	bl	800a6fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b28a:	f107 0308 	add.w	r3, r7, #8
 800b28e:	4618      	mov	r0, r3
 800b290:	f000 f866 	bl	800b360 <prvSampleTimeNow>
 800b294:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d130      	bne.n	800b2fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d10a      	bne.n	800b2b8 <prvProcessTimerOrBlockTask+0x3c>
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d806      	bhi.n	800b2b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b2aa:	f7ff fa35 	bl	800a718 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b2ae:	68f9      	ldr	r1, [r7, #12]
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f7ff ff85 	bl	800b1c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b2b6:	e024      	b.n	800b302 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d008      	beq.n	800b2d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b2be:	4b13      	ldr	r3, [pc, #76]	; (800b30c <prvProcessTimerOrBlockTask+0x90>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d101      	bne.n	800b2cc <prvProcessTimerOrBlockTask+0x50>
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	e000      	b.n	800b2ce <prvProcessTimerOrBlockTask+0x52>
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b2d0:	4b0f      	ldr	r3, [pc, #60]	; (800b310 <prvProcessTimerOrBlockTask+0x94>)
 800b2d2:	6818      	ldr	r0, [r3, #0]
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	1ad3      	subs	r3, r2, r3
 800b2da:	683a      	ldr	r2, [r7, #0]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	f7fe ff7d 	bl	800a1dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b2e2:	f7ff fa19 	bl	800a718 <xTaskResumeAll>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d10a      	bne.n	800b302 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b2ec:	4b09      	ldr	r3, [pc, #36]	; (800b314 <prvProcessTimerOrBlockTask+0x98>)
 800b2ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2f2:	601a      	str	r2, [r3, #0]
 800b2f4:	f3bf 8f4f 	dsb	sy
 800b2f8:	f3bf 8f6f 	isb	sy
}
 800b2fc:	e001      	b.n	800b302 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b2fe:	f7ff fa0b 	bl	800a718 <xTaskResumeAll>
}
 800b302:	bf00      	nop
 800b304:	3710      	adds	r7, #16
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}
 800b30a:	bf00      	nop
 800b30c:	20001754 	.word	0x20001754
 800b310:	20001758 	.word	0x20001758
 800b314:	e000ed04 	.word	0xe000ed04

0800b318 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b318:	b480      	push	{r7}
 800b31a:	b085      	sub	sp, #20
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b320:	4b0e      	ldr	r3, [pc, #56]	; (800b35c <prvGetNextExpireTime+0x44>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d101      	bne.n	800b32e <prvGetNextExpireTime+0x16>
 800b32a:	2201      	movs	r2, #1
 800b32c:	e000      	b.n	800b330 <prvGetNextExpireTime+0x18>
 800b32e:	2200      	movs	r2, #0
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d105      	bne.n	800b348 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b33c:	4b07      	ldr	r3, [pc, #28]	; (800b35c <prvGetNextExpireTime+0x44>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	68db      	ldr	r3, [r3, #12]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	60fb      	str	r3, [r7, #12]
 800b346:	e001      	b.n	800b34c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b348:	2300      	movs	r3, #0
 800b34a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b34c:	68fb      	ldr	r3, [r7, #12]
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3714      	adds	r7, #20
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr
 800b35a:	bf00      	nop
 800b35c:	20001750 	.word	0x20001750

0800b360 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b368:	f7ff fa74 	bl	800a854 <xTaskGetTickCount>
 800b36c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b36e:	4b0b      	ldr	r3, [pc, #44]	; (800b39c <prvSampleTimeNow+0x3c>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	68fa      	ldr	r2, [r7, #12]
 800b374:	429a      	cmp	r2, r3
 800b376:	d205      	bcs.n	800b384 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b378:	f000 f936 	bl	800b5e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2201      	movs	r2, #1
 800b380:	601a      	str	r2, [r3, #0]
 800b382:	e002      	b.n	800b38a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2200      	movs	r2, #0
 800b388:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b38a:	4a04      	ldr	r2, [pc, #16]	; (800b39c <prvSampleTimeNow+0x3c>)
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b390:	68fb      	ldr	r3, [r7, #12]
}
 800b392:	4618      	mov	r0, r3
 800b394:	3710      	adds	r7, #16
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}
 800b39a:	bf00      	nop
 800b39c:	20001760 	.word	0x20001760

0800b3a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b086      	sub	sp, #24
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	607a      	str	r2, [r7, #4]
 800b3ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	68ba      	ldr	r2, [r7, #8]
 800b3b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	68fa      	ldr	r2, [r7, #12]
 800b3bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b3be:	68ba      	ldr	r2, [r7, #8]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	d812      	bhi.n	800b3ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	1ad2      	subs	r2, r2, r3
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	699b      	ldr	r3, [r3, #24]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d302      	bcc.n	800b3da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	617b      	str	r3, [r7, #20]
 800b3d8:	e01b      	b.n	800b412 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b3da:	4b10      	ldr	r3, [pc, #64]	; (800b41c <prvInsertTimerInActiveList+0x7c>)
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	3304      	adds	r3, #4
 800b3e2:	4619      	mov	r1, r3
 800b3e4:	4610      	mov	r0, r2
 800b3e6:	f7fe f9de 	bl	80097a6 <vListInsert>
 800b3ea:	e012      	b.n	800b412 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b3ec:	687a      	ldr	r2, [r7, #4]
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	429a      	cmp	r2, r3
 800b3f2:	d206      	bcs.n	800b402 <prvInsertTimerInActiveList+0x62>
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	d302      	bcc.n	800b402 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	617b      	str	r3, [r7, #20]
 800b400:	e007      	b.n	800b412 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b402:	4b07      	ldr	r3, [pc, #28]	; (800b420 <prvInsertTimerInActiveList+0x80>)
 800b404:	681a      	ldr	r2, [r3, #0]
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	3304      	adds	r3, #4
 800b40a:	4619      	mov	r1, r3
 800b40c:	4610      	mov	r0, r2
 800b40e:	f7fe f9ca 	bl	80097a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b412:	697b      	ldr	r3, [r7, #20]
}
 800b414:	4618      	mov	r0, r3
 800b416:	3718      	adds	r7, #24
 800b418:	46bd      	mov	sp, r7
 800b41a:	bd80      	pop	{r7, pc}
 800b41c:	20001754 	.word	0x20001754
 800b420:	20001750 	.word	0x20001750

0800b424 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b08e      	sub	sp, #56	; 0x38
 800b428:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b42a:	e0ca      	b.n	800b5c2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	da18      	bge.n	800b464 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b432:	1d3b      	adds	r3, r7, #4
 800b434:	3304      	adds	r3, #4
 800b436:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10a      	bne.n	800b454 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b43e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b442:	f383 8811 	msr	BASEPRI, r3
 800b446:	f3bf 8f6f 	isb	sy
 800b44a:	f3bf 8f4f 	dsb	sy
 800b44e:	61fb      	str	r3, [r7, #28]
}
 800b450:	bf00      	nop
 800b452:	e7fe      	b.n	800b452 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b45a:	6850      	ldr	r0, [r2, #4]
 800b45c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b45e:	6892      	ldr	r2, [r2, #8]
 800b460:	4611      	mov	r1, r2
 800b462:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	f2c0 80aa 	blt.w	800b5c0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b472:	695b      	ldr	r3, [r3, #20]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d004      	beq.n	800b482 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b47a:	3304      	adds	r3, #4
 800b47c:	4618      	mov	r0, r3
 800b47e:	f7fe f9cb 	bl	8009818 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b482:	463b      	mov	r3, r7
 800b484:	4618      	mov	r0, r3
 800b486:	f7ff ff6b 	bl	800b360 <prvSampleTimeNow>
 800b48a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2b09      	cmp	r3, #9
 800b490:	f200 8097 	bhi.w	800b5c2 <prvProcessReceivedCommands+0x19e>
 800b494:	a201      	add	r2, pc, #4	; (adr r2, 800b49c <prvProcessReceivedCommands+0x78>)
 800b496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b49a:	bf00      	nop
 800b49c:	0800b4c5 	.word	0x0800b4c5
 800b4a0:	0800b4c5 	.word	0x0800b4c5
 800b4a4:	0800b4c5 	.word	0x0800b4c5
 800b4a8:	0800b539 	.word	0x0800b539
 800b4ac:	0800b54d 	.word	0x0800b54d
 800b4b0:	0800b597 	.word	0x0800b597
 800b4b4:	0800b4c5 	.word	0x0800b4c5
 800b4b8:	0800b4c5 	.word	0x0800b4c5
 800b4bc:	0800b539 	.word	0x0800b539
 800b4c0:	0800b54d 	.word	0x0800b54d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b4c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4ca:	f043 0301 	orr.w	r3, r3, #1
 800b4ce:	b2da      	uxtb	r2, r3
 800b4d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b4d6:	68ba      	ldr	r2, [r7, #8]
 800b4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4da:	699b      	ldr	r3, [r3, #24]
 800b4dc:	18d1      	adds	r1, r2, r3
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b4e4:	f7ff ff5c 	bl	800b3a0 <prvInsertTimerInActiveList>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d069      	beq.n	800b5c2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b4ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4f0:	6a1b      	ldr	r3, [r3, #32]
 800b4f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b4f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b4f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4fc:	f003 0304 	and.w	r3, r3, #4
 800b500:	2b00      	cmp	r3, #0
 800b502:	d05e      	beq.n	800b5c2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b504:	68ba      	ldr	r2, [r7, #8]
 800b506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b508:	699b      	ldr	r3, [r3, #24]
 800b50a:	441a      	add	r2, r3
 800b50c:	2300      	movs	r3, #0
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	2300      	movs	r3, #0
 800b512:	2100      	movs	r1, #0
 800b514:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b516:	f7ff fe05 	bl	800b124 <xTimerGenericCommand>
 800b51a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b51c:	6a3b      	ldr	r3, [r7, #32]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d14f      	bne.n	800b5c2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b526:	f383 8811 	msr	BASEPRI, r3
 800b52a:	f3bf 8f6f 	isb	sy
 800b52e:	f3bf 8f4f 	dsb	sy
 800b532:	61bb      	str	r3, [r7, #24]
}
 800b534:	bf00      	nop
 800b536:	e7fe      	b.n	800b536 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b53a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b53e:	f023 0301 	bic.w	r3, r3, #1
 800b542:	b2da      	uxtb	r2, r3
 800b544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b546:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b54a:	e03a      	b.n	800b5c2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b54e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b552:	f043 0301 	orr.w	r3, r3, #1
 800b556:	b2da      	uxtb	r2, r3
 800b558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b55a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b55e:	68ba      	ldr	r2, [r7, #8]
 800b560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b562:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b566:	699b      	ldr	r3, [r3, #24]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d10a      	bne.n	800b582 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b570:	f383 8811 	msr	BASEPRI, r3
 800b574:	f3bf 8f6f 	isb	sy
 800b578:	f3bf 8f4f 	dsb	sy
 800b57c:	617b      	str	r3, [r7, #20]
}
 800b57e:	bf00      	nop
 800b580:	e7fe      	b.n	800b580 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b584:	699a      	ldr	r2, [r3, #24]
 800b586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b588:	18d1      	adds	r1, r2, r3
 800b58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b58c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b58e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b590:	f7ff ff06 	bl	800b3a0 <prvInsertTimerInActiveList>
					break;
 800b594:	e015      	b.n	800b5c2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b598:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b59c:	f003 0302 	and.w	r3, r3, #2
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d103      	bne.n	800b5ac <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b5a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b5a6:	f000 fbdb 	bl	800bd60 <vPortFree>
 800b5aa:	e00a      	b.n	800b5c2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b5ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b5b2:	f023 0301 	bic.w	r3, r3, #1
 800b5b6:	b2da      	uxtb	r2, r3
 800b5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b5be:	e000      	b.n	800b5c2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b5c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b5c2:	4b08      	ldr	r3, [pc, #32]	; (800b5e4 <prvProcessReceivedCommands+0x1c0>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	1d39      	adds	r1, r7, #4
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7fe fbec 	bl	8009da8 <xQueueReceive>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	f47f af2a 	bne.w	800b42c <prvProcessReceivedCommands+0x8>
	}
}
 800b5d8:	bf00      	nop
 800b5da:	bf00      	nop
 800b5dc:	3730      	adds	r7, #48	; 0x30
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}
 800b5e2:	bf00      	nop
 800b5e4:	20001758 	.word	0x20001758

0800b5e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b088      	sub	sp, #32
 800b5ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b5ee:	e048      	b.n	800b682 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b5f0:	4b2d      	ldr	r3, [pc, #180]	; (800b6a8 <prvSwitchTimerLists+0xc0>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	68db      	ldr	r3, [r3, #12]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5fa:	4b2b      	ldr	r3, [pc, #172]	; (800b6a8 <prvSwitchTimerLists+0xc0>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	3304      	adds	r3, #4
 800b608:	4618      	mov	r0, r3
 800b60a:	f7fe f905 	bl	8009818 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	6a1b      	ldr	r3, [r3, #32]
 800b612:	68f8      	ldr	r0, [r7, #12]
 800b614:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b61c:	f003 0304 	and.w	r3, r3, #4
 800b620:	2b00      	cmp	r3, #0
 800b622:	d02e      	beq.n	800b682 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	699b      	ldr	r3, [r3, #24]
 800b628:	693a      	ldr	r2, [r7, #16]
 800b62a:	4413      	add	r3, r2
 800b62c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b62e:	68ba      	ldr	r2, [r7, #8]
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	429a      	cmp	r2, r3
 800b634:	d90e      	bls.n	800b654 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	68ba      	ldr	r2, [r7, #8]
 800b63a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	68fa      	ldr	r2, [r7, #12]
 800b640:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b642:	4b19      	ldr	r3, [pc, #100]	; (800b6a8 <prvSwitchTimerLists+0xc0>)
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	3304      	adds	r3, #4
 800b64a:	4619      	mov	r1, r3
 800b64c:	4610      	mov	r0, r2
 800b64e:	f7fe f8aa 	bl	80097a6 <vListInsert>
 800b652:	e016      	b.n	800b682 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b654:	2300      	movs	r3, #0
 800b656:	9300      	str	r3, [sp, #0]
 800b658:	2300      	movs	r3, #0
 800b65a:	693a      	ldr	r2, [r7, #16]
 800b65c:	2100      	movs	r1, #0
 800b65e:	68f8      	ldr	r0, [r7, #12]
 800b660:	f7ff fd60 	bl	800b124 <xTimerGenericCommand>
 800b664:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d10a      	bne.n	800b682 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b66c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b670:	f383 8811 	msr	BASEPRI, r3
 800b674:	f3bf 8f6f 	isb	sy
 800b678:	f3bf 8f4f 	dsb	sy
 800b67c:	603b      	str	r3, [r7, #0]
}
 800b67e:	bf00      	nop
 800b680:	e7fe      	b.n	800b680 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b682:	4b09      	ldr	r3, [pc, #36]	; (800b6a8 <prvSwitchTimerLists+0xc0>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d1b1      	bne.n	800b5f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b68c:	4b06      	ldr	r3, [pc, #24]	; (800b6a8 <prvSwitchTimerLists+0xc0>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b692:	4b06      	ldr	r3, [pc, #24]	; (800b6ac <prvSwitchTimerLists+0xc4>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	4a04      	ldr	r2, [pc, #16]	; (800b6a8 <prvSwitchTimerLists+0xc0>)
 800b698:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b69a:	4a04      	ldr	r2, [pc, #16]	; (800b6ac <prvSwitchTimerLists+0xc4>)
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	6013      	str	r3, [r2, #0]
}
 800b6a0:	bf00      	nop
 800b6a2:	3718      	adds	r7, #24
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}
 800b6a8:	20001750 	.word	0x20001750
 800b6ac:	20001754 	.word	0x20001754

0800b6b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b082      	sub	sp, #8
 800b6b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b6b6:	f000 f965 	bl	800b984 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b6ba:	4b15      	ldr	r3, [pc, #84]	; (800b710 <prvCheckForValidListAndQueue+0x60>)
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d120      	bne.n	800b704 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b6c2:	4814      	ldr	r0, [pc, #80]	; (800b714 <prvCheckForValidListAndQueue+0x64>)
 800b6c4:	f7fe f81e 	bl	8009704 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b6c8:	4813      	ldr	r0, [pc, #76]	; (800b718 <prvCheckForValidListAndQueue+0x68>)
 800b6ca:	f7fe f81b 	bl	8009704 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b6ce:	4b13      	ldr	r3, [pc, #76]	; (800b71c <prvCheckForValidListAndQueue+0x6c>)
 800b6d0:	4a10      	ldr	r2, [pc, #64]	; (800b714 <prvCheckForValidListAndQueue+0x64>)
 800b6d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b6d4:	4b12      	ldr	r3, [pc, #72]	; (800b720 <prvCheckForValidListAndQueue+0x70>)
 800b6d6:	4a10      	ldr	r2, [pc, #64]	; (800b718 <prvCheckForValidListAndQueue+0x68>)
 800b6d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b6da:	2300      	movs	r3, #0
 800b6dc:	9300      	str	r3, [sp, #0]
 800b6de:	4b11      	ldr	r3, [pc, #68]	; (800b724 <prvCheckForValidListAndQueue+0x74>)
 800b6e0:	4a11      	ldr	r2, [pc, #68]	; (800b728 <prvCheckForValidListAndQueue+0x78>)
 800b6e2:	2110      	movs	r1, #16
 800b6e4:	200a      	movs	r0, #10
 800b6e6:	f7fe f929 	bl	800993c <xQueueGenericCreateStatic>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	4a08      	ldr	r2, [pc, #32]	; (800b710 <prvCheckForValidListAndQueue+0x60>)
 800b6ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b6f0:	4b07      	ldr	r3, [pc, #28]	; (800b710 <prvCheckForValidListAndQueue+0x60>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d005      	beq.n	800b704 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b6f8:	4b05      	ldr	r3, [pc, #20]	; (800b710 <prvCheckForValidListAndQueue+0x60>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	490b      	ldr	r1, [pc, #44]	; (800b72c <prvCheckForValidListAndQueue+0x7c>)
 800b6fe:	4618      	mov	r0, r3
 800b700:	f7fe fd42 	bl	800a188 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b704:	f000 f96e 	bl	800b9e4 <vPortExitCritical>
}
 800b708:	bf00      	nop
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}
 800b70e:	bf00      	nop
 800b710:	20001758 	.word	0x20001758
 800b714:	20001728 	.word	0x20001728
 800b718:	2000173c 	.word	0x2000173c
 800b71c:	20001750 	.word	0x20001750
 800b720:	20001754 	.word	0x20001754
 800b724:	20001804 	.word	0x20001804
 800b728:	20001764 	.word	0x20001764
 800b72c:	0800d348 	.word	0x0800d348

0800b730 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b730:	b480      	push	{r7}
 800b732:	b085      	sub	sp, #20
 800b734:	af00      	add	r7, sp, #0
 800b736:	60f8      	str	r0, [r7, #12]
 800b738:	60b9      	str	r1, [r7, #8]
 800b73a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	3b04      	subs	r3, #4
 800b740:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b748:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	3b04      	subs	r3, #4
 800b74e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	f023 0201 	bic.w	r2, r3, #1
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	3b04      	subs	r3, #4
 800b75e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b760:	4a0c      	ldr	r2, [pc, #48]	; (800b794 <pxPortInitialiseStack+0x64>)
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	3b14      	subs	r3, #20
 800b76a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b76c:	687a      	ldr	r2, [r7, #4]
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	3b04      	subs	r3, #4
 800b776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f06f 0202 	mvn.w	r2, #2
 800b77e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	3b20      	subs	r3, #32
 800b784:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b786:	68fb      	ldr	r3, [r7, #12]
}
 800b788:	4618      	mov	r0, r3
 800b78a:	3714      	adds	r7, #20
 800b78c:	46bd      	mov	sp, r7
 800b78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b792:	4770      	bx	lr
 800b794:	0800b799 	.word	0x0800b799

0800b798 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b798:	b480      	push	{r7}
 800b79a:	b085      	sub	sp, #20
 800b79c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b7a2:	4b12      	ldr	r3, [pc, #72]	; (800b7ec <prvTaskExitError+0x54>)
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7aa:	d00a      	beq.n	800b7c2 <prvTaskExitError+0x2a>
	__asm volatile
 800b7ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b0:	f383 8811 	msr	BASEPRI, r3
 800b7b4:	f3bf 8f6f 	isb	sy
 800b7b8:	f3bf 8f4f 	dsb	sy
 800b7bc:	60fb      	str	r3, [r7, #12]
}
 800b7be:	bf00      	nop
 800b7c0:	e7fe      	b.n	800b7c0 <prvTaskExitError+0x28>
	__asm volatile
 800b7c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c6:	f383 8811 	msr	BASEPRI, r3
 800b7ca:	f3bf 8f6f 	isb	sy
 800b7ce:	f3bf 8f4f 	dsb	sy
 800b7d2:	60bb      	str	r3, [r7, #8]
}
 800b7d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b7d6:	bf00      	nop
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d0fc      	beq.n	800b7d8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b7de:	bf00      	nop
 800b7e0:	bf00      	nop
 800b7e2:	3714      	adds	r7, #20
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr
 800b7ec:	200000bc 	.word	0x200000bc

0800b7f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b7f0:	4b07      	ldr	r3, [pc, #28]	; (800b810 <pxCurrentTCBConst2>)
 800b7f2:	6819      	ldr	r1, [r3, #0]
 800b7f4:	6808      	ldr	r0, [r1, #0]
 800b7f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7fa:	f380 8809 	msr	PSP, r0
 800b7fe:	f3bf 8f6f 	isb	sy
 800b802:	f04f 0000 	mov.w	r0, #0
 800b806:	f380 8811 	msr	BASEPRI, r0
 800b80a:	4770      	bx	lr
 800b80c:	f3af 8000 	nop.w

0800b810 <pxCurrentTCBConst2>:
 800b810:	20001228 	.word	0x20001228
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b814:	bf00      	nop
 800b816:	bf00      	nop

0800b818 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b818:	4808      	ldr	r0, [pc, #32]	; (800b83c <prvPortStartFirstTask+0x24>)
 800b81a:	6800      	ldr	r0, [r0, #0]
 800b81c:	6800      	ldr	r0, [r0, #0]
 800b81e:	f380 8808 	msr	MSP, r0
 800b822:	f04f 0000 	mov.w	r0, #0
 800b826:	f380 8814 	msr	CONTROL, r0
 800b82a:	b662      	cpsie	i
 800b82c:	b661      	cpsie	f
 800b82e:	f3bf 8f4f 	dsb	sy
 800b832:	f3bf 8f6f 	isb	sy
 800b836:	df00      	svc	0
 800b838:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b83a:	bf00      	nop
 800b83c:	e000ed08 	.word	0xe000ed08

0800b840 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b086      	sub	sp, #24
 800b844:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b846:	4b46      	ldr	r3, [pc, #280]	; (800b960 <xPortStartScheduler+0x120>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	4a46      	ldr	r2, [pc, #280]	; (800b964 <xPortStartScheduler+0x124>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d10a      	bne.n	800b866 <xPortStartScheduler+0x26>
	__asm volatile
 800b850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b854:	f383 8811 	msr	BASEPRI, r3
 800b858:	f3bf 8f6f 	isb	sy
 800b85c:	f3bf 8f4f 	dsb	sy
 800b860:	613b      	str	r3, [r7, #16]
}
 800b862:	bf00      	nop
 800b864:	e7fe      	b.n	800b864 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b866:	4b3e      	ldr	r3, [pc, #248]	; (800b960 <xPortStartScheduler+0x120>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	4a3f      	ldr	r2, [pc, #252]	; (800b968 <xPortStartScheduler+0x128>)
 800b86c:	4293      	cmp	r3, r2
 800b86e:	d10a      	bne.n	800b886 <xPortStartScheduler+0x46>
	__asm volatile
 800b870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b874:	f383 8811 	msr	BASEPRI, r3
 800b878:	f3bf 8f6f 	isb	sy
 800b87c:	f3bf 8f4f 	dsb	sy
 800b880:	60fb      	str	r3, [r7, #12]
}
 800b882:	bf00      	nop
 800b884:	e7fe      	b.n	800b884 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b886:	4b39      	ldr	r3, [pc, #228]	; (800b96c <xPortStartScheduler+0x12c>)
 800b888:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b88a:	697b      	ldr	r3, [r7, #20]
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	22ff      	movs	r2, #255	; 0xff
 800b896:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	b2db      	uxtb	r3, r3
 800b89e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b8a0:	78fb      	ldrb	r3, [r7, #3]
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b8a8:	b2da      	uxtb	r2, r3
 800b8aa:	4b31      	ldr	r3, [pc, #196]	; (800b970 <xPortStartScheduler+0x130>)
 800b8ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b8ae:	4b31      	ldr	r3, [pc, #196]	; (800b974 <xPortStartScheduler+0x134>)
 800b8b0:	2207      	movs	r2, #7
 800b8b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b8b4:	e009      	b.n	800b8ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b8b6:	4b2f      	ldr	r3, [pc, #188]	; (800b974 <xPortStartScheduler+0x134>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	3b01      	subs	r3, #1
 800b8bc:	4a2d      	ldr	r2, [pc, #180]	; (800b974 <xPortStartScheduler+0x134>)
 800b8be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b8c0:	78fb      	ldrb	r3, [r7, #3]
 800b8c2:	b2db      	uxtb	r3, r3
 800b8c4:	005b      	lsls	r3, r3, #1
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b8ca:	78fb      	ldrb	r3, [r7, #3]
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8d2:	2b80      	cmp	r3, #128	; 0x80
 800b8d4:	d0ef      	beq.n	800b8b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b8d6:	4b27      	ldr	r3, [pc, #156]	; (800b974 <xPortStartScheduler+0x134>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f1c3 0307 	rsb	r3, r3, #7
 800b8de:	2b04      	cmp	r3, #4
 800b8e0:	d00a      	beq.n	800b8f8 <xPortStartScheduler+0xb8>
	__asm volatile
 800b8e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e6:	f383 8811 	msr	BASEPRI, r3
 800b8ea:	f3bf 8f6f 	isb	sy
 800b8ee:	f3bf 8f4f 	dsb	sy
 800b8f2:	60bb      	str	r3, [r7, #8]
}
 800b8f4:	bf00      	nop
 800b8f6:	e7fe      	b.n	800b8f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b8f8:	4b1e      	ldr	r3, [pc, #120]	; (800b974 <xPortStartScheduler+0x134>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	021b      	lsls	r3, r3, #8
 800b8fe:	4a1d      	ldr	r2, [pc, #116]	; (800b974 <xPortStartScheduler+0x134>)
 800b900:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b902:	4b1c      	ldr	r3, [pc, #112]	; (800b974 <xPortStartScheduler+0x134>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b90a:	4a1a      	ldr	r2, [pc, #104]	; (800b974 <xPortStartScheduler+0x134>)
 800b90c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	b2da      	uxtb	r2, r3
 800b912:	697b      	ldr	r3, [r7, #20]
 800b914:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b916:	4b18      	ldr	r3, [pc, #96]	; (800b978 <xPortStartScheduler+0x138>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	4a17      	ldr	r2, [pc, #92]	; (800b978 <xPortStartScheduler+0x138>)
 800b91c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b920:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b922:	4b15      	ldr	r3, [pc, #84]	; (800b978 <xPortStartScheduler+0x138>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	4a14      	ldr	r2, [pc, #80]	; (800b978 <xPortStartScheduler+0x138>)
 800b928:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b92c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b92e:	f000 f8dd 	bl	800baec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b932:	4b12      	ldr	r3, [pc, #72]	; (800b97c <xPortStartScheduler+0x13c>)
 800b934:	2200      	movs	r2, #0
 800b936:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b938:	f000 f8fc 	bl	800bb34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b93c:	4b10      	ldr	r3, [pc, #64]	; (800b980 <xPortStartScheduler+0x140>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	4a0f      	ldr	r2, [pc, #60]	; (800b980 <xPortStartScheduler+0x140>)
 800b942:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b946:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b948:	f7ff ff66 	bl	800b818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b94c:	f7ff f84c 	bl	800a9e8 <vTaskSwitchContext>
	prvTaskExitError();
 800b950:	f7ff ff22 	bl	800b798 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b954:	2300      	movs	r3, #0
}
 800b956:	4618      	mov	r0, r3
 800b958:	3718      	adds	r7, #24
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}
 800b95e:	bf00      	nop
 800b960:	e000ed00 	.word	0xe000ed00
 800b964:	410fc271 	.word	0x410fc271
 800b968:	410fc270 	.word	0x410fc270
 800b96c:	e000e400 	.word	0xe000e400
 800b970:	20001854 	.word	0x20001854
 800b974:	20001858 	.word	0x20001858
 800b978:	e000ed20 	.word	0xe000ed20
 800b97c:	200000bc 	.word	0x200000bc
 800b980:	e000ef34 	.word	0xe000ef34

0800b984 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b984:	b480      	push	{r7}
 800b986:	b083      	sub	sp, #12
 800b988:	af00      	add	r7, sp, #0
	__asm volatile
 800b98a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b98e:	f383 8811 	msr	BASEPRI, r3
 800b992:	f3bf 8f6f 	isb	sy
 800b996:	f3bf 8f4f 	dsb	sy
 800b99a:	607b      	str	r3, [r7, #4]
}
 800b99c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b99e:	4b0f      	ldr	r3, [pc, #60]	; (800b9dc <vPortEnterCritical+0x58>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	4a0d      	ldr	r2, [pc, #52]	; (800b9dc <vPortEnterCritical+0x58>)
 800b9a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b9a8:	4b0c      	ldr	r3, [pc, #48]	; (800b9dc <vPortEnterCritical+0x58>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	2b01      	cmp	r3, #1
 800b9ae:	d10f      	bne.n	800b9d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b9b0:	4b0b      	ldr	r3, [pc, #44]	; (800b9e0 <vPortEnterCritical+0x5c>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d00a      	beq.n	800b9d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9be:	f383 8811 	msr	BASEPRI, r3
 800b9c2:	f3bf 8f6f 	isb	sy
 800b9c6:	f3bf 8f4f 	dsb	sy
 800b9ca:	603b      	str	r3, [r7, #0]
}
 800b9cc:	bf00      	nop
 800b9ce:	e7fe      	b.n	800b9ce <vPortEnterCritical+0x4a>
	}
}
 800b9d0:	bf00      	nop
 800b9d2:	370c      	adds	r7, #12
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr
 800b9dc:	200000bc 	.word	0x200000bc
 800b9e0:	e000ed04 	.word	0xe000ed04

0800b9e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b9ea:	4b12      	ldr	r3, [pc, #72]	; (800ba34 <vPortExitCritical+0x50>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d10a      	bne.n	800ba08 <vPortExitCritical+0x24>
	__asm volatile
 800b9f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f6:	f383 8811 	msr	BASEPRI, r3
 800b9fa:	f3bf 8f6f 	isb	sy
 800b9fe:	f3bf 8f4f 	dsb	sy
 800ba02:	607b      	str	r3, [r7, #4]
}
 800ba04:	bf00      	nop
 800ba06:	e7fe      	b.n	800ba06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ba08:	4b0a      	ldr	r3, [pc, #40]	; (800ba34 <vPortExitCritical+0x50>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	3b01      	subs	r3, #1
 800ba0e:	4a09      	ldr	r2, [pc, #36]	; (800ba34 <vPortExitCritical+0x50>)
 800ba10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ba12:	4b08      	ldr	r3, [pc, #32]	; (800ba34 <vPortExitCritical+0x50>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d105      	bne.n	800ba26 <vPortExitCritical+0x42>
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	f383 8811 	msr	BASEPRI, r3
}
 800ba24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ba26:	bf00      	nop
 800ba28:	370c      	adds	r7, #12
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba30:	4770      	bx	lr
 800ba32:	bf00      	nop
 800ba34:	200000bc 	.word	0x200000bc
	...

0800ba40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ba40:	f3ef 8009 	mrs	r0, PSP
 800ba44:	f3bf 8f6f 	isb	sy
 800ba48:	4b15      	ldr	r3, [pc, #84]	; (800baa0 <pxCurrentTCBConst>)
 800ba4a:	681a      	ldr	r2, [r3, #0]
 800ba4c:	f01e 0f10 	tst.w	lr, #16
 800ba50:	bf08      	it	eq
 800ba52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ba56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba5a:	6010      	str	r0, [r2, #0]
 800ba5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ba60:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ba64:	f380 8811 	msr	BASEPRI, r0
 800ba68:	f3bf 8f4f 	dsb	sy
 800ba6c:	f3bf 8f6f 	isb	sy
 800ba70:	f7fe ffba 	bl	800a9e8 <vTaskSwitchContext>
 800ba74:	f04f 0000 	mov.w	r0, #0
 800ba78:	f380 8811 	msr	BASEPRI, r0
 800ba7c:	bc09      	pop	{r0, r3}
 800ba7e:	6819      	ldr	r1, [r3, #0]
 800ba80:	6808      	ldr	r0, [r1, #0]
 800ba82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba86:	f01e 0f10 	tst.w	lr, #16
 800ba8a:	bf08      	it	eq
 800ba8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ba90:	f380 8809 	msr	PSP, r0
 800ba94:	f3bf 8f6f 	isb	sy
 800ba98:	4770      	bx	lr
 800ba9a:	bf00      	nop
 800ba9c:	f3af 8000 	nop.w

0800baa0 <pxCurrentTCBConst>:
 800baa0:	20001228 	.word	0x20001228
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800baa4:	bf00      	nop
 800baa6:	bf00      	nop

0800baa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b082      	sub	sp, #8
 800baac:	af00      	add	r7, sp, #0
	__asm volatile
 800baae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bab2:	f383 8811 	msr	BASEPRI, r3
 800bab6:	f3bf 8f6f 	isb	sy
 800baba:	f3bf 8f4f 	dsb	sy
 800babe:	607b      	str	r3, [r7, #4]
}
 800bac0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bac2:	f7fe fed7 	bl	800a874 <xTaskIncrementTick>
 800bac6:	4603      	mov	r3, r0
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d003      	beq.n	800bad4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bacc:	4b06      	ldr	r3, [pc, #24]	; (800bae8 <xPortSysTickHandler+0x40>)
 800bace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bad2:	601a      	str	r2, [r3, #0]
 800bad4:	2300      	movs	r3, #0
 800bad6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	f383 8811 	msr	BASEPRI, r3
}
 800bade:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bae0:	bf00      	nop
 800bae2:	3708      	adds	r7, #8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	e000ed04 	.word	0xe000ed04

0800baec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800baec:	b480      	push	{r7}
 800baee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800baf0:	4b0b      	ldr	r3, [pc, #44]	; (800bb20 <vPortSetupTimerInterrupt+0x34>)
 800baf2:	2200      	movs	r2, #0
 800baf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800baf6:	4b0b      	ldr	r3, [pc, #44]	; (800bb24 <vPortSetupTimerInterrupt+0x38>)
 800baf8:	2200      	movs	r2, #0
 800bafa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bafc:	4b0a      	ldr	r3, [pc, #40]	; (800bb28 <vPortSetupTimerInterrupt+0x3c>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a0a      	ldr	r2, [pc, #40]	; (800bb2c <vPortSetupTimerInterrupt+0x40>)
 800bb02:	fba2 2303 	umull	r2, r3, r2, r3
 800bb06:	099b      	lsrs	r3, r3, #6
 800bb08:	4a09      	ldr	r2, [pc, #36]	; (800bb30 <vPortSetupTimerInterrupt+0x44>)
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bb0e:	4b04      	ldr	r3, [pc, #16]	; (800bb20 <vPortSetupTimerInterrupt+0x34>)
 800bb10:	2207      	movs	r2, #7
 800bb12:	601a      	str	r2, [r3, #0]
}
 800bb14:	bf00      	nop
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr
 800bb1e:	bf00      	nop
 800bb20:	e000e010 	.word	0xe000e010
 800bb24:	e000e018 	.word	0xe000e018
 800bb28:	200000b0 	.word	0x200000b0
 800bb2c:	10624dd3 	.word	0x10624dd3
 800bb30:	e000e014 	.word	0xe000e014

0800bb34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bb34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bb44 <vPortEnableVFP+0x10>
 800bb38:	6801      	ldr	r1, [r0, #0]
 800bb3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bb3e:	6001      	str	r1, [r0, #0]
 800bb40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bb42:	bf00      	nop
 800bb44:	e000ed88 	.word	0xe000ed88

0800bb48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bb48:	b480      	push	{r7}
 800bb4a:	b085      	sub	sp, #20
 800bb4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bb4e:	f3ef 8305 	mrs	r3, IPSR
 800bb52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2b0f      	cmp	r3, #15
 800bb58:	d914      	bls.n	800bb84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bb5a:	4a17      	ldr	r2, [pc, #92]	; (800bbb8 <vPortValidateInterruptPriority+0x70>)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	4413      	add	r3, r2
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bb64:	4b15      	ldr	r3, [pc, #84]	; (800bbbc <vPortValidateInterruptPriority+0x74>)
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	7afa      	ldrb	r2, [r7, #11]
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	d20a      	bcs.n	800bb84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bb6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb72:	f383 8811 	msr	BASEPRI, r3
 800bb76:	f3bf 8f6f 	isb	sy
 800bb7a:	f3bf 8f4f 	dsb	sy
 800bb7e:	607b      	str	r3, [r7, #4]
}
 800bb80:	bf00      	nop
 800bb82:	e7fe      	b.n	800bb82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bb84:	4b0e      	ldr	r3, [pc, #56]	; (800bbc0 <vPortValidateInterruptPriority+0x78>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bb8c:	4b0d      	ldr	r3, [pc, #52]	; (800bbc4 <vPortValidateInterruptPriority+0x7c>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d90a      	bls.n	800bbaa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	f383 8811 	msr	BASEPRI, r3
 800bb9c:	f3bf 8f6f 	isb	sy
 800bba0:	f3bf 8f4f 	dsb	sy
 800bba4:	603b      	str	r3, [r7, #0]
}
 800bba6:	bf00      	nop
 800bba8:	e7fe      	b.n	800bba8 <vPortValidateInterruptPriority+0x60>
	}
 800bbaa:	bf00      	nop
 800bbac:	3714      	adds	r7, #20
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb4:	4770      	bx	lr
 800bbb6:	bf00      	nop
 800bbb8:	e000e3f0 	.word	0xe000e3f0
 800bbbc:	20001854 	.word	0x20001854
 800bbc0:	e000ed0c 	.word	0xe000ed0c
 800bbc4:	20001858 	.word	0x20001858

0800bbc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b08a      	sub	sp, #40	; 0x28
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bbd4:	f7fe fd92 	bl	800a6fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bbd8:	4b5b      	ldr	r3, [pc, #364]	; (800bd48 <pvPortMalloc+0x180>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d101      	bne.n	800bbe4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bbe0:	f000 f920 	bl	800be24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bbe4:	4b59      	ldr	r3, [pc, #356]	; (800bd4c <pvPortMalloc+0x184>)
 800bbe6:	681a      	ldr	r2, [r3, #0]
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	4013      	ands	r3, r2
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	f040 8093 	bne.w	800bd18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d01d      	beq.n	800bc34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bbf8:	2208      	movs	r2, #8
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	4413      	add	r3, r2
 800bbfe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	f003 0307 	and.w	r3, r3, #7
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d014      	beq.n	800bc34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f023 0307 	bic.w	r3, r3, #7
 800bc10:	3308      	adds	r3, #8
 800bc12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	f003 0307 	and.w	r3, r3, #7
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d00a      	beq.n	800bc34 <pvPortMalloc+0x6c>
	__asm volatile
 800bc1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc22:	f383 8811 	msr	BASEPRI, r3
 800bc26:	f3bf 8f6f 	isb	sy
 800bc2a:	f3bf 8f4f 	dsb	sy
 800bc2e:	617b      	str	r3, [r7, #20]
}
 800bc30:	bf00      	nop
 800bc32:	e7fe      	b.n	800bc32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d06e      	beq.n	800bd18 <pvPortMalloc+0x150>
 800bc3a:	4b45      	ldr	r3, [pc, #276]	; (800bd50 <pvPortMalloc+0x188>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	687a      	ldr	r2, [r7, #4]
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d869      	bhi.n	800bd18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bc44:	4b43      	ldr	r3, [pc, #268]	; (800bd54 <pvPortMalloc+0x18c>)
 800bc46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bc48:	4b42      	ldr	r3, [pc, #264]	; (800bd54 <pvPortMalloc+0x18c>)
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bc4e:	e004      	b.n	800bc5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bc50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bc54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bc5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc5c:	685b      	ldr	r3, [r3, #4]
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	429a      	cmp	r2, r3
 800bc62:	d903      	bls.n	800bc6c <pvPortMalloc+0xa4>
 800bc64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d1f1      	bne.n	800bc50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bc6c:	4b36      	ldr	r3, [pc, #216]	; (800bd48 <pvPortMalloc+0x180>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d050      	beq.n	800bd18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bc76:	6a3b      	ldr	r3, [r7, #32]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	2208      	movs	r2, #8
 800bc7c:	4413      	add	r3, r2
 800bc7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc82:	681a      	ldr	r2, [r3, #0]
 800bc84:	6a3b      	ldr	r3, [r7, #32]
 800bc86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bc88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc8a:	685a      	ldr	r2, [r3, #4]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	1ad2      	subs	r2, r2, r3
 800bc90:	2308      	movs	r3, #8
 800bc92:	005b      	lsls	r3, r3, #1
 800bc94:	429a      	cmp	r2, r3
 800bc96:	d91f      	bls.n	800bcd8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bc98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	4413      	add	r3, r2
 800bc9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bca0:	69bb      	ldr	r3, [r7, #24]
 800bca2:	f003 0307 	and.w	r3, r3, #7
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d00a      	beq.n	800bcc0 <pvPortMalloc+0xf8>
	__asm volatile
 800bcaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcae:	f383 8811 	msr	BASEPRI, r3
 800bcb2:	f3bf 8f6f 	isb	sy
 800bcb6:	f3bf 8f4f 	dsb	sy
 800bcba:	613b      	str	r3, [r7, #16]
}
 800bcbc:	bf00      	nop
 800bcbe:	e7fe      	b.n	800bcbe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc2:	685a      	ldr	r2, [r3, #4]
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	1ad2      	subs	r2, r2, r3
 800bcc8:	69bb      	ldr	r3, [r7, #24]
 800bcca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcce:	687a      	ldr	r2, [r7, #4]
 800bcd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bcd2:	69b8      	ldr	r0, [r7, #24]
 800bcd4:	f000 f908 	bl	800bee8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bcd8:	4b1d      	ldr	r3, [pc, #116]	; (800bd50 <pvPortMalloc+0x188>)
 800bcda:	681a      	ldr	r2, [r3, #0]
 800bcdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcde:	685b      	ldr	r3, [r3, #4]
 800bce0:	1ad3      	subs	r3, r2, r3
 800bce2:	4a1b      	ldr	r2, [pc, #108]	; (800bd50 <pvPortMalloc+0x188>)
 800bce4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bce6:	4b1a      	ldr	r3, [pc, #104]	; (800bd50 <pvPortMalloc+0x188>)
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	4b1b      	ldr	r3, [pc, #108]	; (800bd58 <pvPortMalloc+0x190>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d203      	bcs.n	800bcfa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bcf2:	4b17      	ldr	r3, [pc, #92]	; (800bd50 <pvPortMalloc+0x188>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	4a18      	ldr	r2, [pc, #96]	; (800bd58 <pvPortMalloc+0x190>)
 800bcf8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcfc:	685a      	ldr	r2, [r3, #4]
 800bcfe:	4b13      	ldr	r3, [pc, #76]	; (800bd4c <pvPortMalloc+0x184>)
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	431a      	orrs	r2, r3
 800bd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bd08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bd0e:	4b13      	ldr	r3, [pc, #76]	; (800bd5c <pvPortMalloc+0x194>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	3301      	adds	r3, #1
 800bd14:	4a11      	ldr	r2, [pc, #68]	; (800bd5c <pvPortMalloc+0x194>)
 800bd16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bd18:	f7fe fcfe 	bl	800a718 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd1c:	69fb      	ldr	r3, [r7, #28]
 800bd1e:	f003 0307 	and.w	r3, r3, #7
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d00a      	beq.n	800bd3c <pvPortMalloc+0x174>
	__asm volatile
 800bd26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd2a:	f383 8811 	msr	BASEPRI, r3
 800bd2e:	f3bf 8f6f 	isb	sy
 800bd32:	f3bf 8f4f 	dsb	sy
 800bd36:	60fb      	str	r3, [r7, #12]
}
 800bd38:	bf00      	nop
 800bd3a:	e7fe      	b.n	800bd3a <pvPortMalloc+0x172>
	return pvReturn;
 800bd3c:	69fb      	ldr	r3, [r7, #28]
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3728      	adds	r7, #40	; 0x28
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}
 800bd46:	bf00      	nop
 800bd48:	20005464 	.word	0x20005464
 800bd4c:	20005478 	.word	0x20005478
 800bd50:	20005468 	.word	0x20005468
 800bd54:	2000545c 	.word	0x2000545c
 800bd58:	2000546c 	.word	0x2000546c
 800bd5c:	20005470 	.word	0x20005470

0800bd60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b086      	sub	sp, #24
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d04d      	beq.n	800be0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bd72:	2308      	movs	r3, #8
 800bd74:	425b      	negs	r3, r3
 800bd76:	697a      	ldr	r2, [r7, #20]
 800bd78:	4413      	add	r3, r2
 800bd7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bd7c:	697b      	ldr	r3, [r7, #20]
 800bd7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	685a      	ldr	r2, [r3, #4]
 800bd84:	4b24      	ldr	r3, [pc, #144]	; (800be18 <vPortFree+0xb8>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4013      	ands	r3, r2
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10a      	bne.n	800bda4 <vPortFree+0x44>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd92:	f383 8811 	msr	BASEPRI, r3
 800bd96:	f3bf 8f6f 	isb	sy
 800bd9a:	f3bf 8f4f 	dsb	sy
 800bd9e:	60fb      	str	r3, [r7, #12]
}
 800bda0:	bf00      	nop
 800bda2:	e7fe      	b.n	800bda2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bda4:	693b      	ldr	r3, [r7, #16]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00a      	beq.n	800bdc2 <vPortFree+0x62>
	__asm volatile
 800bdac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb0:	f383 8811 	msr	BASEPRI, r3
 800bdb4:	f3bf 8f6f 	isb	sy
 800bdb8:	f3bf 8f4f 	dsb	sy
 800bdbc:	60bb      	str	r3, [r7, #8]
}
 800bdbe:	bf00      	nop
 800bdc0:	e7fe      	b.n	800bdc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	685a      	ldr	r2, [r3, #4]
 800bdc6:	4b14      	ldr	r3, [pc, #80]	; (800be18 <vPortFree+0xb8>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4013      	ands	r3, r2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d01e      	beq.n	800be0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bdd0:	693b      	ldr	r3, [r7, #16]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d11a      	bne.n	800be0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	685a      	ldr	r2, [r3, #4]
 800bddc:	4b0e      	ldr	r3, [pc, #56]	; (800be18 <vPortFree+0xb8>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	43db      	mvns	r3, r3
 800bde2:	401a      	ands	r2, r3
 800bde4:	693b      	ldr	r3, [r7, #16]
 800bde6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bde8:	f7fe fc88 	bl	800a6fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	685a      	ldr	r2, [r3, #4]
 800bdf0:	4b0a      	ldr	r3, [pc, #40]	; (800be1c <vPortFree+0xbc>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4413      	add	r3, r2
 800bdf6:	4a09      	ldr	r2, [pc, #36]	; (800be1c <vPortFree+0xbc>)
 800bdf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bdfa:	6938      	ldr	r0, [r7, #16]
 800bdfc:	f000 f874 	bl	800bee8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800be00:	4b07      	ldr	r3, [pc, #28]	; (800be20 <vPortFree+0xc0>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	3301      	adds	r3, #1
 800be06:	4a06      	ldr	r2, [pc, #24]	; (800be20 <vPortFree+0xc0>)
 800be08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800be0a:	f7fe fc85 	bl	800a718 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800be0e:	bf00      	nop
 800be10:	3718      	adds	r7, #24
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}
 800be16:	bf00      	nop
 800be18:	20005478 	.word	0x20005478
 800be1c:	20005468 	.word	0x20005468
 800be20:	20005474 	.word	0x20005474

0800be24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800be24:	b480      	push	{r7}
 800be26:	b085      	sub	sp, #20
 800be28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800be2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800be2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800be30:	4b27      	ldr	r3, [pc, #156]	; (800bed0 <prvHeapInit+0xac>)
 800be32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	f003 0307 	and.w	r3, r3, #7
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d00c      	beq.n	800be58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	3307      	adds	r3, #7
 800be42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	f023 0307 	bic.w	r3, r3, #7
 800be4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800be4c:	68ba      	ldr	r2, [r7, #8]
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	1ad3      	subs	r3, r2, r3
 800be52:	4a1f      	ldr	r2, [pc, #124]	; (800bed0 <prvHeapInit+0xac>)
 800be54:	4413      	add	r3, r2
 800be56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800be5c:	4a1d      	ldr	r2, [pc, #116]	; (800bed4 <prvHeapInit+0xb0>)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800be62:	4b1c      	ldr	r3, [pc, #112]	; (800bed4 <prvHeapInit+0xb0>)
 800be64:	2200      	movs	r2, #0
 800be66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	68ba      	ldr	r2, [r7, #8]
 800be6c:	4413      	add	r3, r2
 800be6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800be70:	2208      	movs	r2, #8
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	1a9b      	subs	r3, r3, r2
 800be76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f023 0307 	bic.w	r3, r3, #7
 800be7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	4a15      	ldr	r2, [pc, #84]	; (800bed8 <prvHeapInit+0xb4>)
 800be84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800be86:	4b14      	ldr	r3, [pc, #80]	; (800bed8 <prvHeapInit+0xb4>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	2200      	movs	r2, #0
 800be8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800be8e:	4b12      	ldr	r3, [pc, #72]	; (800bed8 <prvHeapInit+0xb4>)
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	2200      	movs	r2, #0
 800be94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	68fa      	ldr	r2, [r7, #12]
 800be9e:	1ad2      	subs	r2, r2, r3
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bea4:	4b0c      	ldr	r3, [pc, #48]	; (800bed8 <prvHeapInit+0xb4>)
 800bea6:	681a      	ldr	r2, [r3, #0]
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	685b      	ldr	r3, [r3, #4]
 800beb0:	4a0a      	ldr	r2, [pc, #40]	; (800bedc <prvHeapInit+0xb8>)
 800beb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	685b      	ldr	r3, [r3, #4]
 800beb8:	4a09      	ldr	r2, [pc, #36]	; (800bee0 <prvHeapInit+0xbc>)
 800beba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bebc:	4b09      	ldr	r3, [pc, #36]	; (800bee4 <prvHeapInit+0xc0>)
 800bebe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bec2:	601a      	str	r2, [r3, #0]
}
 800bec4:	bf00      	nop
 800bec6:	3714      	adds	r7, #20
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr
 800bed0:	2000185c 	.word	0x2000185c
 800bed4:	2000545c 	.word	0x2000545c
 800bed8:	20005464 	.word	0x20005464
 800bedc:	2000546c 	.word	0x2000546c
 800bee0:	20005468 	.word	0x20005468
 800bee4:	20005478 	.word	0x20005478

0800bee8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bee8:	b480      	push	{r7}
 800beea:	b085      	sub	sp, #20
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bef0:	4b28      	ldr	r3, [pc, #160]	; (800bf94 <prvInsertBlockIntoFreeList+0xac>)
 800bef2:	60fb      	str	r3, [r7, #12]
 800bef4:	e002      	b.n	800befc <prvInsertBlockIntoFreeList+0x14>
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	60fb      	str	r3, [r7, #12]
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d8f7      	bhi.n	800bef6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	685b      	ldr	r3, [r3, #4]
 800bf0e:	68ba      	ldr	r2, [r7, #8]
 800bf10:	4413      	add	r3, r2
 800bf12:	687a      	ldr	r2, [r7, #4]
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d108      	bne.n	800bf2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	685a      	ldr	r2, [r3, #4]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	441a      	add	r2, r3
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	685b      	ldr	r3, [r3, #4]
 800bf32:	68ba      	ldr	r2, [r7, #8]
 800bf34:	441a      	add	r2, r3
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d118      	bne.n	800bf70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	681a      	ldr	r2, [r3, #0]
 800bf42:	4b15      	ldr	r3, [pc, #84]	; (800bf98 <prvInsertBlockIntoFreeList+0xb0>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d00d      	beq.n	800bf66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	685a      	ldr	r2, [r3, #4]
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	441a      	add	r2, r3
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	681a      	ldr	r2, [r3, #0]
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	601a      	str	r2, [r3, #0]
 800bf64:	e008      	b.n	800bf78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bf66:	4b0c      	ldr	r3, [pc, #48]	; (800bf98 <prvInsertBlockIntoFreeList+0xb0>)
 800bf68:	681a      	ldr	r2, [r3, #0]
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	601a      	str	r2, [r3, #0]
 800bf6e:	e003      	b.n	800bf78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bf78:	68fa      	ldr	r2, [r7, #12]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d002      	beq.n	800bf86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf86:	bf00      	nop
 800bf88:	3714      	adds	r7, #20
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf90:	4770      	bx	lr
 800bf92:	bf00      	nop
 800bf94:	2000545c 	.word	0x2000545c
 800bf98:	20005464 	.word	0x20005464

0800bf9c <__errno>:
 800bf9c:	4b01      	ldr	r3, [pc, #4]	; (800bfa4 <__errno+0x8>)
 800bf9e:	6818      	ldr	r0, [r3, #0]
 800bfa0:	4770      	bx	lr
 800bfa2:	bf00      	nop
 800bfa4:	200000c0 	.word	0x200000c0

0800bfa8 <__libc_init_array>:
 800bfa8:	b570      	push	{r4, r5, r6, lr}
 800bfaa:	4d0d      	ldr	r5, [pc, #52]	; (800bfe0 <__libc_init_array+0x38>)
 800bfac:	4c0d      	ldr	r4, [pc, #52]	; (800bfe4 <__libc_init_array+0x3c>)
 800bfae:	1b64      	subs	r4, r4, r5
 800bfb0:	10a4      	asrs	r4, r4, #2
 800bfb2:	2600      	movs	r6, #0
 800bfb4:	42a6      	cmp	r6, r4
 800bfb6:	d109      	bne.n	800bfcc <__libc_init_array+0x24>
 800bfb8:	4d0b      	ldr	r5, [pc, #44]	; (800bfe8 <__libc_init_array+0x40>)
 800bfba:	4c0c      	ldr	r4, [pc, #48]	; (800bfec <__libc_init_array+0x44>)
 800bfbc:	f001 f9aa 	bl	800d314 <_init>
 800bfc0:	1b64      	subs	r4, r4, r5
 800bfc2:	10a4      	asrs	r4, r4, #2
 800bfc4:	2600      	movs	r6, #0
 800bfc6:	42a6      	cmp	r6, r4
 800bfc8:	d105      	bne.n	800bfd6 <__libc_init_array+0x2e>
 800bfca:	bd70      	pop	{r4, r5, r6, pc}
 800bfcc:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfd0:	4798      	blx	r3
 800bfd2:	3601      	adds	r6, #1
 800bfd4:	e7ee      	b.n	800bfb4 <__libc_init_array+0xc>
 800bfd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfda:	4798      	blx	r3
 800bfdc:	3601      	adds	r6, #1
 800bfde:	e7f2      	b.n	800bfc6 <__libc_init_array+0x1e>
 800bfe0:	0800db7c 	.word	0x0800db7c
 800bfe4:	0800db7c 	.word	0x0800db7c
 800bfe8:	0800db7c 	.word	0x0800db7c
 800bfec:	0800db80 	.word	0x0800db80

0800bff0 <__retarget_lock_acquire_recursive>:
 800bff0:	4770      	bx	lr

0800bff2 <__retarget_lock_release_recursive>:
 800bff2:	4770      	bx	lr

0800bff4 <memcpy>:
 800bff4:	440a      	add	r2, r1
 800bff6:	4291      	cmp	r1, r2
 800bff8:	f100 33ff 	add.w	r3, r0, #4294967295
 800bffc:	d100      	bne.n	800c000 <memcpy+0xc>
 800bffe:	4770      	bx	lr
 800c000:	b510      	push	{r4, lr}
 800c002:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c006:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c00a:	4291      	cmp	r1, r2
 800c00c:	d1f9      	bne.n	800c002 <memcpy+0xe>
 800c00e:	bd10      	pop	{r4, pc}

0800c010 <memset>:
 800c010:	4402      	add	r2, r0
 800c012:	4603      	mov	r3, r0
 800c014:	4293      	cmp	r3, r2
 800c016:	d100      	bne.n	800c01a <memset+0xa>
 800c018:	4770      	bx	lr
 800c01a:	f803 1b01 	strb.w	r1, [r3], #1
 800c01e:	e7f9      	b.n	800c014 <memset+0x4>

0800c020 <cleanup_glue>:
 800c020:	b538      	push	{r3, r4, r5, lr}
 800c022:	460c      	mov	r4, r1
 800c024:	6809      	ldr	r1, [r1, #0]
 800c026:	4605      	mov	r5, r0
 800c028:	b109      	cbz	r1, 800c02e <cleanup_glue+0xe>
 800c02a:	f7ff fff9 	bl	800c020 <cleanup_glue>
 800c02e:	4621      	mov	r1, r4
 800c030:	4628      	mov	r0, r5
 800c032:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c036:	f000 b869 	b.w	800c10c <_free_r>
	...

0800c03c <_reclaim_reent>:
 800c03c:	4b2c      	ldr	r3, [pc, #176]	; (800c0f0 <_reclaim_reent+0xb4>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	4283      	cmp	r3, r0
 800c042:	b570      	push	{r4, r5, r6, lr}
 800c044:	4604      	mov	r4, r0
 800c046:	d051      	beq.n	800c0ec <_reclaim_reent+0xb0>
 800c048:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c04a:	b143      	cbz	r3, 800c05e <_reclaim_reent+0x22>
 800c04c:	68db      	ldr	r3, [r3, #12]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d14a      	bne.n	800c0e8 <_reclaim_reent+0xac>
 800c052:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c054:	6819      	ldr	r1, [r3, #0]
 800c056:	b111      	cbz	r1, 800c05e <_reclaim_reent+0x22>
 800c058:	4620      	mov	r0, r4
 800c05a:	f000 f857 	bl	800c10c <_free_r>
 800c05e:	6961      	ldr	r1, [r4, #20]
 800c060:	b111      	cbz	r1, 800c068 <_reclaim_reent+0x2c>
 800c062:	4620      	mov	r0, r4
 800c064:	f000 f852 	bl	800c10c <_free_r>
 800c068:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c06a:	b111      	cbz	r1, 800c072 <_reclaim_reent+0x36>
 800c06c:	4620      	mov	r0, r4
 800c06e:	f000 f84d 	bl	800c10c <_free_r>
 800c072:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c074:	b111      	cbz	r1, 800c07c <_reclaim_reent+0x40>
 800c076:	4620      	mov	r0, r4
 800c078:	f000 f848 	bl	800c10c <_free_r>
 800c07c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800c07e:	b111      	cbz	r1, 800c086 <_reclaim_reent+0x4a>
 800c080:	4620      	mov	r0, r4
 800c082:	f000 f843 	bl	800c10c <_free_r>
 800c086:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c088:	b111      	cbz	r1, 800c090 <_reclaim_reent+0x54>
 800c08a:	4620      	mov	r0, r4
 800c08c:	f000 f83e 	bl	800c10c <_free_r>
 800c090:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c092:	b111      	cbz	r1, 800c09a <_reclaim_reent+0x5e>
 800c094:	4620      	mov	r0, r4
 800c096:	f000 f839 	bl	800c10c <_free_r>
 800c09a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c09c:	b111      	cbz	r1, 800c0a4 <_reclaim_reent+0x68>
 800c09e:	4620      	mov	r0, r4
 800c0a0:	f000 f834 	bl	800c10c <_free_r>
 800c0a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c0a6:	b111      	cbz	r1, 800c0ae <_reclaim_reent+0x72>
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	f000 f82f 	bl	800c10c <_free_r>
 800c0ae:	69a3      	ldr	r3, [r4, #24]
 800c0b0:	b1e3      	cbz	r3, 800c0ec <_reclaim_reent+0xb0>
 800c0b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	4798      	blx	r3
 800c0b8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c0ba:	b1b9      	cbz	r1, 800c0ec <_reclaim_reent+0xb0>
 800c0bc:	4620      	mov	r0, r4
 800c0be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c0c2:	f7ff bfad 	b.w	800c020 <cleanup_glue>
 800c0c6:	5949      	ldr	r1, [r1, r5]
 800c0c8:	b941      	cbnz	r1, 800c0dc <_reclaim_reent+0xa0>
 800c0ca:	3504      	adds	r5, #4
 800c0cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0ce:	2d80      	cmp	r5, #128	; 0x80
 800c0d0:	68d9      	ldr	r1, [r3, #12]
 800c0d2:	d1f8      	bne.n	800c0c6 <_reclaim_reent+0x8a>
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	f000 f819 	bl	800c10c <_free_r>
 800c0da:	e7ba      	b.n	800c052 <_reclaim_reent+0x16>
 800c0dc:	680e      	ldr	r6, [r1, #0]
 800c0de:	4620      	mov	r0, r4
 800c0e0:	f000 f814 	bl	800c10c <_free_r>
 800c0e4:	4631      	mov	r1, r6
 800c0e6:	e7ef      	b.n	800c0c8 <_reclaim_reent+0x8c>
 800c0e8:	2500      	movs	r5, #0
 800c0ea:	e7ef      	b.n	800c0cc <_reclaim_reent+0x90>
 800c0ec:	bd70      	pop	{r4, r5, r6, pc}
 800c0ee:	bf00      	nop
 800c0f0:	200000c0 	.word	0x200000c0

0800c0f4 <__malloc_lock>:
 800c0f4:	4801      	ldr	r0, [pc, #4]	; (800c0fc <__malloc_lock+0x8>)
 800c0f6:	f7ff bf7b 	b.w	800bff0 <__retarget_lock_acquire_recursive>
 800c0fa:	bf00      	nop
 800c0fc:	2000547c 	.word	0x2000547c

0800c100 <__malloc_unlock>:
 800c100:	4801      	ldr	r0, [pc, #4]	; (800c108 <__malloc_unlock+0x8>)
 800c102:	f7ff bf76 	b.w	800bff2 <__retarget_lock_release_recursive>
 800c106:	bf00      	nop
 800c108:	2000547c 	.word	0x2000547c

0800c10c <_free_r>:
 800c10c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c10e:	2900      	cmp	r1, #0
 800c110:	d044      	beq.n	800c19c <_free_r+0x90>
 800c112:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c116:	9001      	str	r0, [sp, #4]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	f1a1 0404 	sub.w	r4, r1, #4
 800c11e:	bfb8      	it	lt
 800c120:	18e4      	addlt	r4, r4, r3
 800c122:	f7ff ffe7 	bl	800c0f4 <__malloc_lock>
 800c126:	4a1e      	ldr	r2, [pc, #120]	; (800c1a0 <_free_r+0x94>)
 800c128:	9801      	ldr	r0, [sp, #4]
 800c12a:	6813      	ldr	r3, [r2, #0]
 800c12c:	b933      	cbnz	r3, 800c13c <_free_r+0x30>
 800c12e:	6063      	str	r3, [r4, #4]
 800c130:	6014      	str	r4, [r2, #0]
 800c132:	b003      	add	sp, #12
 800c134:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c138:	f7ff bfe2 	b.w	800c100 <__malloc_unlock>
 800c13c:	42a3      	cmp	r3, r4
 800c13e:	d908      	bls.n	800c152 <_free_r+0x46>
 800c140:	6825      	ldr	r5, [r4, #0]
 800c142:	1961      	adds	r1, r4, r5
 800c144:	428b      	cmp	r3, r1
 800c146:	bf01      	itttt	eq
 800c148:	6819      	ldreq	r1, [r3, #0]
 800c14a:	685b      	ldreq	r3, [r3, #4]
 800c14c:	1949      	addeq	r1, r1, r5
 800c14e:	6021      	streq	r1, [r4, #0]
 800c150:	e7ed      	b.n	800c12e <_free_r+0x22>
 800c152:	461a      	mov	r2, r3
 800c154:	685b      	ldr	r3, [r3, #4]
 800c156:	b10b      	cbz	r3, 800c15c <_free_r+0x50>
 800c158:	42a3      	cmp	r3, r4
 800c15a:	d9fa      	bls.n	800c152 <_free_r+0x46>
 800c15c:	6811      	ldr	r1, [r2, #0]
 800c15e:	1855      	adds	r5, r2, r1
 800c160:	42a5      	cmp	r5, r4
 800c162:	d10b      	bne.n	800c17c <_free_r+0x70>
 800c164:	6824      	ldr	r4, [r4, #0]
 800c166:	4421      	add	r1, r4
 800c168:	1854      	adds	r4, r2, r1
 800c16a:	42a3      	cmp	r3, r4
 800c16c:	6011      	str	r1, [r2, #0]
 800c16e:	d1e0      	bne.n	800c132 <_free_r+0x26>
 800c170:	681c      	ldr	r4, [r3, #0]
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	6053      	str	r3, [r2, #4]
 800c176:	4421      	add	r1, r4
 800c178:	6011      	str	r1, [r2, #0]
 800c17a:	e7da      	b.n	800c132 <_free_r+0x26>
 800c17c:	d902      	bls.n	800c184 <_free_r+0x78>
 800c17e:	230c      	movs	r3, #12
 800c180:	6003      	str	r3, [r0, #0]
 800c182:	e7d6      	b.n	800c132 <_free_r+0x26>
 800c184:	6825      	ldr	r5, [r4, #0]
 800c186:	1961      	adds	r1, r4, r5
 800c188:	428b      	cmp	r3, r1
 800c18a:	bf04      	itt	eq
 800c18c:	6819      	ldreq	r1, [r3, #0]
 800c18e:	685b      	ldreq	r3, [r3, #4]
 800c190:	6063      	str	r3, [r4, #4]
 800c192:	bf04      	itt	eq
 800c194:	1949      	addeq	r1, r1, r5
 800c196:	6021      	streq	r1, [r4, #0]
 800c198:	6054      	str	r4, [r2, #4]
 800c19a:	e7ca      	b.n	800c132 <_free_r+0x26>
 800c19c:	b003      	add	sp, #12
 800c19e:	bd30      	pop	{r4, r5, pc}
 800c1a0:	20005480 	.word	0x20005480

0800c1a4 <cosf>:
 800c1a4:	ee10 3a10 	vmov	r3, s0
 800c1a8:	b507      	push	{r0, r1, r2, lr}
 800c1aa:	4a1e      	ldr	r2, [pc, #120]	; (800c224 <cosf+0x80>)
 800c1ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1b0:	4293      	cmp	r3, r2
 800c1b2:	dc06      	bgt.n	800c1c2 <cosf+0x1e>
 800c1b4:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800c228 <cosf+0x84>
 800c1b8:	b003      	add	sp, #12
 800c1ba:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1be:	f000 bbfb 	b.w	800c9b8 <__kernel_cosf>
 800c1c2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c1c6:	db04      	blt.n	800c1d2 <cosf+0x2e>
 800c1c8:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c1cc:	b003      	add	sp, #12
 800c1ce:	f85d fb04 	ldr.w	pc, [sp], #4
 800c1d2:	4668      	mov	r0, sp
 800c1d4:	f000 fab0 	bl	800c738 <__ieee754_rem_pio2f>
 800c1d8:	f000 0003 	and.w	r0, r0, #3
 800c1dc:	2801      	cmp	r0, #1
 800c1de:	d009      	beq.n	800c1f4 <cosf+0x50>
 800c1e0:	2802      	cmp	r0, #2
 800c1e2:	d010      	beq.n	800c206 <cosf+0x62>
 800c1e4:	b9b0      	cbnz	r0, 800c214 <cosf+0x70>
 800c1e6:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1ea:	ed9d 0a00 	vldr	s0, [sp]
 800c1ee:	f000 fbe3 	bl	800c9b8 <__kernel_cosf>
 800c1f2:	e7eb      	b.n	800c1cc <cosf+0x28>
 800c1f4:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1f8:	ed9d 0a00 	vldr	s0, [sp]
 800c1fc:	f000 feb2 	bl	800cf64 <__kernel_sinf>
 800c200:	eeb1 0a40 	vneg.f32	s0, s0
 800c204:	e7e2      	b.n	800c1cc <cosf+0x28>
 800c206:	eddd 0a01 	vldr	s1, [sp, #4]
 800c20a:	ed9d 0a00 	vldr	s0, [sp]
 800c20e:	f000 fbd3 	bl	800c9b8 <__kernel_cosf>
 800c212:	e7f5      	b.n	800c200 <cosf+0x5c>
 800c214:	eddd 0a01 	vldr	s1, [sp, #4]
 800c218:	ed9d 0a00 	vldr	s0, [sp]
 800c21c:	2001      	movs	r0, #1
 800c21e:	f000 fea1 	bl	800cf64 <__kernel_sinf>
 800c222:	e7d3      	b.n	800c1cc <cosf+0x28>
 800c224:	3f490fd8 	.word	0x3f490fd8
 800c228:	00000000 	.word	0x00000000

0800c22c <sinf>:
 800c22c:	ee10 3a10 	vmov	r3, s0
 800c230:	b507      	push	{r0, r1, r2, lr}
 800c232:	4a1f      	ldr	r2, [pc, #124]	; (800c2b0 <sinf+0x84>)
 800c234:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c238:	4293      	cmp	r3, r2
 800c23a:	dc07      	bgt.n	800c24c <sinf+0x20>
 800c23c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800c2b4 <sinf+0x88>
 800c240:	2000      	movs	r0, #0
 800c242:	b003      	add	sp, #12
 800c244:	f85d eb04 	ldr.w	lr, [sp], #4
 800c248:	f000 be8c 	b.w	800cf64 <__kernel_sinf>
 800c24c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c250:	db04      	blt.n	800c25c <sinf+0x30>
 800c252:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c256:	b003      	add	sp, #12
 800c258:	f85d fb04 	ldr.w	pc, [sp], #4
 800c25c:	4668      	mov	r0, sp
 800c25e:	f000 fa6b 	bl	800c738 <__ieee754_rem_pio2f>
 800c262:	f000 0003 	and.w	r0, r0, #3
 800c266:	2801      	cmp	r0, #1
 800c268:	d00a      	beq.n	800c280 <sinf+0x54>
 800c26a:	2802      	cmp	r0, #2
 800c26c:	d00f      	beq.n	800c28e <sinf+0x62>
 800c26e:	b9c0      	cbnz	r0, 800c2a2 <sinf+0x76>
 800c270:	eddd 0a01 	vldr	s1, [sp, #4]
 800c274:	ed9d 0a00 	vldr	s0, [sp]
 800c278:	2001      	movs	r0, #1
 800c27a:	f000 fe73 	bl	800cf64 <__kernel_sinf>
 800c27e:	e7ea      	b.n	800c256 <sinf+0x2a>
 800c280:	eddd 0a01 	vldr	s1, [sp, #4]
 800c284:	ed9d 0a00 	vldr	s0, [sp]
 800c288:	f000 fb96 	bl	800c9b8 <__kernel_cosf>
 800c28c:	e7e3      	b.n	800c256 <sinf+0x2a>
 800c28e:	eddd 0a01 	vldr	s1, [sp, #4]
 800c292:	ed9d 0a00 	vldr	s0, [sp]
 800c296:	2001      	movs	r0, #1
 800c298:	f000 fe64 	bl	800cf64 <__kernel_sinf>
 800c29c:	eeb1 0a40 	vneg.f32	s0, s0
 800c2a0:	e7d9      	b.n	800c256 <sinf+0x2a>
 800c2a2:	eddd 0a01 	vldr	s1, [sp, #4]
 800c2a6:	ed9d 0a00 	vldr	s0, [sp]
 800c2aa:	f000 fb85 	bl	800c9b8 <__kernel_cosf>
 800c2ae:	e7f5      	b.n	800c29c <sinf+0x70>
 800c2b0:	3f490fd8 	.word	0x3f490fd8
 800c2b4:	00000000 	.word	0x00000000

0800c2b8 <sqrt>:
 800c2b8:	b538      	push	{r3, r4, r5, lr}
 800c2ba:	ed2d 8b02 	vpush	{d8}
 800c2be:	ec55 4b10 	vmov	r4, r5, d0
 800c2c2:	f000 f865 	bl	800c390 <__ieee754_sqrt>
 800c2c6:	4622      	mov	r2, r4
 800c2c8:	462b      	mov	r3, r5
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	4629      	mov	r1, r5
 800c2ce:	eeb0 8a40 	vmov.f32	s16, s0
 800c2d2:	eef0 8a60 	vmov.f32	s17, s1
 800c2d6:	f7f4 fbd9 	bl	8000a8c <__aeabi_dcmpun>
 800c2da:	b990      	cbnz	r0, 800c302 <sqrt+0x4a>
 800c2dc:	2200      	movs	r2, #0
 800c2de:	2300      	movs	r3, #0
 800c2e0:	4620      	mov	r0, r4
 800c2e2:	4629      	mov	r1, r5
 800c2e4:	f7f4 fbaa 	bl	8000a3c <__aeabi_dcmplt>
 800c2e8:	b158      	cbz	r0, 800c302 <sqrt+0x4a>
 800c2ea:	f7ff fe57 	bl	800bf9c <__errno>
 800c2ee:	2321      	movs	r3, #33	; 0x21
 800c2f0:	6003      	str	r3, [r0, #0]
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	4610      	mov	r0, r2
 800c2f8:	4619      	mov	r1, r3
 800c2fa:	f7f4 fa57 	bl	80007ac <__aeabi_ddiv>
 800c2fe:	ec41 0b18 	vmov	d8, r0, r1
 800c302:	eeb0 0a48 	vmov.f32	s0, s16
 800c306:	eef0 0a68 	vmov.f32	s1, s17
 800c30a:	ecbd 8b02 	vpop	{d8}
 800c30e:	bd38      	pop	{r3, r4, r5, pc}

0800c310 <atan2f>:
 800c310:	f000 b8f0 	b.w	800c4f4 <__ieee754_atan2f>

0800c314 <fmodf>:
 800c314:	b508      	push	{r3, lr}
 800c316:	ed2d 8b02 	vpush	{d8}
 800c31a:	eef0 8a40 	vmov.f32	s17, s0
 800c31e:	eeb0 8a60 	vmov.f32	s16, s1
 800c322:	f000 f987 	bl	800c634 <__ieee754_fmodf>
 800c326:	eef4 8a48 	vcmp.f32	s17, s16
 800c32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c32e:	d60c      	bvs.n	800c34a <fmodf+0x36>
 800c330:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c350 <fmodf+0x3c>
 800c334:	eeb4 8a68 	vcmp.f32	s16, s17
 800c338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c33c:	d105      	bne.n	800c34a <fmodf+0x36>
 800c33e:	f7ff fe2d 	bl	800bf9c <__errno>
 800c342:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c346:	2321      	movs	r3, #33	; 0x21
 800c348:	6003      	str	r3, [r0, #0]
 800c34a:	ecbd 8b02 	vpop	{d8}
 800c34e:	bd08      	pop	{r3, pc}
 800c350:	00000000 	.word	0x00000000

0800c354 <sqrtf>:
 800c354:	b508      	push	{r3, lr}
 800c356:	ed2d 8b02 	vpush	{d8}
 800c35a:	eeb0 8a40 	vmov.f32	s16, s0
 800c35e:	f000 fb27 	bl	800c9b0 <__ieee754_sqrtf>
 800c362:	eeb4 8a48 	vcmp.f32	s16, s16
 800c366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c36a:	d60c      	bvs.n	800c386 <sqrtf+0x32>
 800c36c:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c38c <sqrtf+0x38>
 800c370:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c378:	d505      	bpl.n	800c386 <sqrtf+0x32>
 800c37a:	f7ff fe0f 	bl	800bf9c <__errno>
 800c37e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c382:	2321      	movs	r3, #33	; 0x21
 800c384:	6003      	str	r3, [r0, #0]
 800c386:	ecbd 8b02 	vpop	{d8}
 800c38a:	bd08      	pop	{r3, pc}
 800c38c:	00000000 	.word	0x00000000

0800c390 <__ieee754_sqrt>:
 800c390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c394:	ec55 4b10 	vmov	r4, r5, d0
 800c398:	4e55      	ldr	r6, [pc, #340]	; (800c4f0 <__ieee754_sqrt+0x160>)
 800c39a:	43ae      	bics	r6, r5
 800c39c:	ee10 0a10 	vmov	r0, s0
 800c3a0:	ee10 3a10 	vmov	r3, s0
 800c3a4:	462a      	mov	r2, r5
 800c3a6:	4629      	mov	r1, r5
 800c3a8:	d110      	bne.n	800c3cc <__ieee754_sqrt+0x3c>
 800c3aa:	ee10 2a10 	vmov	r2, s0
 800c3ae:	462b      	mov	r3, r5
 800c3b0:	f7f4 f8d2 	bl	8000558 <__aeabi_dmul>
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	460b      	mov	r3, r1
 800c3b8:	4620      	mov	r0, r4
 800c3ba:	4629      	mov	r1, r5
 800c3bc:	f7f3 ff16 	bl	80001ec <__adddf3>
 800c3c0:	4604      	mov	r4, r0
 800c3c2:	460d      	mov	r5, r1
 800c3c4:	ec45 4b10 	vmov	d0, r4, r5
 800c3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3cc:	2d00      	cmp	r5, #0
 800c3ce:	dc10      	bgt.n	800c3f2 <__ieee754_sqrt+0x62>
 800c3d0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c3d4:	4330      	orrs	r0, r6
 800c3d6:	d0f5      	beq.n	800c3c4 <__ieee754_sqrt+0x34>
 800c3d8:	b15d      	cbz	r5, 800c3f2 <__ieee754_sqrt+0x62>
 800c3da:	ee10 2a10 	vmov	r2, s0
 800c3de:	462b      	mov	r3, r5
 800c3e0:	ee10 0a10 	vmov	r0, s0
 800c3e4:	f7f3 ff00 	bl	80001e8 <__aeabi_dsub>
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	f7f4 f9de 	bl	80007ac <__aeabi_ddiv>
 800c3f0:	e7e6      	b.n	800c3c0 <__ieee754_sqrt+0x30>
 800c3f2:	1512      	asrs	r2, r2, #20
 800c3f4:	d074      	beq.n	800c4e0 <__ieee754_sqrt+0x150>
 800c3f6:	07d4      	lsls	r4, r2, #31
 800c3f8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c3fc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c400:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c404:	bf5e      	ittt	pl
 800c406:	0fda      	lsrpl	r2, r3, #31
 800c408:	005b      	lslpl	r3, r3, #1
 800c40a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c40e:	2400      	movs	r4, #0
 800c410:	0fda      	lsrs	r2, r3, #31
 800c412:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c416:	107f      	asrs	r7, r7, #1
 800c418:	005b      	lsls	r3, r3, #1
 800c41a:	2516      	movs	r5, #22
 800c41c:	4620      	mov	r0, r4
 800c41e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c422:	1886      	adds	r6, r0, r2
 800c424:	428e      	cmp	r6, r1
 800c426:	bfde      	ittt	le
 800c428:	1b89      	suble	r1, r1, r6
 800c42a:	18b0      	addle	r0, r6, r2
 800c42c:	18a4      	addle	r4, r4, r2
 800c42e:	0049      	lsls	r1, r1, #1
 800c430:	3d01      	subs	r5, #1
 800c432:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c436:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c43a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c43e:	d1f0      	bne.n	800c422 <__ieee754_sqrt+0x92>
 800c440:	462a      	mov	r2, r5
 800c442:	f04f 0e20 	mov.w	lr, #32
 800c446:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c44a:	4281      	cmp	r1, r0
 800c44c:	eb06 0c05 	add.w	ip, r6, r5
 800c450:	dc02      	bgt.n	800c458 <__ieee754_sqrt+0xc8>
 800c452:	d113      	bne.n	800c47c <__ieee754_sqrt+0xec>
 800c454:	459c      	cmp	ip, r3
 800c456:	d811      	bhi.n	800c47c <__ieee754_sqrt+0xec>
 800c458:	f1bc 0f00 	cmp.w	ip, #0
 800c45c:	eb0c 0506 	add.w	r5, ip, r6
 800c460:	da43      	bge.n	800c4ea <__ieee754_sqrt+0x15a>
 800c462:	2d00      	cmp	r5, #0
 800c464:	db41      	blt.n	800c4ea <__ieee754_sqrt+0x15a>
 800c466:	f100 0801 	add.w	r8, r0, #1
 800c46a:	1a09      	subs	r1, r1, r0
 800c46c:	459c      	cmp	ip, r3
 800c46e:	bf88      	it	hi
 800c470:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c474:	eba3 030c 	sub.w	r3, r3, ip
 800c478:	4432      	add	r2, r6
 800c47a:	4640      	mov	r0, r8
 800c47c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c480:	f1be 0e01 	subs.w	lr, lr, #1
 800c484:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c488:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c48c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c490:	d1db      	bne.n	800c44a <__ieee754_sqrt+0xba>
 800c492:	430b      	orrs	r3, r1
 800c494:	d006      	beq.n	800c4a4 <__ieee754_sqrt+0x114>
 800c496:	1c50      	adds	r0, r2, #1
 800c498:	bf13      	iteet	ne
 800c49a:	3201      	addne	r2, #1
 800c49c:	3401      	addeq	r4, #1
 800c49e:	4672      	moveq	r2, lr
 800c4a0:	f022 0201 	bicne.w	r2, r2, #1
 800c4a4:	1063      	asrs	r3, r4, #1
 800c4a6:	0852      	lsrs	r2, r2, #1
 800c4a8:	07e1      	lsls	r1, r4, #31
 800c4aa:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c4ae:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c4b2:	bf48      	it	mi
 800c4b4:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c4b8:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c4bc:	4614      	mov	r4, r2
 800c4be:	e781      	b.n	800c3c4 <__ieee754_sqrt+0x34>
 800c4c0:	0ad9      	lsrs	r1, r3, #11
 800c4c2:	3815      	subs	r0, #21
 800c4c4:	055b      	lsls	r3, r3, #21
 800c4c6:	2900      	cmp	r1, #0
 800c4c8:	d0fa      	beq.n	800c4c0 <__ieee754_sqrt+0x130>
 800c4ca:	02cd      	lsls	r5, r1, #11
 800c4cc:	d50a      	bpl.n	800c4e4 <__ieee754_sqrt+0x154>
 800c4ce:	f1c2 0420 	rsb	r4, r2, #32
 800c4d2:	fa23 f404 	lsr.w	r4, r3, r4
 800c4d6:	1e55      	subs	r5, r2, #1
 800c4d8:	4093      	lsls	r3, r2
 800c4da:	4321      	orrs	r1, r4
 800c4dc:	1b42      	subs	r2, r0, r5
 800c4de:	e78a      	b.n	800c3f6 <__ieee754_sqrt+0x66>
 800c4e0:	4610      	mov	r0, r2
 800c4e2:	e7f0      	b.n	800c4c6 <__ieee754_sqrt+0x136>
 800c4e4:	0049      	lsls	r1, r1, #1
 800c4e6:	3201      	adds	r2, #1
 800c4e8:	e7ef      	b.n	800c4ca <__ieee754_sqrt+0x13a>
 800c4ea:	4680      	mov	r8, r0
 800c4ec:	e7bd      	b.n	800c46a <__ieee754_sqrt+0xda>
 800c4ee:	bf00      	nop
 800c4f0:	7ff00000 	.word	0x7ff00000

0800c4f4 <__ieee754_atan2f>:
 800c4f4:	ee10 2a90 	vmov	r2, s1
 800c4f8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800c4fc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c500:	b510      	push	{r4, lr}
 800c502:	eef0 7a40 	vmov.f32	s15, s0
 800c506:	dc06      	bgt.n	800c516 <__ieee754_atan2f+0x22>
 800c508:	ee10 0a10 	vmov	r0, s0
 800c50c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800c510:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c514:	dd04      	ble.n	800c520 <__ieee754_atan2f+0x2c>
 800c516:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c51a:	eeb0 0a67 	vmov.f32	s0, s15
 800c51e:	bd10      	pop	{r4, pc}
 800c520:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800c524:	d103      	bne.n	800c52e <__ieee754_atan2f+0x3a>
 800c526:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c52a:	f000 bd63 	b.w	800cff4 <atanf>
 800c52e:	1794      	asrs	r4, r2, #30
 800c530:	f004 0402 	and.w	r4, r4, #2
 800c534:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c538:	b943      	cbnz	r3, 800c54c <__ieee754_atan2f+0x58>
 800c53a:	2c02      	cmp	r4, #2
 800c53c:	d05e      	beq.n	800c5fc <__ieee754_atan2f+0x108>
 800c53e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800c610 <__ieee754_atan2f+0x11c>
 800c542:	2c03      	cmp	r4, #3
 800c544:	bf08      	it	eq
 800c546:	eef0 7a47 	vmoveq.f32	s15, s14
 800c54a:	e7e6      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c54c:	b941      	cbnz	r1, 800c560 <__ieee754_atan2f+0x6c>
 800c54e:	eddf 7a31 	vldr	s15, [pc, #196]	; 800c614 <__ieee754_atan2f+0x120>
 800c552:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800c618 <__ieee754_atan2f+0x124>
 800c556:	2800      	cmp	r0, #0
 800c558:	bfb8      	it	lt
 800c55a:	eef0 7a40 	vmovlt.f32	s15, s0
 800c55e:	e7dc      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c560:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c564:	d110      	bne.n	800c588 <__ieee754_atan2f+0x94>
 800c566:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c56a:	f104 34ff 	add.w	r4, r4, #4294967295
 800c56e:	d107      	bne.n	800c580 <__ieee754_atan2f+0x8c>
 800c570:	2c02      	cmp	r4, #2
 800c572:	d846      	bhi.n	800c602 <__ieee754_atan2f+0x10e>
 800c574:	4b29      	ldr	r3, [pc, #164]	; (800c61c <__ieee754_atan2f+0x128>)
 800c576:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c57a:	edd4 7a00 	vldr	s15, [r4]
 800c57e:	e7cc      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c580:	2c02      	cmp	r4, #2
 800c582:	d841      	bhi.n	800c608 <__ieee754_atan2f+0x114>
 800c584:	4b26      	ldr	r3, [pc, #152]	; (800c620 <__ieee754_atan2f+0x12c>)
 800c586:	e7f6      	b.n	800c576 <__ieee754_atan2f+0x82>
 800c588:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c58c:	d0df      	beq.n	800c54e <__ieee754_atan2f+0x5a>
 800c58e:	1a5b      	subs	r3, r3, r1
 800c590:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800c594:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c598:	da1a      	bge.n	800c5d0 <__ieee754_atan2f+0xdc>
 800c59a:	2a00      	cmp	r2, #0
 800c59c:	da01      	bge.n	800c5a2 <__ieee754_atan2f+0xae>
 800c59e:	313c      	adds	r1, #60	; 0x3c
 800c5a0:	db19      	blt.n	800c5d6 <__ieee754_atan2f+0xe2>
 800c5a2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800c5a6:	f000 fdf9 	bl	800d19c <fabsf>
 800c5aa:	f000 fd23 	bl	800cff4 <atanf>
 800c5ae:	eef0 7a40 	vmov.f32	s15, s0
 800c5b2:	2c01      	cmp	r4, #1
 800c5b4:	d012      	beq.n	800c5dc <__ieee754_atan2f+0xe8>
 800c5b6:	2c02      	cmp	r4, #2
 800c5b8:	d017      	beq.n	800c5ea <__ieee754_atan2f+0xf6>
 800c5ba:	2c00      	cmp	r4, #0
 800c5bc:	d0ad      	beq.n	800c51a <__ieee754_atan2f+0x26>
 800c5be:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800c624 <__ieee754_atan2f+0x130>
 800c5c2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c5c6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800c628 <__ieee754_atan2f+0x134>
 800c5ca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c5ce:	e7a4      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c5d0:	eddf 7a10 	vldr	s15, [pc, #64]	; 800c614 <__ieee754_atan2f+0x120>
 800c5d4:	e7ed      	b.n	800c5b2 <__ieee754_atan2f+0xbe>
 800c5d6:	eddf 7a15 	vldr	s15, [pc, #84]	; 800c62c <__ieee754_atan2f+0x138>
 800c5da:	e7ea      	b.n	800c5b2 <__ieee754_atan2f+0xbe>
 800c5dc:	ee17 3a90 	vmov	r3, s15
 800c5e0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c5e4:	ee07 3a90 	vmov	s15, r3
 800c5e8:	e797      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c5ea:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800c624 <__ieee754_atan2f+0x130>
 800c5ee:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c5f2:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800c628 <__ieee754_atan2f+0x134>
 800c5f6:	ee70 7a67 	vsub.f32	s15, s0, s15
 800c5fa:	e78e      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c5fc:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800c628 <__ieee754_atan2f+0x134>
 800c600:	e78b      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c602:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800c630 <__ieee754_atan2f+0x13c>
 800c606:	e788      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c608:	eddf 7a08 	vldr	s15, [pc, #32]	; 800c62c <__ieee754_atan2f+0x138>
 800c60c:	e785      	b.n	800c51a <__ieee754_atan2f+0x26>
 800c60e:	bf00      	nop
 800c610:	c0490fdb 	.word	0xc0490fdb
 800c614:	3fc90fdb 	.word	0x3fc90fdb
 800c618:	bfc90fdb 	.word	0xbfc90fdb
 800c61c:	0800d764 	.word	0x0800d764
 800c620:	0800d770 	.word	0x0800d770
 800c624:	33bbbd2e 	.word	0x33bbbd2e
 800c628:	40490fdb 	.word	0x40490fdb
 800c62c:	00000000 	.word	0x00000000
 800c630:	3f490fdb 	.word	0x3f490fdb

0800c634 <__ieee754_fmodf>:
 800c634:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c636:	ee10 5a90 	vmov	r5, s1
 800c63a:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 800c63e:	d009      	beq.n	800c654 <__ieee754_fmodf+0x20>
 800c640:	ee10 2a10 	vmov	r2, s0
 800c644:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800c648:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c64c:	da02      	bge.n	800c654 <__ieee754_fmodf+0x20>
 800c64e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800c652:	dd04      	ble.n	800c65e <__ieee754_fmodf+0x2a>
 800c654:	ee60 0a20 	vmul.f32	s1, s0, s1
 800c658:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800c65c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c65e:	42a3      	cmp	r3, r4
 800c660:	dbfc      	blt.n	800c65c <__ieee754_fmodf+0x28>
 800c662:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800c666:	d105      	bne.n	800c674 <__ieee754_fmodf+0x40>
 800c668:	4b32      	ldr	r3, [pc, #200]	; (800c734 <__ieee754_fmodf+0x100>)
 800c66a:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 800c66e:	ed93 0a00 	vldr	s0, [r3]
 800c672:	e7f3      	b.n	800c65c <__ieee754_fmodf+0x28>
 800c674:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800c678:	d13f      	bne.n	800c6fa <__ieee754_fmodf+0xc6>
 800c67a:	0219      	lsls	r1, r3, #8
 800c67c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800c680:	2900      	cmp	r1, #0
 800c682:	dc37      	bgt.n	800c6f4 <__ieee754_fmodf+0xc0>
 800c684:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 800c688:	d13d      	bne.n	800c706 <__ieee754_fmodf+0xd2>
 800c68a:	0227      	lsls	r7, r4, #8
 800c68c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800c690:	2f00      	cmp	r7, #0
 800c692:	da35      	bge.n	800c700 <__ieee754_fmodf+0xcc>
 800c694:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800c698:	bfbb      	ittet	lt
 800c69a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800c69e:	1a12      	sublt	r2, r2, r0
 800c6a0:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800c6a4:	4093      	lsllt	r3, r2
 800c6a6:	bfa8      	it	ge
 800c6a8:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800c6ac:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800c6b0:	bfb5      	itete	lt
 800c6b2:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800c6b6:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800c6ba:	1a52      	sublt	r2, r2, r1
 800c6bc:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 800c6c0:	bfb8      	it	lt
 800c6c2:	4094      	lsllt	r4, r2
 800c6c4:	1a40      	subs	r0, r0, r1
 800c6c6:	1b1a      	subs	r2, r3, r4
 800c6c8:	bb00      	cbnz	r0, 800c70c <__ieee754_fmodf+0xd8>
 800c6ca:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800c6ce:	bf38      	it	cc
 800c6d0:	4613      	movcc	r3, r2
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d0c8      	beq.n	800c668 <__ieee754_fmodf+0x34>
 800c6d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c6da:	db1f      	blt.n	800c71c <__ieee754_fmodf+0xe8>
 800c6dc:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800c6e0:	db1f      	blt.n	800c722 <__ieee754_fmodf+0xee>
 800c6e2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800c6e6:	317f      	adds	r1, #127	; 0x7f
 800c6e8:	4333      	orrs	r3, r6
 800c6ea:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800c6ee:	ee00 3a10 	vmov	s0, r3
 800c6f2:	e7b3      	b.n	800c65c <__ieee754_fmodf+0x28>
 800c6f4:	3801      	subs	r0, #1
 800c6f6:	0049      	lsls	r1, r1, #1
 800c6f8:	e7c2      	b.n	800c680 <__ieee754_fmodf+0x4c>
 800c6fa:	15d8      	asrs	r0, r3, #23
 800c6fc:	387f      	subs	r0, #127	; 0x7f
 800c6fe:	e7c1      	b.n	800c684 <__ieee754_fmodf+0x50>
 800c700:	3901      	subs	r1, #1
 800c702:	007f      	lsls	r7, r7, #1
 800c704:	e7c4      	b.n	800c690 <__ieee754_fmodf+0x5c>
 800c706:	15e1      	asrs	r1, r4, #23
 800c708:	397f      	subs	r1, #127	; 0x7f
 800c70a:	e7c3      	b.n	800c694 <__ieee754_fmodf+0x60>
 800c70c:	2a00      	cmp	r2, #0
 800c70e:	da02      	bge.n	800c716 <__ieee754_fmodf+0xe2>
 800c710:	005b      	lsls	r3, r3, #1
 800c712:	3801      	subs	r0, #1
 800c714:	e7d7      	b.n	800c6c6 <__ieee754_fmodf+0x92>
 800c716:	d0a7      	beq.n	800c668 <__ieee754_fmodf+0x34>
 800c718:	0053      	lsls	r3, r2, #1
 800c71a:	e7fa      	b.n	800c712 <__ieee754_fmodf+0xde>
 800c71c:	005b      	lsls	r3, r3, #1
 800c71e:	3901      	subs	r1, #1
 800c720:	e7d9      	b.n	800c6d6 <__ieee754_fmodf+0xa2>
 800c722:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800c726:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800c72a:	3182      	adds	r1, #130	; 0x82
 800c72c:	410b      	asrs	r3, r1
 800c72e:	4333      	orrs	r3, r6
 800c730:	e7dd      	b.n	800c6ee <__ieee754_fmodf+0xba>
 800c732:	bf00      	nop
 800c734:	0800d77c 	.word	0x0800d77c

0800c738 <__ieee754_rem_pio2f>:
 800c738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c73a:	ee10 6a10 	vmov	r6, s0
 800c73e:	4b8e      	ldr	r3, [pc, #568]	; (800c978 <__ieee754_rem_pio2f+0x240>)
 800c740:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800c744:	429d      	cmp	r5, r3
 800c746:	b087      	sub	sp, #28
 800c748:	eef0 7a40 	vmov.f32	s15, s0
 800c74c:	4604      	mov	r4, r0
 800c74e:	dc05      	bgt.n	800c75c <__ieee754_rem_pio2f+0x24>
 800c750:	2300      	movs	r3, #0
 800c752:	ed80 0a00 	vstr	s0, [r0]
 800c756:	6043      	str	r3, [r0, #4]
 800c758:	2000      	movs	r0, #0
 800c75a:	e01a      	b.n	800c792 <__ieee754_rem_pio2f+0x5a>
 800c75c:	4b87      	ldr	r3, [pc, #540]	; (800c97c <__ieee754_rem_pio2f+0x244>)
 800c75e:	429d      	cmp	r5, r3
 800c760:	dc46      	bgt.n	800c7f0 <__ieee754_rem_pio2f+0xb8>
 800c762:	2e00      	cmp	r6, #0
 800c764:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800c980 <__ieee754_rem_pio2f+0x248>
 800c768:	4b86      	ldr	r3, [pc, #536]	; (800c984 <__ieee754_rem_pio2f+0x24c>)
 800c76a:	f025 050f 	bic.w	r5, r5, #15
 800c76e:	dd1f      	ble.n	800c7b0 <__ieee754_rem_pio2f+0x78>
 800c770:	429d      	cmp	r5, r3
 800c772:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c776:	d00e      	beq.n	800c796 <__ieee754_rem_pio2f+0x5e>
 800c778:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800c988 <__ieee754_rem_pio2f+0x250>
 800c77c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800c780:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c784:	ed80 0a00 	vstr	s0, [r0]
 800c788:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c78c:	2001      	movs	r0, #1
 800c78e:	edc4 7a01 	vstr	s15, [r4, #4]
 800c792:	b007      	add	sp, #28
 800c794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c796:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800c98c <__ieee754_rem_pio2f+0x254>
 800c79a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800c990 <__ieee754_rem_pio2f+0x258>
 800c79e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c7a2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800c7a6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c7aa:	edc0 6a00 	vstr	s13, [r0]
 800c7ae:	e7eb      	b.n	800c788 <__ieee754_rem_pio2f+0x50>
 800c7b0:	429d      	cmp	r5, r3
 800c7b2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c7b6:	d00e      	beq.n	800c7d6 <__ieee754_rem_pio2f+0x9e>
 800c7b8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800c988 <__ieee754_rem_pio2f+0x250>
 800c7bc:	ee37 0a87 	vadd.f32	s0, s15, s14
 800c7c0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c7c4:	ed80 0a00 	vstr	s0, [r0]
 800c7c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c7cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c7d0:	edc4 7a01 	vstr	s15, [r4, #4]
 800c7d4:	e7dd      	b.n	800c792 <__ieee754_rem_pio2f+0x5a>
 800c7d6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800c98c <__ieee754_rem_pio2f+0x254>
 800c7da:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800c990 <__ieee754_rem_pio2f+0x258>
 800c7de:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c7e2:	ee77 6a87 	vadd.f32	s13, s15, s14
 800c7e6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c7ea:	edc0 6a00 	vstr	s13, [r0]
 800c7ee:	e7eb      	b.n	800c7c8 <__ieee754_rem_pio2f+0x90>
 800c7f0:	4b68      	ldr	r3, [pc, #416]	; (800c994 <__ieee754_rem_pio2f+0x25c>)
 800c7f2:	429d      	cmp	r5, r3
 800c7f4:	dc72      	bgt.n	800c8dc <__ieee754_rem_pio2f+0x1a4>
 800c7f6:	f000 fcd1 	bl	800d19c <fabsf>
 800c7fa:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800c998 <__ieee754_rem_pio2f+0x260>
 800c7fe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c802:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c806:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c80a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c80e:	ee17 0a90 	vmov	r0, s15
 800c812:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800c980 <__ieee754_rem_pio2f+0x248>
 800c816:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c81a:	281f      	cmp	r0, #31
 800c81c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800c988 <__ieee754_rem_pio2f+0x250>
 800c820:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c824:	eeb1 6a47 	vneg.f32	s12, s14
 800c828:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c82c:	ee16 2a90 	vmov	r2, s13
 800c830:	dc1c      	bgt.n	800c86c <__ieee754_rem_pio2f+0x134>
 800c832:	495a      	ldr	r1, [pc, #360]	; (800c99c <__ieee754_rem_pio2f+0x264>)
 800c834:	1e47      	subs	r7, r0, #1
 800c836:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800c83a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800c83e:	428b      	cmp	r3, r1
 800c840:	d014      	beq.n	800c86c <__ieee754_rem_pio2f+0x134>
 800c842:	6022      	str	r2, [r4, #0]
 800c844:	ed94 7a00 	vldr	s14, [r4]
 800c848:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c84c:	2e00      	cmp	r6, #0
 800c84e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c852:	ed84 0a01 	vstr	s0, [r4, #4]
 800c856:	da9c      	bge.n	800c792 <__ieee754_rem_pio2f+0x5a>
 800c858:	eeb1 7a47 	vneg.f32	s14, s14
 800c85c:	eeb1 0a40 	vneg.f32	s0, s0
 800c860:	ed84 7a00 	vstr	s14, [r4]
 800c864:	ed84 0a01 	vstr	s0, [r4, #4]
 800c868:	4240      	negs	r0, r0
 800c86a:	e792      	b.n	800c792 <__ieee754_rem_pio2f+0x5a>
 800c86c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c870:	15eb      	asrs	r3, r5, #23
 800c872:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800c876:	2d08      	cmp	r5, #8
 800c878:	dde3      	ble.n	800c842 <__ieee754_rem_pio2f+0x10a>
 800c87a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800c98c <__ieee754_rem_pio2f+0x254>
 800c87e:	eddf 5a44 	vldr	s11, [pc, #272]	; 800c990 <__ieee754_rem_pio2f+0x258>
 800c882:	eef0 6a40 	vmov.f32	s13, s0
 800c886:	eee6 6a27 	vfma.f32	s13, s12, s15
 800c88a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800c88e:	eea6 0a27 	vfma.f32	s0, s12, s15
 800c892:	eef0 7a40 	vmov.f32	s15, s0
 800c896:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c89a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c89e:	ee15 2a90 	vmov	r2, s11
 800c8a2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c8a6:	1a5b      	subs	r3, r3, r1
 800c8a8:	2b19      	cmp	r3, #25
 800c8aa:	dc04      	bgt.n	800c8b6 <__ieee754_rem_pio2f+0x17e>
 800c8ac:	edc4 5a00 	vstr	s11, [r4]
 800c8b0:	eeb0 0a66 	vmov.f32	s0, s13
 800c8b4:	e7c6      	b.n	800c844 <__ieee754_rem_pio2f+0x10c>
 800c8b6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800c9a0 <__ieee754_rem_pio2f+0x268>
 800c8ba:	eeb0 0a66 	vmov.f32	s0, s13
 800c8be:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c8c2:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c8c6:	eddf 6a37 	vldr	s13, [pc, #220]	; 800c9a4 <__ieee754_rem_pio2f+0x26c>
 800c8ca:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c8ce:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c8d2:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c8d6:	ed84 7a00 	vstr	s14, [r4]
 800c8da:	e7b3      	b.n	800c844 <__ieee754_rem_pio2f+0x10c>
 800c8dc:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800c8e0:	db06      	blt.n	800c8f0 <__ieee754_rem_pio2f+0x1b8>
 800c8e2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c8e6:	edc0 7a01 	vstr	s15, [r0, #4]
 800c8ea:	edc0 7a00 	vstr	s15, [r0]
 800c8ee:	e733      	b.n	800c758 <__ieee754_rem_pio2f+0x20>
 800c8f0:	15ea      	asrs	r2, r5, #23
 800c8f2:	3a86      	subs	r2, #134	; 0x86
 800c8f4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c8f8:	ee07 3a90 	vmov	s15, r3
 800c8fc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c900:	eddf 6a29 	vldr	s13, [pc, #164]	; 800c9a8 <__ieee754_rem_pio2f+0x270>
 800c904:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c908:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c90c:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c910:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c914:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c918:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c91c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c920:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c924:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c928:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c930:	edcd 7a05 	vstr	s15, [sp, #20]
 800c934:	d11e      	bne.n	800c974 <__ieee754_rem_pio2f+0x23c>
 800c936:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c93a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c93e:	bf14      	ite	ne
 800c940:	2302      	movne	r3, #2
 800c942:	2301      	moveq	r3, #1
 800c944:	4919      	ldr	r1, [pc, #100]	; (800c9ac <__ieee754_rem_pio2f+0x274>)
 800c946:	9101      	str	r1, [sp, #4]
 800c948:	2102      	movs	r1, #2
 800c94a:	9100      	str	r1, [sp, #0]
 800c94c:	a803      	add	r0, sp, #12
 800c94e:	4621      	mov	r1, r4
 800c950:	f000 f892 	bl	800ca78 <__kernel_rem_pio2f>
 800c954:	2e00      	cmp	r6, #0
 800c956:	f6bf af1c 	bge.w	800c792 <__ieee754_rem_pio2f+0x5a>
 800c95a:	edd4 7a00 	vldr	s15, [r4]
 800c95e:	eef1 7a67 	vneg.f32	s15, s15
 800c962:	edc4 7a00 	vstr	s15, [r4]
 800c966:	edd4 7a01 	vldr	s15, [r4, #4]
 800c96a:	eef1 7a67 	vneg.f32	s15, s15
 800c96e:	edc4 7a01 	vstr	s15, [r4, #4]
 800c972:	e779      	b.n	800c868 <__ieee754_rem_pio2f+0x130>
 800c974:	2303      	movs	r3, #3
 800c976:	e7e5      	b.n	800c944 <__ieee754_rem_pio2f+0x20c>
 800c978:	3f490fd8 	.word	0x3f490fd8
 800c97c:	4016cbe3 	.word	0x4016cbe3
 800c980:	3fc90f80 	.word	0x3fc90f80
 800c984:	3fc90fd0 	.word	0x3fc90fd0
 800c988:	37354443 	.word	0x37354443
 800c98c:	37354400 	.word	0x37354400
 800c990:	2e85a308 	.word	0x2e85a308
 800c994:	43490f80 	.word	0x43490f80
 800c998:	3f22f984 	.word	0x3f22f984
 800c99c:	0800d784 	.word	0x0800d784
 800c9a0:	2e85a300 	.word	0x2e85a300
 800c9a4:	248d3132 	.word	0x248d3132
 800c9a8:	43800000 	.word	0x43800000
 800c9ac:	0800d804 	.word	0x0800d804

0800c9b0 <__ieee754_sqrtf>:
 800c9b0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c9b4:	4770      	bx	lr
	...

0800c9b8 <__kernel_cosf>:
 800c9b8:	ee10 3a10 	vmov	r3, s0
 800c9bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c9c0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800c9c4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c9c8:	da05      	bge.n	800c9d6 <__kernel_cosf+0x1e>
 800c9ca:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c9ce:	ee17 2a90 	vmov	r2, s15
 800c9d2:	2a00      	cmp	r2, #0
 800c9d4:	d03d      	beq.n	800ca52 <__kernel_cosf+0x9a>
 800c9d6:	ee60 5a00 	vmul.f32	s11, s0, s0
 800c9da:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800ca58 <__kernel_cosf+0xa0>
 800c9de:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800ca5c <__kernel_cosf+0xa4>
 800c9e2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800ca60 <__kernel_cosf+0xa8>
 800c9e6:	4a1f      	ldr	r2, [pc, #124]	; (800ca64 <__kernel_cosf+0xac>)
 800c9e8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ca68 <__kernel_cosf+0xb0>
 800c9f2:	eee7 7a25 	vfma.f32	s15, s14, s11
 800c9f6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800ca6c <__kernel_cosf+0xb4>
 800c9fa:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800c9fe:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800ca70 <__kernel_cosf+0xb8>
 800ca02:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ca06:	eeb0 7a66 	vmov.f32	s14, s13
 800ca0a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ca0e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ca12:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800ca16:	ee67 6a25 	vmul.f32	s13, s14, s11
 800ca1a:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800ca1e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ca22:	dc04      	bgt.n	800ca2e <__kernel_cosf+0x76>
 800ca24:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ca28:	ee36 0a47 	vsub.f32	s0, s12, s14
 800ca2c:	4770      	bx	lr
 800ca2e:	4a11      	ldr	r2, [pc, #68]	; (800ca74 <__kernel_cosf+0xbc>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	bfda      	itte	le
 800ca34:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ca38:	ee06 3a90 	vmovle	s13, r3
 800ca3c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800ca40:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ca44:	ee36 0a66 	vsub.f32	s0, s12, s13
 800ca48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ca4c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ca50:	4770      	bx	lr
 800ca52:	eeb0 0a46 	vmov.f32	s0, s12
 800ca56:	4770      	bx	lr
 800ca58:	ad47d74e 	.word	0xad47d74e
 800ca5c:	310f74f6 	.word	0x310f74f6
 800ca60:	3d2aaaab 	.word	0x3d2aaaab
 800ca64:	3e999999 	.word	0x3e999999
 800ca68:	b493f27c 	.word	0xb493f27c
 800ca6c:	37d00d01 	.word	0x37d00d01
 800ca70:	bab60b61 	.word	0xbab60b61
 800ca74:	3f480000 	.word	0x3f480000

0800ca78 <__kernel_rem_pio2f>:
 800ca78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7c:	ed2d 8b04 	vpush	{d8-d9}
 800ca80:	b0d9      	sub	sp, #356	; 0x164
 800ca82:	4688      	mov	r8, r1
 800ca84:	9002      	str	r0, [sp, #8]
 800ca86:	49bb      	ldr	r1, [pc, #748]	; (800cd74 <__kernel_rem_pio2f+0x2fc>)
 800ca88:	9866      	ldr	r0, [sp, #408]	; 0x198
 800ca8a:	9301      	str	r3, [sp, #4]
 800ca8c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800ca90:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800ca94:	1e59      	subs	r1, r3, #1
 800ca96:	1d13      	adds	r3, r2, #4
 800ca98:	db27      	blt.n	800caea <__kernel_rem_pio2f+0x72>
 800ca9a:	f1b2 0b03 	subs.w	fp, r2, #3
 800ca9e:	bf48      	it	mi
 800caa0:	f102 0b04 	addmi.w	fp, r2, #4
 800caa4:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800caa8:	1c45      	adds	r5, r0, #1
 800caaa:	00ec      	lsls	r4, r5, #3
 800caac:	1a47      	subs	r7, r0, r1
 800caae:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800cd84 <__kernel_rem_pio2f+0x30c>
 800cab2:	9403      	str	r4, [sp, #12]
 800cab4:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800cab8:	eb0a 0c01 	add.w	ip, sl, r1
 800cabc:	ae1c      	add	r6, sp, #112	; 0x70
 800cabe:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800cac2:	2400      	movs	r4, #0
 800cac4:	4564      	cmp	r4, ip
 800cac6:	dd12      	ble.n	800caee <__kernel_rem_pio2f+0x76>
 800cac8:	9b01      	ldr	r3, [sp, #4]
 800caca:	ac1c      	add	r4, sp, #112	; 0x70
 800cacc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800cad0:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800cad4:	f04f 0c00 	mov.w	ip, #0
 800cad8:	45d4      	cmp	ip, sl
 800cada:	dc27      	bgt.n	800cb2c <__kernel_rem_pio2f+0xb4>
 800cadc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800cae0:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800cd84 <__kernel_rem_pio2f+0x30c>
 800cae4:	4627      	mov	r7, r4
 800cae6:	2600      	movs	r6, #0
 800cae8:	e016      	b.n	800cb18 <__kernel_rem_pio2f+0xa0>
 800caea:	2000      	movs	r0, #0
 800caec:	e7dc      	b.n	800caa8 <__kernel_rem_pio2f+0x30>
 800caee:	42e7      	cmn	r7, r4
 800caf0:	bf5d      	ittte	pl
 800caf2:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800caf6:	ee07 3a90 	vmovpl	s15, r3
 800cafa:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800cafe:	eef0 7a47 	vmovmi.f32	s15, s14
 800cb02:	ece6 7a01 	vstmia	r6!, {s15}
 800cb06:	3401      	adds	r4, #1
 800cb08:	e7dc      	b.n	800cac4 <__kernel_rem_pio2f+0x4c>
 800cb0a:	ecf9 6a01 	vldmia	r9!, {s13}
 800cb0e:	ed97 7a00 	vldr	s14, [r7]
 800cb12:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cb16:	3601      	adds	r6, #1
 800cb18:	428e      	cmp	r6, r1
 800cb1a:	f1a7 0704 	sub.w	r7, r7, #4
 800cb1e:	ddf4      	ble.n	800cb0a <__kernel_rem_pio2f+0x92>
 800cb20:	eceb 7a01 	vstmia	fp!, {s15}
 800cb24:	f10c 0c01 	add.w	ip, ip, #1
 800cb28:	3404      	adds	r4, #4
 800cb2a:	e7d5      	b.n	800cad8 <__kernel_rem_pio2f+0x60>
 800cb2c:	ab08      	add	r3, sp, #32
 800cb2e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800cb32:	eddf 8a93 	vldr	s17, [pc, #588]	; 800cd80 <__kernel_rem_pio2f+0x308>
 800cb36:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800cd7c <__kernel_rem_pio2f+0x304>
 800cb3a:	9304      	str	r3, [sp, #16]
 800cb3c:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800cb40:	4656      	mov	r6, sl
 800cb42:	00b3      	lsls	r3, r6, #2
 800cb44:	9305      	str	r3, [sp, #20]
 800cb46:	ab58      	add	r3, sp, #352	; 0x160
 800cb48:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800cb4c:	ac08      	add	r4, sp, #32
 800cb4e:	ab44      	add	r3, sp, #272	; 0x110
 800cb50:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800cb54:	46a4      	mov	ip, r4
 800cb56:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800cb5a:	4637      	mov	r7, r6
 800cb5c:	2f00      	cmp	r7, #0
 800cb5e:	f1a0 0004 	sub.w	r0, r0, #4
 800cb62:	dc4f      	bgt.n	800cc04 <__kernel_rem_pio2f+0x18c>
 800cb64:	4628      	mov	r0, r5
 800cb66:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800cb6a:	f000 fb61 	bl	800d230 <scalbnf>
 800cb6e:	eeb0 8a40 	vmov.f32	s16, s0
 800cb72:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800cb76:	ee28 0a00 	vmul.f32	s0, s16, s0
 800cb7a:	f000 fb17 	bl	800d1ac <floorf>
 800cb7e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800cb82:	eea0 8a67 	vfms.f32	s16, s0, s15
 800cb86:	2d00      	cmp	r5, #0
 800cb88:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800cb8c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800cb90:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800cb94:	ee17 9a90 	vmov	r9, s15
 800cb98:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cb9c:	dd44      	ble.n	800cc28 <__kernel_rem_pio2f+0x1b0>
 800cb9e:	f106 3cff 	add.w	ip, r6, #4294967295
 800cba2:	ab08      	add	r3, sp, #32
 800cba4:	f1c5 0e08 	rsb	lr, r5, #8
 800cba8:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800cbac:	fa47 f00e 	asr.w	r0, r7, lr
 800cbb0:	4481      	add	r9, r0
 800cbb2:	fa00 f00e 	lsl.w	r0, r0, lr
 800cbb6:	1a3f      	subs	r7, r7, r0
 800cbb8:	f1c5 0007 	rsb	r0, r5, #7
 800cbbc:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800cbc0:	4107      	asrs	r7, r0
 800cbc2:	2f00      	cmp	r7, #0
 800cbc4:	dd3f      	ble.n	800cc46 <__kernel_rem_pio2f+0x1ce>
 800cbc6:	f04f 0e00 	mov.w	lr, #0
 800cbca:	f109 0901 	add.w	r9, r9, #1
 800cbce:	4673      	mov	r3, lr
 800cbd0:	4576      	cmp	r6, lr
 800cbd2:	dc6b      	bgt.n	800ccac <__kernel_rem_pio2f+0x234>
 800cbd4:	2d00      	cmp	r5, #0
 800cbd6:	dd04      	ble.n	800cbe2 <__kernel_rem_pio2f+0x16a>
 800cbd8:	2d01      	cmp	r5, #1
 800cbda:	d078      	beq.n	800ccce <__kernel_rem_pio2f+0x256>
 800cbdc:	2d02      	cmp	r5, #2
 800cbde:	f000 8081 	beq.w	800cce4 <__kernel_rem_pio2f+0x26c>
 800cbe2:	2f02      	cmp	r7, #2
 800cbe4:	d12f      	bne.n	800cc46 <__kernel_rem_pio2f+0x1ce>
 800cbe6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cbea:	ee30 8a48 	vsub.f32	s16, s0, s16
 800cbee:	b353      	cbz	r3, 800cc46 <__kernel_rem_pio2f+0x1ce>
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800cbf6:	f000 fb1b 	bl	800d230 <scalbnf>
 800cbfa:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800cbfe:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cc02:	e020      	b.n	800cc46 <__kernel_rem_pio2f+0x1ce>
 800cc04:	ee60 7a28 	vmul.f32	s15, s0, s17
 800cc08:	3f01      	subs	r7, #1
 800cc0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cc0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc12:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800cc16:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cc1a:	ecac 0a01 	vstmia	ip!, {s0}
 800cc1e:	ed90 0a00 	vldr	s0, [r0]
 800cc22:	ee37 0a80 	vadd.f32	s0, s15, s0
 800cc26:	e799      	b.n	800cb5c <__kernel_rem_pio2f+0xe4>
 800cc28:	d105      	bne.n	800cc36 <__kernel_rem_pio2f+0x1be>
 800cc2a:	1e70      	subs	r0, r6, #1
 800cc2c:	ab08      	add	r3, sp, #32
 800cc2e:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800cc32:	11ff      	asrs	r7, r7, #7
 800cc34:	e7c5      	b.n	800cbc2 <__kernel_rem_pio2f+0x14a>
 800cc36:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800cc3a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800cc3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc42:	da31      	bge.n	800cca8 <__kernel_rem_pio2f+0x230>
 800cc44:	2700      	movs	r7, #0
 800cc46:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cc4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc4e:	f040 809b 	bne.w	800cd88 <__kernel_rem_pio2f+0x310>
 800cc52:	1e74      	subs	r4, r6, #1
 800cc54:	46a4      	mov	ip, r4
 800cc56:	2000      	movs	r0, #0
 800cc58:	45d4      	cmp	ip, sl
 800cc5a:	da4a      	bge.n	800ccf2 <__kernel_rem_pio2f+0x27a>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	d07a      	beq.n	800cd56 <__kernel_rem_pio2f+0x2de>
 800cc60:	ab08      	add	r3, sp, #32
 800cc62:	3d08      	subs	r5, #8
 800cc64:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	f000 8081 	beq.w	800cd70 <__kernel_rem_pio2f+0x2f8>
 800cc6e:	4628      	mov	r0, r5
 800cc70:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cc74:	00a5      	lsls	r5, r4, #2
 800cc76:	f000 fadb 	bl	800d230 <scalbnf>
 800cc7a:	aa44      	add	r2, sp, #272	; 0x110
 800cc7c:	1d2b      	adds	r3, r5, #4
 800cc7e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800cd80 <__kernel_rem_pio2f+0x308>
 800cc82:	18d1      	adds	r1, r2, r3
 800cc84:	4622      	mov	r2, r4
 800cc86:	2a00      	cmp	r2, #0
 800cc88:	f280 80ae 	bge.w	800cde8 <__kernel_rem_pio2f+0x370>
 800cc8c:	4622      	mov	r2, r4
 800cc8e:	2a00      	cmp	r2, #0
 800cc90:	f2c0 80cc 	blt.w	800ce2c <__kernel_rem_pio2f+0x3b4>
 800cc94:	a944      	add	r1, sp, #272	; 0x110
 800cc96:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800cc9a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800cd78 <__kernel_rem_pio2f+0x300>
 800cc9e:	eddf 7a39 	vldr	s15, [pc, #228]	; 800cd84 <__kernel_rem_pio2f+0x30c>
 800cca2:	2000      	movs	r0, #0
 800cca4:	1aa1      	subs	r1, r4, r2
 800cca6:	e0b6      	b.n	800ce16 <__kernel_rem_pio2f+0x39e>
 800cca8:	2702      	movs	r7, #2
 800ccaa:	e78c      	b.n	800cbc6 <__kernel_rem_pio2f+0x14e>
 800ccac:	6820      	ldr	r0, [r4, #0]
 800ccae:	b94b      	cbnz	r3, 800ccc4 <__kernel_rem_pio2f+0x24c>
 800ccb0:	b118      	cbz	r0, 800ccba <__kernel_rem_pio2f+0x242>
 800ccb2:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ccb6:	6020      	str	r0, [r4, #0]
 800ccb8:	2001      	movs	r0, #1
 800ccba:	f10e 0e01 	add.w	lr, lr, #1
 800ccbe:	3404      	adds	r4, #4
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	e785      	b.n	800cbd0 <__kernel_rem_pio2f+0x158>
 800ccc4:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800ccc8:	6020      	str	r0, [r4, #0]
 800ccca:	4618      	mov	r0, r3
 800cccc:	e7f5      	b.n	800ccba <__kernel_rem_pio2f+0x242>
 800ccce:	1e74      	subs	r4, r6, #1
 800ccd0:	a808      	add	r0, sp, #32
 800ccd2:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ccd6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800ccda:	f10d 0c20 	add.w	ip, sp, #32
 800ccde:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800cce2:	e77e      	b.n	800cbe2 <__kernel_rem_pio2f+0x16a>
 800cce4:	1e74      	subs	r4, r6, #1
 800cce6:	a808      	add	r0, sp, #32
 800cce8:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ccec:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800ccf0:	e7f3      	b.n	800ccda <__kernel_rem_pio2f+0x262>
 800ccf2:	ab08      	add	r3, sp, #32
 800ccf4:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800ccf8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ccfc:	4318      	orrs	r0, r3
 800ccfe:	e7ab      	b.n	800cc58 <__kernel_rem_pio2f+0x1e0>
 800cd00:	f10c 0c01 	add.w	ip, ip, #1
 800cd04:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800cd08:	2c00      	cmp	r4, #0
 800cd0a:	d0f9      	beq.n	800cd00 <__kernel_rem_pio2f+0x288>
 800cd0c:	9b05      	ldr	r3, [sp, #20]
 800cd0e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800cd12:	eb0d 0003 	add.w	r0, sp, r3
 800cd16:	9b01      	ldr	r3, [sp, #4]
 800cd18:	18f4      	adds	r4, r6, r3
 800cd1a:	ab1c      	add	r3, sp, #112	; 0x70
 800cd1c:	1c77      	adds	r7, r6, #1
 800cd1e:	384c      	subs	r0, #76	; 0x4c
 800cd20:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cd24:	4466      	add	r6, ip
 800cd26:	42be      	cmp	r6, r7
 800cd28:	f6ff af0b 	blt.w	800cb42 <__kernel_rem_pio2f+0xca>
 800cd2c:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800cd30:	f8dd e008 	ldr.w	lr, [sp, #8]
 800cd34:	ee07 3a90 	vmov	s15, r3
 800cd38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd3c:	f04f 0c00 	mov.w	ip, #0
 800cd40:	ece4 7a01 	vstmia	r4!, {s15}
 800cd44:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800cd84 <__kernel_rem_pio2f+0x30c>
 800cd48:	46a1      	mov	r9, r4
 800cd4a:	458c      	cmp	ip, r1
 800cd4c:	dd07      	ble.n	800cd5e <__kernel_rem_pio2f+0x2e6>
 800cd4e:	ece0 7a01 	vstmia	r0!, {s15}
 800cd52:	3701      	adds	r7, #1
 800cd54:	e7e7      	b.n	800cd26 <__kernel_rem_pio2f+0x2ae>
 800cd56:	9804      	ldr	r0, [sp, #16]
 800cd58:	f04f 0c01 	mov.w	ip, #1
 800cd5c:	e7d2      	b.n	800cd04 <__kernel_rem_pio2f+0x28c>
 800cd5e:	ecfe 6a01 	vldmia	lr!, {s13}
 800cd62:	ed39 7a01 	vldmdb	r9!, {s14}
 800cd66:	f10c 0c01 	add.w	ip, ip, #1
 800cd6a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cd6e:	e7ec      	b.n	800cd4a <__kernel_rem_pio2f+0x2d2>
 800cd70:	3c01      	subs	r4, #1
 800cd72:	e775      	b.n	800cc60 <__kernel_rem_pio2f+0x1e8>
 800cd74:	0800db48 	.word	0x0800db48
 800cd78:	0800db1c 	.word	0x0800db1c
 800cd7c:	43800000 	.word	0x43800000
 800cd80:	3b800000 	.word	0x3b800000
 800cd84:	00000000 	.word	0x00000000
 800cd88:	9b03      	ldr	r3, [sp, #12]
 800cd8a:	eeb0 0a48 	vmov.f32	s0, s16
 800cd8e:	1a98      	subs	r0, r3, r2
 800cd90:	f000 fa4e 	bl	800d230 <scalbnf>
 800cd94:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800cd7c <__kernel_rem_pio2f+0x304>
 800cd98:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800cd9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cda0:	db19      	blt.n	800cdd6 <__kernel_rem_pio2f+0x35e>
 800cda2:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800cd80 <__kernel_rem_pio2f+0x308>
 800cda6:	ee60 7a27 	vmul.f32	s15, s0, s15
 800cdaa:	aa08      	add	r2, sp, #32
 800cdac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cdb0:	1c74      	adds	r4, r6, #1
 800cdb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdb6:	3508      	adds	r5, #8
 800cdb8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800cdbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cdc0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cdc4:	ee10 3a10 	vmov	r3, s0
 800cdc8:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800cdcc:	ee17 3a90 	vmov	r3, s15
 800cdd0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cdd4:	e74b      	b.n	800cc6e <__kernel_rem_pio2f+0x1f6>
 800cdd6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cdda:	aa08      	add	r2, sp, #32
 800cddc:	ee10 3a10 	vmov	r3, s0
 800cde0:	4634      	mov	r4, r6
 800cde2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800cde6:	e742      	b.n	800cc6e <__kernel_rem_pio2f+0x1f6>
 800cde8:	a808      	add	r0, sp, #32
 800cdea:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800cdee:	9001      	str	r0, [sp, #4]
 800cdf0:	ee07 0a90 	vmov	s15, r0
 800cdf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdf8:	3a01      	subs	r2, #1
 800cdfa:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cdfe:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ce02:	ed61 7a01 	vstmdb	r1!, {s15}
 800ce06:	e73e      	b.n	800cc86 <__kernel_rem_pio2f+0x20e>
 800ce08:	ecfc 6a01 	vldmia	ip!, {s13}
 800ce0c:	ecb6 7a01 	vldmia	r6!, {s14}
 800ce10:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ce14:	3001      	adds	r0, #1
 800ce16:	4550      	cmp	r0, sl
 800ce18:	dc01      	bgt.n	800ce1e <__kernel_rem_pio2f+0x3a6>
 800ce1a:	4288      	cmp	r0, r1
 800ce1c:	ddf4      	ble.n	800ce08 <__kernel_rem_pio2f+0x390>
 800ce1e:	a858      	add	r0, sp, #352	; 0x160
 800ce20:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ce24:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800ce28:	3a01      	subs	r2, #1
 800ce2a:	e730      	b.n	800cc8e <__kernel_rem_pio2f+0x216>
 800ce2c:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800ce2e:	2a02      	cmp	r2, #2
 800ce30:	dc09      	bgt.n	800ce46 <__kernel_rem_pio2f+0x3ce>
 800ce32:	2a00      	cmp	r2, #0
 800ce34:	dc2a      	bgt.n	800ce8c <__kernel_rem_pio2f+0x414>
 800ce36:	d043      	beq.n	800cec0 <__kernel_rem_pio2f+0x448>
 800ce38:	f009 0007 	and.w	r0, r9, #7
 800ce3c:	b059      	add	sp, #356	; 0x164
 800ce3e:	ecbd 8b04 	vpop	{d8-d9}
 800ce42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce46:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800ce48:	2b03      	cmp	r3, #3
 800ce4a:	d1f5      	bne.n	800ce38 <__kernel_rem_pio2f+0x3c0>
 800ce4c:	ab30      	add	r3, sp, #192	; 0xc0
 800ce4e:	442b      	add	r3, r5
 800ce50:	461a      	mov	r2, r3
 800ce52:	4619      	mov	r1, r3
 800ce54:	4620      	mov	r0, r4
 800ce56:	2800      	cmp	r0, #0
 800ce58:	f1a1 0104 	sub.w	r1, r1, #4
 800ce5c:	dc51      	bgt.n	800cf02 <__kernel_rem_pio2f+0x48a>
 800ce5e:	4621      	mov	r1, r4
 800ce60:	2901      	cmp	r1, #1
 800ce62:	f1a2 0204 	sub.w	r2, r2, #4
 800ce66:	dc5c      	bgt.n	800cf22 <__kernel_rem_pio2f+0x4aa>
 800ce68:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800cd84 <__kernel_rem_pio2f+0x30c>
 800ce6c:	3304      	adds	r3, #4
 800ce6e:	2c01      	cmp	r4, #1
 800ce70:	dc67      	bgt.n	800cf42 <__kernel_rem_pio2f+0x4ca>
 800ce72:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800ce76:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800ce7a:	2f00      	cmp	r7, #0
 800ce7c:	d167      	bne.n	800cf4e <__kernel_rem_pio2f+0x4d6>
 800ce7e:	edc8 6a00 	vstr	s13, [r8]
 800ce82:	ed88 7a01 	vstr	s14, [r8, #4]
 800ce86:	edc8 7a02 	vstr	s15, [r8, #8]
 800ce8a:	e7d5      	b.n	800ce38 <__kernel_rem_pio2f+0x3c0>
 800ce8c:	aa30      	add	r2, sp, #192	; 0xc0
 800ce8e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800cd84 <__kernel_rem_pio2f+0x30c>
 800ce92:	4413      	add	r3, r2
 800ce94:	4622      	mov	r2, r4
 800ce96:	2a00      	cmp	r2, #0
 800ce98:	da24      	bge.n	800cee4 <__kernel_rem_pio2f+0x46c>
 800ce9a:	b34f      	cbz	r7, 800cef0 <__kernel_rem_pio2f+0x478>
 800ce9c:	eef1 7a47 	vneg.f32	s15, s14
 800cea0:	edc8 7a00 	vstr	s15, [r8]
 800cea4:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800cea8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ceac:	aa31      	add	r2, sp, #196	; 0xc4
 800ceae:	2301      	movs	r3, #1
 800ceb0:	429c      	cmp	r4, r3
 800ceb2:	da20      	bge.n	800cef6 <__kernel_rem_pio2f+0x47e>
 800ceb4:	b10f      	cbz	r7, 800ceba <__kernel_rem_pio2f+0x442>
 800ceb6:	eef1 7a67 	vneg.f32	s15, s15
 800ceba:	edc8 7a01 	vstr	s15, [r8, #4]
 800cebe:	e7bb      	b.n	800ce38 <__kernel_rem_pio2f+0x3c0>
 800cec0:	aa30      	add	r2, sp, #192	; 0xc0
 800cec2:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800cd84 <__kernel_rem_pio2f+0x30c>
 800cec6:	4413      	add	r3, r2
 800cec8:	2c00      	cmp	r4, #0
 800ceca:	da05      	bge.n	800ced8 <__kernel_rem_pio2f+0x460>
 800cecc:	b10f      	cbz	r7, 800ced2 <__kernel_rem_pio2f+0x45a>
 800cece:	eef1 7a67 	vneg.f32	s15, s15
 800ced2:	edc8 7a00 	vstr	s15, [r8]
 800ced6:	e7af      	b.n	800ce38 <__kernel_rem_pio2f+0x3c0>
 800ced8:	ed33 7a01 	vldmdb	r3!, {s14}
 800cedc:	3c01      	subs	r4, #1
 800cede:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cee2:	e7f1      	b.n	800cec8 <__kernel_rem_pio2f+0x450>
 800cee4:	ed73 7a01 	vldmdb	r3!, {s15}
 800cee8:	3a01      	subs	r2, #1
 800ceea:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ceee:	e7d2      	b.n	800ce96 <__kernel_rem_pio2f+0x41e>
 800cef0:	eef0 7a47 	vmov.f32	s15, s14
 800cef4:	e7d4      	b.n	800cea0 <__kernel_rem_pio2f+0x428>
 800cef6:	ecb2 7a01 	vldmia	r2!, {s14}
 800cefa:	3301      	adds	r3, #1
 800cefc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cf00:	e7d6      	b.n	800ceb0 <__kernel_rem_pio2f+0x438>
 800cf02:	edd1 7a00 	vldr	s15, [r1]
 800cf06:	edd1 6a01 	vldr	s13, [r1, #4]
 800cf0a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cf0e:	3801      	subs	r0, #1
 800cf10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf14:	ed81 7a00 	vstr	s14, [r1]
 800cf18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf1c:	edc1 7a01 	vstr	s15, [r1, #4]
 800cf20:	e799      	b.n	800ce56 <__kernel_rem_pio2f+0x3de>
 800cf22:	edd2 7a00 	vldr	s15, [r2]
 800cf26:	edd2 6a01 	vldr	s13, [r2, #4]
 800cf2a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cf2e:	3901      	subs	r1, #1
 800cf30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf34:	ed82 7a00 	vstr	s14, [r2]
 800cf38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf3c:	edc2 7a01 	vstr	s15, [r2, #4]
 800cf40:	e78e      	b.n	800ce60 <__kernel_rem_pio2f+0x3e8>
 800cf42:	ed33 7a01 	vldmdb	r3!, {s14}
 800cf46:	3c01      	subs	r4, #1
 800cf48:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cf4c:	e78f      	b.n	800ce6e <__kernel_rem_pio2f+0x3f6>
 800cf4e:	eef1 6a66 	vneg.f32	s13, s13
 800cf52:	eeb1 7a47 	vneg.f32	s14, s14
 800cf56:	edc8 6a00 	vstr	s13, [r8]
 800cf5a:	ed88 7a01 	vstr	s14, [r8, #4]
 800cf5e:	eef1 7a67 	vneg.f32	s15, s15
 800cf62:	e790      	b.n	800ce86 <__kernel_rem_pio2f+0x40e>

0800cf64 <__kernel_sinf>:
 800cf64:	ee10 3a10 	vmov	r3, s0
 800cf68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cf6c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800cf70:	da04      	bge.n	800cf7c <__kernel_sinf+0x18>
 800cf72:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cf76:	ee17 3a90 	vmov	r3, s15
 800cf7a:	b35b      	cbz	r3, 800cfd4 <__kernel_sinf+0x70>
 800cf7c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cf80:	eddf 7a15 	vldr	s15, [pc, #84]	; 800cfd8 <__kernel_sinf+0x74>
 800cf84:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800cfdc <__kernel_sinf+0x78>
 800cf88:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cf8c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800cfe0 <__kernel_sinf+0x7c>
 800cf90:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cf94:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800cfe4 <__kernel_sinf+0x80>
 800cf98:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cf9c:	eddf 7a12 	vldr	s15, [pc, #72]	; 800cfe8 <__kernel_sinf+0x84>
 800cfa0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800cfa4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cfa8:	b930      	cbnz	r0, 800cfb8 <__kernel_sinf+0x54>
 800cfaa:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800cfec <__kernel_sinf+0x88>
 800cfae:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cfb2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800cfb6:	4770      	bx	lr
 800cfb8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cfbc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800cfc0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800cfc4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800cfc8:	eddf 7a09 	vldr	s15, [pc, #36]	; 800cff0 <__kernel_sinf+0x8c>
 800cfcc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800cfd0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800cfd4:	4770      	bx	lr
 800cfd6:	bf00      	nop
 800cfd8:	2f2ec9d3 	.word	0x2f2ec9d3
 800cfdc:	b2d72f34 	.word	0xb2d72f34
 800cfe0:	3638ef1b 	.word	0x3638ef1b
 800cfe4:	b9500d01 	.word	0xb9500d01
 800cfe8:	3c088889 	.word	0x3c088889
 800cfec:	be2aaaab 	.word	0xbe2aaaab
 800cff0:	3e2aaaab 	.word	0x3e2aaaab

0800cff4 <atanf>:
 800cff4:	b538      	push	{r3, r4, r5, lr}
 800cff6:	ee10 5a10 	vmov	r5, s0
 800cffa:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800cffe:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800d002:	eef0 7a40 	vmov.f32	s15, s0
 800d006:	db10      	blt.n	800d02a <atanf+0x36>
 800d008:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d00c:	dd04      	ble.n	800d018 <atanf+0x24>
 800d00e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d012:	eeb0 0a67 	vmov.f32	s0, s15
 800d016:	bd38      	pop	{r3, r4, r5, pc}
 800d018:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800d150 <atanf+0x15c>
 800d01c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800d154 <atanf+0x160>
 800d020:	2d00      	cmp	r5, #0
 800d022:	bfd8      	it	le
 800d024:	eef0 7a40 	vmovle.f32	s15, s0
 800d028:	e7f3      	b.n	800d012 <atanf+0x1e>
 800d02a:	4b4b      	ldr	r3, [pc, #300]	; (800d158 <atanf+0x164>)
 800d02c:	429c      	cmp	r4, r3
 800d02e:	dc10      	bgt.n	800d052 <atanf+0x5e>
 800d030:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800d034:	da0a      	bge.n	800d04c <atanf+0x58>
 800d036:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800d15c <atanf+0x168>
 800d03a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d03e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d042:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d04a:	dce2      	bgt.n	800d012 <atanf+0x1e>
 800d04c:	f04f 33ff 	mov.w	r3, #4294967295
 800d050:	e013      	b.n	800d07a <atanf+0x86>
 800d052:	f000 f8a3 	bl	800d19c <fabsf>
 800d056:	4b42      	ldr	r3, [pc, #264]	; (800d160 <atanf+0x16c>)
 800d058:	429c      	cmp	r4, r3
 800d05a:	dc4f      	bgt.n	800d0fc <atanf+0x108>
 800d05c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800d060:	429c      	cmp	r4, r3
 800d062:	dc41      	bgt.n	800d0e8 <atanf+0xf4>
 800d064:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800d068:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d06c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d070:	2300      	movs	r3, #0
 800d072:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d076:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d07a:	1c5a      	adds	r2, r3, #1
 800d07c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d080:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800d164 <atanf+0x170>
 800d084:	eddf 5a38 	vldr	s11, [pc, #224]	; 800d168 <atanf+0x174>
 800d088:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800d16c <atanf+0x178>
 800d08c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d090:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d094:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d170 <atanf+0x17c>
 800d098:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d09c:	eddf 5a35 	vldr	s11, [pc, #212]	; 800d174 <atanf+0x180>
 800d0a0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d0a4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d178 <atanf+0x184>
 800d0a8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d0ac:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d17c <atanf+0x188>
 800d0b0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d0b4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800d180 <atanf+0x18c>
 800d0b8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d0bc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800d184 <atanf+0x190>
 800d0c0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d0c4:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800d188 <atanf+0x194>
 800d0c8:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d0cc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800d18c <atanf+0x198>
 800d0d0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d0d4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d0d8:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d0dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d0e0:	d121      	bne.n	800d126 <atanf+0x132>
 800d0e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d0e6:	e794      	b.n	800d012 <atanf+0x1e>
 800d0e8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d0ec:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d0f0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d0fa:	e7be      	b.n	800d07a <atanf+0x86>
 800d0fc:	4b24      	ldr	r3, [pc, #144]	; (800d190 <atanf+0x19c>)
 800d0fe:	429c      	cmp	r4, r3
 800d100:	dc0b      	bgt.n	800d11a <atanf+0x126>
 800d102:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800d106:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d10a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d10e:	2302      	movs	r3, #2
 800d110:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d118:	e7af      	b.n	800d07a <atanf+0x86>
 800d11a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d11e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d122:	2303      	movs	r3, #3
 800d124:	e7a9      	b.n	800d07a <atanf+0x86>
 800d126:	4a1b      	ldr	r2, [pc, #108]	; (800d194 <atanf+0x1a0>)
 800d128:	491b      	ldr	r1, [pc, #108]	; (800d198 <atanf+0x1a4>)
 800d12a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d12e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d132:	ed93 0a00 	vldr	s0, [r3]
 800d136:	ee37 7a40 	vsub.f32	s14, s14, s0
 800d13a:	ed92 0a00 	vldr	s0, [r2]
 800d13e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d142:	2d00      	cmp	r5, #0
 800d144:	ee70 7a67 	vsub.f32	s15, s0, s15
 800d148:	bfb8      	it	lt
 800d14a:	eef1 7a67 	vneglt.f32	s15, s15
 800d14e:	e760      	b.n	800d012 <atanf+0x1e>
 800d150:	3fc90fdb 	.word	0x3fc90fdb
 800d154:	bfc90fdb 	.word	0xbfc90fdb
 800d158:	3edfffff 	.word	0x3edfffff
 800d15c:	7149f2ca 	.word	0x7149f2ca
 800d160:	3f97ffff 	.word	0x3f97ffff
 800d164:	3c8569d7 	.word	0x3c8569d7
 800d168:	3d4bda59 	.word	0x3d4bda59
 800d16c:	bd6ef16b 	.word	0xbd6ef16b
 800d170:	3d886b35 	.word	0x3d886b35
 800d174:	3dba2e6e 	.word	0x3dba2e6e
 800d178:	3e124925 	.word	0x3e124925
 800d17c:	3eaaaaab 	.word	0x3eaaaaab
 800d180:	bd15a221 	.word	0xbd15a221
 800d184:	bd9d8795 	.word	0xbd9d8795
 800d188:	bde38e38 	.word	0xbde38e38
 800d18c:	be4ccccd 	.word	0xbe4ccccd
 800d190:	401bffff 	.word	0x401bffff
 800d194:	0800db54 	.word	0x0800db54
 800d198:	0800db64 	.word	0x0800db64

0800d19c <fabsf>:
 800d19c:	ee10 3a10 	vmov	r3, s0
 800d1a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d1a4:	ee00 3a10 	vmov	s0, r3
 800d1a8:	4770      	bx	lr
	...

0800d1ac <floorf>:
 800d1ac:	ee10 3a10 	vmov	r3, s0
 800d1b0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d1b4:	3a7f      	subs	r2, #127	; 0x7f
 800d1b6:	2a16      	cmp	r2, #22
 800d1b8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d1bc:	dc2a      	bgt.n	800d214 <floorf+0x68>
 800d1be:	2a00      	cmp	r2, #0
 800d1c0:	da11      	bge.n	800d1e6 <floorf+0x3a>
 800d1c2:	eddf 7a18 	vldr	s15, [pc, #96]	; 800d224 <floorf+0x78>
 800d1c6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d1ca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1d2:	dd05      	ble.n	800d1e0 <floorf+0x34>
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	da23      	bge.n	800d220 <floorf+0x74>
 800d1d8:	4a13      	ldr	r2, [pc, #76]	; (800d228 <floorf+0x7c>)
 800d1da:	2900      	cmp	r1, #0
 800d1dc:	bf18      	it	ne
 800d1de:	4613      	movne	r3, r2
 800d1e0:	ee00 3a10 	vmov	s0, r3
 800d1e4:	4770      	bx	lr
 800d1e6:	4911      	ldr	r1, [pc, #68]	; (800d22c <floorf+0x80>)
 800d1e8:	4111      	asrs	r1, r2
 800d1ea:	420b      	tst	r3, r1
 800d1ec:	d0fa      	beq.n	800d1e4 <floorf+0x38>
 800d1ee:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800d224 <floorf+0x78>
 800d1f2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d1f6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d1fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1fe:	ddef      	ble.n	800d1e0 <floorf+0x34>
 800d200:	2b00      	cmp	r3, #0
 800d202:	bfbe      	ittt	lt
 800d204:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800d208:	fa40 f202 	asrlt.w	r2, r0, r2
 800d20c:	189b      	addlt	r3, r3, r2
 800d20e:	ea23 0301 	bic.w	r3, r3, r1
 800d212:	e7e5      	b.n	800d1e0 <floorf+0x34>
 800d214:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d218:	d3e4      	bcc.n	800d1e4 <floorf+0x38>
 800d21a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d21e:	4770      	bx	lr
 800d220:	2300      	movs	r3, #0
 800d222:	e7dd      	b.n	800d1e0 <floorf+0x34>
 800d224:	7149f2ca 	.word	0x7149f2ca
 800d228:	bf800000 	.word	0xbf800000
 800d22c:	007fffff 	.word	0x007fffff

0800d230 <scalbnf>:
 800d230:	ee10 3a10 	vmov	r3, s0
 800d234:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800d238:	d025      	beq.n	800d286 <scalbnf+0x56>
 800d23a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d23e:	d302      	bcc.n	800d246 <scalbnf+0x16>
 800d240:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d244:	4770      	bx	lr
 800d246:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800d24a:	d122      	bne.n	800d292 <scalbnf+0x62>
 800d24c:	4b2a      	ldr	r3, [pc, #168]	; (800d2f8 <scalbnf+0xc8>)
 800d24e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800d2fc <scalbnf+0xcc>
 800d252:	4298      	cmp	r0, r3
 800d254:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d258:	db16      	blt.n	800d288 <scalbnf+0x58>
 800d25a:	ee10 3a10 	vmov	r3, s0
 800d25e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d262:	3a19      	subs	r2, #25
 800d264:	4402      	add	r2, r0
 800d266:	2afe      	cmp	r2, #254	; 0xfe
 800d268:	dd15      	ble.n	800d296 <scalbnf+0x66>
 800d26a:	ee10 3a10 	vmov	r3, s0
 800d26e:	eddf 7a24 	vldr	s15, [pc, #144]	; 800d300 <scalbnf+0xd0>
 800d272:	eddf 6a24 	vldr	s13, [pc, #144]	; 800d304 <scalbnf+0xd4>
 800d276:	2b00      	cmp	r3, #0
 800d278:	eeb0 7a67 	vmov.f32	s14, s15
 800d27c:	bfb8      	it	lt
 800d27e:	eef0 7a66 	vmovlt.f32	s15, s13
 800d282:	ee27 0a27 	vmul.f32	s0, s14, s15
 800d286:	4770      	bx	lr
 800d288:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d308 <scalbnf+0xd8>
 800d28c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d290:	4770      	bx	lr
 800d292:	0dd2      	lsrs	r2, r2, #23
 800d294:	e7e6      	b.n	800d264 <scalbnf+0x34>
 800d296:	2a00      	cmp	r2, #0
 800d298:	dd06      	ble.n	800d2a8 <scalbnf+0x78>
 800d29a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d29e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d2a2:	ee00 3a10 	vmov	s0, r3
 800d2a6:	4770      	bx	lr
 800d2a8:	f112 0f16 	cmn.w	r2, #22
 800d2ac:	da1a      	bge.n	800d2e4 <scalbnf+0xb4>
 800d2ae:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d2b2:	4298      	cmp	r0, r3
 800d2b4:	ee10 3a10 	vmov	r3, s0
 800d2b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d2bc:	dd0a      	ble.n	800d2d4 <scalbnf+0xa4>
 800d2be:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800d300 <scalbnf+0xd0>
 800d2c2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800d304 <scalbnf+0xd4>
 800d2c6:	eef0 7a40 	vmov.f32	s15, s0
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	bf18      	it	ne
 800d2ce:	eeb0 0a47 	vmovne.f32	s0, s14
 800d2d2:	e7db      	b.n	800d28c <scalbnf+0x5c>
 800d2d4:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800d308 <scalbnf+0xd8>
 800d2d8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800d30c <scalbnf+0xdc>
 800d2dc:	eef0 7a40 	vmov.f32	s15, s0
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	e7f3      	b.n	800d2cc <scalbnf+0x9c>
 800d2e4:	3219      	adds	r2, #25
 800d2e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d2ea:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d2ee:	eddf 7a08 	vldr	s15, [pc, #32]	; 800d310 <scalbnf+0xe0>
 800d2f2:	ee07 3a10 	vmov	s14, r3
 800d2f6:	e7c4      	b.n	800d282 <scalbnf+0x52>
 800d2f8:	ffff3cb0 	.word	0xffff3cb0
 800d2fc:	4c000000 	.word	0x4c000000
 800d300:	7149f2ca 	.word	0x7149f2ca
 800d304:	f149f2ca 	.word	0xf149f2ca
 800d308:	0da24260 	.word	0x0da24260
 800d30c:	8da24260 	.word	0x8da24260
 800d310:	33000000 	.word	0x33000000

0800d314 <_init>:
 800d314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d316:	bf00      	nop
 800d318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d31a:	bc08      	pop	{r3}
 800d31c:	469e      	mov	lr, r3
 800d31e:	4770      	bx	lr

0800d320 <_fini>:
 800d320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d322:	bf00      	nop
 800d324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d326:	bc08      	pop	{r3}
 800d328:	469e      	mov	lr, r3
 800d32a:	4770      	bx	lr
