# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../TOC_PR3.srcs/sources_1/new/mult8b_numeric_std.vhd" \
"../../../../../TOC_PR3.srcs/sim_1/new/testBench.vhd" \

# Do not sort compile order
nosort
