// Seed: 4273204110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  always @(posedge id_2 or posedge id_2) id_2 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2
);
  id_4 :
  assert property (@(posedge id_4) 1)
  else $display(id_0 - 1 + "");
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    input  wand  id_2,
    output wire  id_3
    , id_11,
    input  wand  id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  tri1  id_7,
    output tri1  id_8,
    output tri   id_9
);
  tri0 id_12 = 1;
  wire id_13;
  wire id_14;
  module_0(
      id_13, id_11, id_13, id_13
  );
endmodule
