INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Add2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/JumpUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegEXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegIDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegIFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegMEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SetPCSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetPCSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
