// Seed: 1389417922
module module_0 ();
  wire id_1;
  wire id_4 = id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2
);
  tri id_4;
  assign id_2 = id_4;
  logic [7:0] id_5;
  module_0();
  assign id_0 = 1 - (id_5[1]);
  assign id_4 = 1 ? id_1 - 1 : 1;
  wire id_6;
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wire id_7,
    output tri0 id_8,
    output wand id_9,
    input wire id_10,
    output tri id_11,
    input supply0 id_12,
    output wor id_13,
    input wand id_14,
    output supply1 id_15,
    output tri0 id_16,
    input uwire id_17
);
  wire id_19;
  module_0();
endmodule
