m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench
valu
Z1 !s110 1699990904
!i10b 1
!s100 5CiL33hh><OUlJ6S_O?4V0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZ`38m]jV:`]g_6UK5f47Y2
R0
w1698690557
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 115
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1699990904.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 <_^moo^=nHZ7jLk<QSDT_0
R2
I8b?`2@WOXKm:7CIZU5aa`2
R0
w1699568663
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 114
L0 6 23
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@a@mux
valuBMux
R1
!i10b 1
!s100 c_>OVFfa8_aL<]LMj:lE01
R2
InJ91LjNCSZlJK0zk]I_KJ3
R0
w1699632889
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 113
L0 6 31
R3
R4
r1
!s85 0
31
Z8 !s108 1699990903.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@b@mux
valuGroupDecoder
Z9 !s110 1699990903
!i10b 1
!s100 _=WD8YhcB1dS:k8b3V8TZ0
R2
InTNc7h]Ck[1NNm8e0Y1=52
R0
w1699903373
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 107
L0 34 105
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder
vbusController
R9
!i10b 1
!s100 1b9RoQ^O=CBjJOcUD0Cmz0
R2
IUQgGHz[Xlh66G?MKjQ1XB0
R0
w1699566130
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 110
L0 9 77
R3
R4
r1
!s85 0
31
R8
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller
vccRegisters
R9
!i10b 1
!s100 7Md47]aQ8KSnCD73z@oD13
R2
Iih<YKo4RblN:V20bVS[B;0
R0
w1699987907
8C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
!i122 112
L0 7 47
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s101 -O0
!i113 1
R6
R7
ncc@registers
vcore
R1
!i10b 1
!s100 Bo;Sfgz`mn3K:D:G1Z=7P0
R2
IS8@ZF4=zk0[RCI3jH4`3;3
R0
w1699987937
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 118
L0 6 432
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
R7
vfullALU
R1
!i10b 1
!s100 bYKaXQDZEcIifohGnei<^0
R2
IJKBbhZVW^1h?Um[WeV2cJ0
R0
w1699987963
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 116
L0 9 78
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
nfull@a@l@u
vgeneralGroupDecoder
Z10 !s110 1699990902
!i10b 1
!s100 EeiV?=1iMcW;UUP7lmCD@3
R2
IXU@>9mfF@kBT;FYNILA`n0
R0
w1698750257
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 104
L0 12 54
R3
R4
r1
!s85 0
31
Z11 !s108 1699990902.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
ngeneral@group@decoder
vinstructionPhaseDecoder
R1
!i10b 1
!s100 ]0<3GOeP?_j5b8IjW`>Dn1
R2
I:9k2iHUdb2NUkQEQBGGJl1
R0
w1698776406
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 117
L0 3 74
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
vinterruptStateMachine
R9
!i10b 1
!s100 CNoXG_QXjA:L=bF5J0j5`1
R2
I[zZ>@`8bmO@^]48;A`RLJ2
R0
w1699790739
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 108
L0 17 269
R3
R4
r1
!s85 0
31
R8
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@state@machine
vjumpGroupDecoder
R9
!i10b 1
!s100 i>dJd1Wi5JmajZb?L=BG:3
R2
IIT2PT_``gUNP?cNBlDA3S0
R0
w1699985254
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 105
L0 29 189
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
njump@group@decoder
vloadStoreGroupDecoder
R9
!i10b 1
!s100 YIMnGzYU?P]WmN15b;b5V0
R2
IMdIzAWC6nNeO=Mnl2M7:72
R0
w1699903401
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 106
L0 77 247
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nload@store@group@decoder
vopxMultiplexer
R10
!i10b 1
!s100 KE7S4zWfF3bbVnREC>lC72
R2
IXM938AM2QoF7coRDLj;n<0
R0
w1699987335
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 103
L0 7 177
R3
R4
r1
!s85 0
31
R11
!s107 C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
R7
nopx@multiplexer
vprocessorCoreInstructionTests
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R1
!i10b 1
!s100 1;bBEEH>Xm63BV>[Kafmd3
R2
I<n5Y]<CCO?N[^FY_Mb3OC1
S1
R0
w1699990899
8C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv
FC:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv
!i122 119
L0 5 203
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv|
!s101 -O0
!i113 1
o-work work -sv -O0
R7
nprocessor@core@instruction@tests
vprocessorCoreInterruptTests
Z12 !s110 1699990905
!i10b 1
!s100 Hm`zENeJJk>L6j6VHokQW0
R2
ICoEXNbdBXV7Pk>A2J0[hB3
R0
w1699906607
8C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v
FC:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v
!i122 120
L0 5 166
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v|
!s101 -O0
!i113 1
R6
R7
nprocessor@core@interrupt@tests
vprogramCounter
R9
!i10b 1
!s100 EjcomzNO6;hEA<az=aY`g2
R2
IUPn[?90kb0cPiz^a<0YV:2
R0
w1698955888
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 109
L0 16 103
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
R7
nprogram@counter
vregisterFile
R9
!i10b 1
!s100 2gaj?z<NMDa;H[ER8a_eG2
R2
IW17V]Km9OHzNRlfnfMkM^2
R0
w1699570737
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 111
L0 3 104
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
R7
nregister@file
vregisters
R12
!i10b 1
!s100 >A=?U_namgY:`RofcKS112
R2
IW3NfdO<RG[=GN=YGmAW2Z0
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 121
L0 8 166
R3
R4
r1
!s85 0
31
!s108 1699990905.000000
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R7
vregisterSequencer
R10
!i10b 1
!s100 TKlXRh6a@GP8Yl=35P@BD0
R2
Iz=Q4g6K6F5fDKPhVg>ED<1
R0
w1699903471
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 102
L0 33 149
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R6
R7
nregister@sequencer
