

================================================================
== Vitis HLS Report for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'
================================================================
* Date:           Wed Apr 19 17:48:53 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3997|     3997|  39.970 us|  39.970 us|  3997|  3997|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_win_for_rows_win_for_cols  |     3995|     3995|        81|          5|          5|   784|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 5, D = 81, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%wc = alloca i32 1"   --->   Operation 84 'alloca' 'wc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%wr = alloca i32 1"   --->   Operation 85 'alloca' 'wr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 86 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 87 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten25 = alloca i32 1"   --->   Operation 88 'alloca' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 89 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 90 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%biases_buf_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf" [conv.cc:28]   --->   Operation 92 'read' 'biases_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%w_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_16" [conv.cc:28]   --->   Operation 93 'read' 'w_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%w_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_15" [conv.cc:28]   --->   Operation 94 'read' 'w_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%w_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_14" [conv.cc:28]   --->   Operation 95 'read' 'w_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%w_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_13" [conv.cc:28]   --->   Operation 96 'read' 'w_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%w_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_12" [conv.cc:28]   --->   Operation 97 'read' 'w_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%w_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_11" [conv.cc:28]   --->   Operation 98 'read' 'w_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%w_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_10" [conv.cc:28]   --->   Operation 99 'read' 'w_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%w_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w_9" [conv.cc:28]   --->   Operation 100 'read' 'w_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %w" [conv.cc:28]   --->   Operation 101 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten59"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 103 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 104 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten25"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 105 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 106 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 107 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %wr"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 108 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %wc"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%wr_3 = load i2 %wr" [conv.cc:45]   --->   Operation 110 'load' 'wr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%r_3 = load i5 %r" [conv.cc:39]   --->   Operation 111 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i10 %indvar_flatten59" [conv.cc:39]   --->   Operation 112 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.70ns)   --->   "%icmp_ln39 = icmp_eq  i10 %indvar_flatten59_load, i10 784" [conv.cc:39]   --->   Operation 113 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (2.12ns)   --->   "%add_ln39_2 = add i10 %indvar_flatten59_load, i10 1" [conv.cc:39]   --->   Operation 114 'add' 'add_ln39_2' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split6, void %.exitStub" [conv.cc:39]   --->   Operation 115 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [conv.cc:45]   --->   Operation 116 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%indvar_flatten25_load = load i7 %indvar_flatten25" [conv.cc:42]   --->   Operation 117 'load' 'indvar_flatten25_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.86ns)   --->   "%add_ln39 = add i5 %r_3, i5 2" [conv.cc:39]   --->   Operation 118 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.46ns)   --->   "%icmp_ln42 = icmp_eq  i7 %indvar_flatten25_load, i7 56" [conv.cc:42]   --->   Operation 119 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.97ns)   --->   "%xor_ln39 = xor i1 %icmp_ln42, i1 1" [conv.cc:39]   --->   Operation 120 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.44ns)   --->   "%icmp_ln45 = icmp_eq  i4 %indvar_flatten_load, i4 4" [conv.cc:45]   --->   Operation 121 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln39)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln39_2 = and i1 %icmp_ln45, i1 %xor_ln39" [conv.cc:39]   --->   Operation 122 'and' 'and_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln42 = or i1 %and_ln39_2, i1 %icmp_ln42" [conv.cc:42]   --->   Operation 123 'or' 'or_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.99ns)   --->   "%select_ln42 = select i1 %or_ln42, i2 0, i2 %wr_3" [conv.cc:42]   --->   Operation 124 'select' 'select_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (1.77ns)   --->   "%add_ln45_2 = add i4 %indvar_flatten_load, i4 1" [conv.cc:45]   --->   Operation 125 'add' 'add_ln45_2' <Predicate = (!icmp_ln39)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.99ns)   --->   "%select_ln45_10 = select i1 %or_ln42, i4 1, i4 %add_ln45_2" [conv.cc:45]   --->   Operation 126 'select' 'select_ln45_10' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (2.03ns)   --->   "%add_ln42_2 = add i7 %indvar_flatten25_load, i7 1" [conv.cc:42]   --->   Operation 127 'add' 'add_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.99ns)   --->   "%select_ln42_10 = select i1 %icmp_ln42, i7 1, i7 %add_ln42_2" [conv.cc:42]   --->   Operation 128 'select' 'select_ln42_10' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (1.61ns)   --->   "%store_ln39 = store i10 %add_ln39_2, i10 %indvar_flatten59" [conv.cc:39]   --->   Operation 129 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.61>
ST_1 : Operation 130 [1/1] (1.61ns)   --->   "%store_ln42 = store i7 %select_ln42_10, i7 %indvar_flatten25" [conv.cc:42]   --->   Operation 130 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.61>
ST_1 : Operation 131 [1/1] (1.61ns)   --->   "%store_ln45 = store i4 %select_ln45_10, i4 %indvar_flatten" [conv.cc:45]   --->   Operation 131 'store' 'store_ln45' <Predicate = (!icmp_ln39)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i2 %wr_3" [conv.cc:45]   --->   Operation 132 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.86ns)   --->   "%empty = add i5 %r_3, i5 %zext_ln45" [conv.cc:39]   --->   Operation 133 'add' 'empty' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.86ns)   --->   "%add_ln65_4 = add i5 %empty, i5 1" [conv.cc:65]   --->   Operation 134 'add' 'add_ln65_4' <Predicate = (!icmp_ln42 & !and_ln39_2)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.86ns)   --->   "%add_ln65_5 = add i5 %empty, i5 2" [conv.cc:65]   --->   Operation 135 'add' 'add_ln65_5' <Predicate = (!icmp_ln42 & !and_ln39_2)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%wc_load = load i2 %wc" [conv.cc:45]   --->   Operation 136 'load' 'wc_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [conv.cc:39]   --->   Operation 137 'load' 'c_load' <Predicate = (!icmp_ln39 & !icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.21ns)   --->   "%select_ln39 = select i1 %icmp_ln42, i5 0, i5 %c_load" [conv.cc:39]   --->   Operation 138 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_6)   --->   "%select_ln39_6 = select i1 %icmp_ln42, i5 %add_ln39, i5 %empty" [conv.cc:39]   --->   Operation 139 'select' 'select_ln39_6' <Predicate = (!icmp_ln39 & !and_ln39_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.86ns)   --->   "%add_ln65_19 = add i5 %r_3, i5 3" [conv.cc:65]   --->   Operation 140 'add' 'add_ln65_19' <Predicate = (!icmp_ln39 & icmp_ln42 & !and_ln39_2)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_7)   --->   "%select_ln39_7 = select i1 %icmp_ln42, i5 %add_ln65_19, i5 %add_ln65_4" [conv.cc:39]   --->   Operation 141 'select' 'select_ln39_7' <Predicate = (!icmp_ln39 & !and_ln39_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.86ns)   --->   "%add_ln65_20 = add i5 %r_3, i5 4" [conv.cc:65]   --->   Operation 142 'add' 'add_ln65_20' <Predicate = (!icmp_ln39 & icmp_ln42 & !and_ln39_2)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_8)   --->   "%select_ln39_8 = select i1 %icmp_ln42, i5 %add_ln65_20, i5 %add_ln65_5" [conv.cc:39]   --->   Operation 143 'select' 'select_ln39_8' <Predicate = (!icmp_ln39 & !and_ln39_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.93ns)   --->   "%icmp_ln47 = icmp_eq  i2 %wc_load, i2 2" [conv.cc:47]   --->   Operation 144 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%and_ln39 = and i1 %icmp_ln47, i1 %xor_ln39" [conv.cc:39]   --->   Operation 145 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.21ns)   --->   "%select_ln39_9 = select i1 %icmp_ln42, i5 %add_ln39, i5 %r_3" [conv.cc:39]   --->   Operation 146 'select' 'select_ln39_9' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.86ns)   --->   "%add_ln42 = add i5 %select_ln39, i5 2" [conv.cc:42]   --->   Operation 147 'add' 'add_ln42' <Predicate = (!icmp_ln39 & and_ln39_2)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln42_6 = select i1 %and_ln39_2, i5 %select_ln39_9, i5 %select_ln39_6" [conv.cc:42]   --->   Operation 148 'select' 'select_ln42_6' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (1.86ns)   --->   "%add_ln65_21 = add i5 %select_ln39_9, i5 1" [conv.cc:65]   --->   Operation 149 'add' 'add_ln65_21' <Predicate = (!icmp_ln39 & and_ln39_2)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln42_7 = select i1 %and_ln39_2, i5 %add_ln65_21, i5 %select_ln39_7" [conv.cc:42]   --->   Operation 150 'select' 'select_ln42_7' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.86ns)   --->   "%add_ln65_22 = add i5 %select_ln39_9, i5 2" [conv.cc:65]   --->   Operation 151 'add' 'add_ln65_22' <Predicate = (!icmp_ln39 & and_ln39_2)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln42_8 = select i1 %and_ln39_2, i5 %add_ln65_22, i5 %select_ln39_8" [conv.cc:42]   --->   Operation 152 'select' 'select_ln42_8' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%xor_ln42 = xor i1 %icmp_ln45, i1 1" [conv.cc:42]   --->   Operation 153 'xor' 'xor_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%or_ln42_2 = or i1 %icmp_ln42, i1 %xor_ln42" [conv.cc:42]   --->   Operation 154 'or' 'or_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln42 = and i1 %and_ln39, i1 %or_ln42_2" [conv.cc:42]   --->   Operation 155 'and' 'and_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (1.21ns)   --->   "%select_ln42_9 = select i1 %and_ln39_2, i5 %add_ln42, i5 %select_ln39" [conv.cc:42]   --->   Operation 156 'select' 'select_ln42_9' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (1.58ns)   --->   "%add_ln45 = add i2 %select_ln42, i2 1" [conv.cc:45]   --->   Operation 157 'add' 'add_ln45' <Predicate = (!icmp_ln39)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %and_ln42, i1 %and_ln39_2" [conv.cc:45]   --->   Operation 158 'or' 'or_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_3 = or i1 %or_ln45, i1 %icmp_ln42" [conv.cc:45]   --->   Operation 159 'or' 'or_ln45_3' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45_3, i2 0, i2 %wc_load" [conv.cc:45]   --->   Operation 160 'select' 'select_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i2 %add_ln45" [conv.cc:45]   --->   Operation 161 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.86ns)   --->   "%p_mid1 = add i5 %select_ln39_9, i5 %zext_ln45_2" [conv.cc:39]   --->   Operation 162 'add' 'p_mid1' <Predicate = (!icmp_ln39)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln45_6 = select i1 %and_ln42, i5 %p_mid1, i5 %select_ln42_6" [conv.cc:45]   --->   Operation 163 'select' 'select_ln45_6' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln45_6, i5 0" [conv.cc:65]   --->   Operation 164 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln45_6, i1 0" [conv.cc:65]   --->   Operation 165 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %tmp_77" [conv.cc:65]   --->   Operation 166 'zext' 'zext_ln65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.12ns)   --->   "%sub_ln65 = sub i10 %tmp_76, i10 %zext_ln65" [conv.cc:65]   --->   Operation 167 'sub' 'sub_ln65' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (1.86ns)   --->   "%add_ln65_23 = add i5 %p_mid1, i5 1" [conv.cc:65]   --->   Operation 168 'add' 'add_ln65_23' <Predicate = (!icmp_ln39)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln45_7 = select i1 %and_ln42, i5 %add_ln65_23, i5 %select_ln42_7" [conv.cc:45]   --->   Operation 169 'select' 'select_ln45_7' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (1.86ns)   --->   "%add_ln65_24 = add i5 %p_mid1, i5 2" [conv.cc:65]   --->   Operation 170 'add' 'add_ln65_24' <Predicate = (!icmp_ln39)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln45_8 = select i1 %and_ln42, i5 %add_ln65_24, i5 %select_ln42_8" [conv.cc:45]   --->   Operation 171 'select' 'select_ln45_8' <Predicate = (!icmp_ln39)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.99ns)   --->   "%select_ln45_9 = select i1 %and_ln42, i2 %add_ln45, i2 %select_ln42" [conv.cc:45]   --->   Operation 172 'select' 'select_ln45_9' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln45" [conv.cc:47]   --->   Operation 173 'zext' 'zext_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.86ns)   --->   "%empty_99 = add i5 %select_ln42_9, i5 %zext_ln47" [conv.cc:42]   --->   Operation 174 'add' 'empty_99' <Predicate = (!icmp_ln39)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (1.58ns)   --->   "%add_ln47 = add i2 %select_ln45, i2 1" [conv.cc:47]   --->   Operation 175 'add' 'add_ln47' <Predicate = (!icmp_ln39)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (1.61ns)   --->   "%store_ln39 = store i5 %select_ln39_9, i5 %r" [conv.cc:39]   --->   Operation 176 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.61>
ST_2 : Operation 177 [1/1] (1.61ns)   --->   "%store_ln42 = store i5 %select_ln42_9, i5 %c" [conv.cc:42]   --->   Operation 177 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.61>
ST_2 : Operation 178 [1/1] (1.61ns)   --->   "%store_ln45 = store i2 %select_ln45_9, i2 %wr" [conv.cc:45]   --->   Operation 178 'store' 'store_ln45' <Predicate = (!icmp_ln39)> <Delay = 1.61>
ST_2 : Operation 179 [1/1] (1.61ns)   --->   "%store_ln47 = store i2 %add_ln47, i2 %wc" [conv.cc:47]   --->   Operation 179 'store' 'store_ln47' <Predicate = (!icmp_ln39)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln45_7, i5 0" [conv.cc:65]   --->   Operation 180 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln45_7, i1 0" [conv.cc:65]   --->   Operation 181 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln65_29 = zext i6 %tmp_79" [conv.cc:65]   --->   Operation 182 'zext' 'zext_ln65_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (2.12ns)   --->   "%sub_ln65_3 = sub i10 %tmp_78, i10 %zext_ln65_29" [conv.cc:65]   --->   Operation 183 'sub' 'sub_ln65_3' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln65_31 = zext i5 %empty_99" [conv.cc:65]   --->   Operation 184 'zext' 'zext_ln65_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (2.12ns)   --->   "%add_ln65_25 = add i10 %sub_ln65, i10 %zext_ln65_31" [conv.cc:65]   --->   Operation 185 'add' 'add_ln65_25' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln65_32 = zext i10 %add_ln65_25" [conv.cc:65]   --->   Operation 186 'zext' 'zext_ln65_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_32" [conv.cc:65]   --->   Operation 187 'getelementptr' 'pad_img_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (3.25ns)   --->   "%pixel = load i10 %pad_img_addr" [conv.cc:65]   --->   Operation 188 'load' 'pixel' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 189 [1/1] (1.86ns)   --->   "%add_ln65 = add i5 %empty_99, i5 1" [conv.cc:65]   --->   Operation 189 'add' 'add_ln65' <Predicate = (!icmp_ln39)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln65_35 = zext i5 %add_ln65" [conv.cc:65]   --->   Operation 190 'zext' 'zext_ln65_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (2.12ns)   --->   "%add_ln65_28 = add i10 %sub_ln65, i10 %zext_ln65_35" [conv.cc:65]   --->   Operation 191 'add' 'add_ln65_28' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln65_36 = zext i10 %add_ln65_28" [conv.cc:65]   --->   Operation 192 'zext' 'zext_ln65_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%pad_img_addr_9 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_36" [conv.cc:65]   --->   Operation 193 'getelementptr' 'pad_img_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (3.25ns)   --->   "%pixel_17 = load i10 %pad_img_addr_9" [conv.cc:65]   --->   Operation 194 'load' 'pixel_17' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 7.24>
ST_4 : Operation 195 [1/1] (2.12ns)   --->   "%add_ln65_26 = add i10 %sub_ln65_3, i10 %zext_ln65_31" [conv.cc:65]   --->   Operation 195 'add' 'add_ln65_26' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln65_33 = zext i10 %add_ln65_26" [conv.cc:65]   --->   Operation 196 'zext' 'zext_ln65_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%pad_img_addr_11 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_33" [conv.cc:65]   --->   Operation 197 'getelementptr' 'pad_img_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 198 [1/2] (3.25ns)   --->   "%pixel = load i10 %pad_img_addr" [conv.cc:65]   --->   Operation 198 'load' 'pixel' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 199 [1/2] (3.25ns)   --->   "%pixel_17 = load i10 %pad_img_addr_9" [conv.cc:65]   --->   Operation 199 'load' 'pixel_17' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 200 [1/1] (1.86ns)   --->   "%add_ln65_2 = add i5 %empty_99, i5 2" [conv.cc:65]   --->   Operation 200 'add' 'add_ln65_2' <Predicate = (!icmp_ln39)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln65_39 = zext i5 %add_ln65_2" [conv.cc:65]   --->   Operation 201 'zext' 'zext_ln65_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (2.12ns)   --->   "%add_ln65_31 = add i10 %sub_ln65, i10 %zext_ln65_39" [conv.cc:65]   --->   Operation 202 'add' 'add_ln65_31' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln65_40 = zext i10 %add_ln65_31" [conv.cc:65]   --->   Operation 203 'zext' 'zext_ln65_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%pad_img_addr_10 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_40" [conv.cc:65]   --->   Operation 204 'getelementptr' 'pad_img_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 205 [2/2] (3.25ns)   --->   "%pixel_18 = load i10 %pad_img_addr_10" [conv.cc:65]   --->   Operation 205 'load' 'pixel_18' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 206 [2/2] (3.25ns)   --->   "%pixel_19 = load i10 %pad_img_addr_11" [conv.cc:65]   --->   Operation 206 'load' 'pixel_19' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln45_8, i5 0" [conv.cc:65]   --->   Operation 207 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln45_8, i1 0" [conv.cc:65]   --->   Operation 208 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln65_30 = zext i6 %tmp_81" [conv.cc:65]   --->   Operation 209 'zext' 'zext_ln65_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (2.12ns)   --->   "%sub_ln65_4 = sub i10 %tmp_80, i10 %zext_ln65_30" [conv.cc:65]   --->   Operation 210 'sub' 'sub_ln65_4' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (2.12ns)   --->   "%add_ln65_27 = add i10 %sub_ln65_4, i10 %zext_ln65_31" [conv.cc:65]   --->   Operation 211 'add' 'add_ln65_27' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [4/4] (5.78ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [conv.cc:67]   --->   Operation 212 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (2.12ns)   --->   "%add_ln65_29 = add i10 %sub_ln65_3, i10 %zext_ln65_35" [conv.cc:65]   --->   Operation 213 'add' 'add_ln65_29' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln65_37 = zext i10 %add_ln65_29" [conv.cc:65]   --->   Operation 214 'zext' 'zext_ln65_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%pad_img_addr_12 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_37" [conv.cc:65]   --->   Operation 215 'getelementptr' 'pad_img_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (2.12ns)   --->   "%add_ln65_30 = add i10 %sub_ln65_4, i10 %zext_ln65_35" [conv.cc:65]   --->   Operation 216 'add' 'add_ln65_30' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [4/4] (5.78ns)   --->   "%mul_s = fmul i32 %w_9_read, i32 %pixel_17" [conv.cc:67]   --->   Operation 217 'fmul' 'mul_s' <Predicate = (!icmp_ln39)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (2.12ns)   --->   "%add_ln65_32 = add i10 %sub_ln65_3, i10 %zext_ln65_39" [conv.cc:65]   --->   Operation 218 'add' 'add_ln65_32' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln65_41 = zext i10 %add_ln65_32" [conv.cc:65]   --->   Operation 219 'zext' 'zext_ln65_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%pad_img_addr_13 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_41" [conv.cc:65]   --->   Operation 220 'getelementptr' 'pad_img_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (2.12ns)   --->   "%add_ln65_33 = add i10 %sub_ln65_4, i10 %zext_ln65_39" [conv.cc:65]   --->   Operation 221 'add' 'add_ln65_33' <Predicate = (!icmp_ln39)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/2] (3.25ns)   --->   "%pixel_18 = load i10 %pad_img_addr_10" [conv.cc:65]   --->   Operation 222 'load' 'pixel_18' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 223 [1/2] (3.25ns)   --->   "%pixel_19 = load i10 %pad_img_addr_11" [conv.cc:65]   --->   Operation 223 'load' 'pixel_19' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 224 [2/2] (3.25ns)   --->   "%pixel_20 = load i10 %pad_img_addr_12" [conv.cc:65]   --->   Operation 224 'load' 'pixel_20' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 225 [2/2] (3.25ns)   --->   "%pixel_21 = load i10 %pad_img_addr_13" [conv.cc:65]   --->   Operation 225 'load' 'pixel_21' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln65_34 = zext i10 %add_ln65_27" [conv.cc:65]   --->   Operation 226 'zext' 'zext_ln65_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%pad_img_addr_14 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_34" [conv.cc:65]   --->   Operation 227 'getelementptr' 'pad_img_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [3/4] (5.78ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [conv.cc:67]   --->   Operation 228 'fmul' 'mul' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln65_38 = zext i10 %add_ln65_30" [conv.cc:65]   --->   Operation 229 'zext' 'zext_ln65_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%pad_img_addr_15 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_38" [conv.cc:65]   --->   Operation 230 'getelementptr' 'pad_img_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [3/4] (5.78ns)   --->   "%mul_s = fmul i32 %w_9_read, i32 %pixel_17" [conv.cc:67]   --->   Operation 231 'fmul' 'mul_s' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [4/4] (5.78ns)   --->   "%mul_4 = fmul i32 %w_10_read, i32 %pixel_18" [conv.cc:67]   --->   Operation 232 'fmul' 'mul_4' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [4/4] (5.78ns)   --->   "%mul_1 = fmul i32 %w_11_read, i32 %pixel_19" [conv.cc:67]   --->   Operation 233 'fmul' 'mul_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/2] (3.25ns)   --->   "%pixel_20 = load i10 %pad_img_addr_12" [conv.cc:65]   --->   Operation 234 'load' 'pixel_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 235 [1/2] (3.25ns)   --->   "%pixel_21 = load i10 %pad_img_addr_13" [conv.cc:65]   --->   Operation 235 'load' 'pixel_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 236 [2/2] (3.25ns)   --->   "%pixel_22 = load i10 %pad_img_addr_14" [conv.cc:65]   --->   Operation 236 'load' 'pixel_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 237 [2/2] (3.25ns)   --->   "%pixel_23 = load i10 %pad_img_addr_15" [conv.cc:65]   --->   Operation 237 'load' 'pixel_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 238 [2/4] (5.78ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [conv.cc:67]   --->   Operation 238 'fmul' 'mul' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/4] (5.78ns)   --->   "%mul_s = fmul i32 %w_9_read, i32 %pixel_17" [conv.cc:67]   --->   Operation 239 'fmul' 'mul_s' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln65_42 = zext i10 %add_ln65_33" [conv.cc:65]   --->   Operation 240 'zext' 'zext_ln65_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%pad_img_addr_16 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln65_42" [conv.cc:65]   --->   Operation 241 'getelementptr' 'pad_img_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [3/4] (5.78ns)   --->   "%mul_4 = fmul i32 %w_10_read, i32 %pixel_18" [conv.cc:67]   --->   Operation 242 'fmul' 'mul_4' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [3/4] (5.78ns)   --->   "%mul_1 = fmul i32 %w_11_read, i32 %pixel_19" [conv.cc:67]   --->   Operation 243 'fmul' 'mul_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [4/4] (5.78ns)   --->   "%mul_1_1 = fmul i32 %w_12_read, i32 %pixel_20" [conv.cc:67]   --->   Operation 244 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [4/4] (5.78ns)   --->   "%mul_1_2 = fmul i32 %w_13_read, i32 %pixel_21" [conv.cc:67]   --->   Operation 245 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/2] (3.25ns)   --->   "%pixel_22 = load i10 %pad_img_addr_14" [conv.cc:65]   --->   Operation 246 'load' 'pixel_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 247 [1/2] (3.25ns)   --->   "%pixel_23 = load i10 %pad_img_addr_15" [conv.cc:65]   --->   Operation 247 'load' 'pixel_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 248 [2/2] (3.25ns)   --->   "%pixel_24 = load i10 %pad_img_addr_16" [conv.cc:65]   --->   Operation 248 'load' 'pixel_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 249 [1/4] (5.78ns)   --->   "%mul = fmul i32 %w_read, i32 %pixel" [conv.cc:67]   --->   Operation 249 'fmul' 'mul' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/4] (5.78ns)   --->   "%mul_s = fmul i32 %w_9_read, i32 %pixel_17" [conv.cc:67]   --->   Operation 250 'fmul' 'mul_s' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [2/4] (5.78ns)   --->   "%mul_4 = fmul i32 %w_10_read, i32 %pixel_18" [conv.cc:67]   --->   Operation 251 'fmul' 'mul_4' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [2/4] (5.78ns)   --->   "%mul_1 = fmul i32 %w_11_read, i32 %pixel_19" [conv.cc:67]   --->   Operation 252 'fmul' 'mul_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [3/4] (5.78ns)   --->   "%mul_1_1 = fmul i32 %w_12_read, i32 %pixel_20" [conv.cc:67]   --->   Operation 253 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [3/4] (5.78ns)   --->   "%mul_1_2 = fmul i32 %w_13_read, i32 %pixel_21" [conv.cc:67]   --->   Operation 254 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [4/4] (5.78ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_22" [conv.cc:67]   --->   Operation 255 'fmul' 'mul_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [4/4] (5.78ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_23" [conv.cc:67]   --->   Operation 256 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/2] (3.25ns)   --->   "%pixel_24 = load i10 %pad_img_addr_16" [conv.cc:65]   --->   Operation 257 'load' 'pixel_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 258 [7/7] (5.92ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [conv.cc:67]   --->   Operation 258 'fadd' 'w_sum' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/4] (5.78ns)   --->   "%mul_4 = fmul i32 %w_10_read, i32 %pixel_18" [conv.cc:67]   --->   Operation 259 'fmul' 'mul_4' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/4] (5.78ns)   --->   "%mul_1 = fmul i32 %w_11_read, i32 %pixel_19" [conv.cc:67]   --->   Operation 260 'fmul' 'mul_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [2/4] (5.78ns)   --->   "%mul_1_1 = fmul i32 %w_12_read, i32 %pixel_20" [conv.cc:67]   --->   Operation 261 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [2/4] (5.78ns)   --->   "%mul_1_2 = fmul i32 %w_13_read, i32 %pixel_21" [conv.cc:67]   --->   Operation 262 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [3/4] (5.78ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_22" [conv.cc:67]   --->   Operation 263 'fmul' 'mul_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [3/4] (5.78ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_23" [conv.cc:67]   --->   Operation 264 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [4/4] (5.78ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_24" [conv.cc:67]   --->   Operation 265 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 266 [6/7] (5.92ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [conv.cc:67]   --->   Operation 266 'fadd' 'w_sum' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/4] (5.78ns)   --->   "%mul_1_1 = fmul i32 %w_12_read, i32 %pixel_20" [conv.cc:67]   --->   Operation 267 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/4] (5.78ns)   --->   "%mul_1_2 = fmul i32 %w_13_read, i32 %pixel_21" [conv.cc:67]   --->   Operation 268 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [2/4] (5.78ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_22" [conv.cc:67]   --->   Operation 269 'fmul' 'mul_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [2/4] (5.78ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_23" [conv.cc:67]   --->   Operation 270 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [3/4] (5.78ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_24" [conv.cc:67]   --->   Operation 271 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 272 [5/7] (5.92ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [conv.cc:67]   --->   Operation 272 'fadd' 'w_sum' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/4] (5.78ns)   --->   "%mul_2 = fmul i32 %w_14_read, i32 %pixel_22" [conv.cc:67]   --->   Operation 273 'fmul' 'mul_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/4] (5.78ns)   --->   "%mul_2_1 = fmul i32 %w_15_read, i32 %pixel_23" [conv.cc:67]   --->   Operation 274 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [2/4] (5.78ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_24" [conv.cc:67]   --->   Operation 275 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 276 [4/7] (5.92ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [conv.cc:67]   --->   Operation 276 'fadd' 'w_sum' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/4] (5.78ns)   --->   "%mul_2_2 = fmul i32 %w_16_read, i32 %pixel_24" [conv.cc:67]   --->   Operation 277 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 278 [3/7] (5.92ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [conv.cc:67]   --->   Operation 278 'fadd' 'w_sum' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 279 [2/7] (5.92ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [conv.cc:67]   --->   Operation 279 'fadd' 'w_sum' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 280 [1/7] (5.92ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [conv.cc:67]   --->   Operation 280 'fadd' 'w_sum' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 281 [7/7] (5.92ns)   --->   "%w_sum_9 = fadd i32 %w_sum, i32 %mul_s" [conv.cc:67]   --->   Operation 281 'fadd' 'w_sum_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 282 [6/7] (5.92ns)   --->   "%w_sum_9 = fadd i32 %w_sum, i32 %mul_s" [conv.cc:67]   --->   Operation 282 'fadd' 'w_sum_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 283 [5/7] (5.92ns)   --->   "%w_sum_9 = fadd i32 %w_sum, i32 %mul_s" [conv.cc:67]   --->   Operation 283 'fadd' 'w_sum_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.92>
ST_19 : Operation 284 [4/7] (5.92ns)   --->   "%w_sum_9 = fadd i32 %w_sum, i32 %mul_s" [conv.cc:67]   --->   Operation 284 'fadd' 'w_sum_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 285 [3/7] (5.92ns)   --->   "%w_sum_9 = fadd i32 %w_sum, i32 %mul_s" [conv.cc:67]   --->   Operation 285 'fadd' 'w_sum_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 286 [2/7] (5.92ns)   --->   "%w_sum_9 = fadd i32 %w_sum, i32 %mul_s" [conv.cc:67]   --->   Operation 286 'fadd' 'w_sum_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 287 [1/7] (5.92ns)   --->   "%w_sum_9 = fadd i32 %w_sum, i32 %mul_s" [conv.cc:67]   --->   Operation 287 'fadd' 'w_sum_9' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.92>
ST_23 : Operation 288 [7/7] (5.92ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_4" [conv.cc:67]   --->   Operation 288 'fadd' 'w_sum_10' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.92>
ST_24 : Operation 289 [6/7] (5.92ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_4" [conv.cc:67]   --->   Operation 289 'fadd' 'w_sum_10' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.92>
ST_25 : Operation 290 [5/7] (5.92ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_4" [conv.cc:67]   --->   Operation 290 'fadd' 'w_sum_10' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.92>
ST_26 : Operation 291 [4/7] (5.92ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_4" [conv.cc:67]   --->   Operation 291 'fadd' 'w_sum_10' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.92>
ST_27 : Operation 292 [3/7] (5.92ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_4" [conv.cc:67]   --->   Operation 292 'fadd' 'w_sum_10' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.92>
ST_28 : Operation 293 [2/7] (5.92ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_4" [conv.cc:67]   --->   Operation 293 'fadd' 'w_sum_10' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.92>
ST_29 : Operation 294 [1/7] (5.92ns)   --->   "%w_sum_10 = fadd i32 %w_sum_9, i32 %mul_4" [conv.cc:67]   --->   Operation 294 'fadd' 'w_sum_10' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.92>
ST_30 : Operation 295 [7/7] (5.92ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1" [conv.cc:67]   --->   Operation 295 'fadd' 'w_sum_11' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.92>
ST_31 : Operation 296 [6/7] (5.92ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1" [conv.cc:67]   --->   Operation 296 'fadd' 'w_sum_11' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.92>
ST_32 : Operation 297 [5/7] (5.92ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1" [conv.cc:67]   --->   Operation 297 'fadd' 'w_sum_11' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.92>
ST_33 : Operation 298 [4/7] (5.92ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1" [conv.cc:67]   --->   Operation 298 'fadd' 'w_sum_11' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.92>
ST_34 : Operation 299 [3/7] (5.92ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1" [conv.cc:67]   --->   Operation 299 'fadd' 'w_sum_11' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.92>
ST_35 : Operation 300 [2/7] (5.92ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1" [conv.cc:67]   --->   Operation 300 'fadd' 'w_sum_11' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.92>
ST_36 : Operation 301 [1/7] (5.92ns)   --->   "%w_sum_11 = fadd i32 %w_sum_10, i32 %mul_1" [conv.cc:67]   --->   Operation 301 'fadd' 'w_sum_11' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.92>
ST_37 : Operation 302 [7/7] (5.92ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_1" [conv.cc:67]   --->   Operation 302 'fadd' 'w_sum_12' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.92>
ST_38 : Operation 303 [6/7] (5.92ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_1" [conv.cc:67]   --->   Operation 303 'fadd' 'w_sum_12' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.92>
ST_39 : Operation 304 [5/7] (5.92ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_1" [conv.cc:67]   --->   Operation 304 'fadd' 'w_sum_12' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.92>
ST_40 : Operation 305 [4/7] (5.92ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_1" [conv.cc:67]   --->   Operation 305 'fadd' 'w_sum_12' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.92>
ST_41 : Operation 306 [3/7] (5.92ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_1" [conv.cc:67]   --->   Operation 306 'fadd' 'w_sum_12' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.92>
ST_42 : Operation 307 [2/7] (5.92ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_1" [conv.cc:67]   --->   Operation 307 'fadd' 'w_sum_12' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.92>
ST_43 : Operation 308 [1/7] (5.92ns)   --->   "%w_sum_12 = fadd i32 %w_sum_11, i32 %mul_1_1" [conv.cc:67]   --->   Operation 308 'fadd' 'w_sum_12' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.92>
ST_44 : Operation 309 [7/7] (5.92ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_2" [conv.cc:67]   --->   Operation 309 'fadd' 'w_sum_13' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.92>
ST_45 : Operation 310 [6/7] (5.92ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_2" [conv.cc:67]   --->   Operation 310 'fadd' 'w_sum_13' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.92>
ST_46 : Operation 311 [5/7] (5.92ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_2" [conv.cc:67]   --->   Operation 311 'fadd' 'w_sum_13' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.92>
ST_47 : Operation 312 [4/7] (5.92ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_2" [conv.cc:67]   --->   Operation 312 'fadd' 'w_sum_13' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.92>
ST_48 : Operation 313 [3/7] (5.92ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_2" [conv.cc:67]   --->   Operation 313 'fadd' 'w_sum_13' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.92>
ST_49 : Operation 314 [2/7] (5.92ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_2" [conv.cc:67]   --->   Operation 314 'fadd' 'w_sum_13' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.92>
ST_50 : Operation 315 [1/7] (5.92ns)   --->   "%w_sum_13 = fadd i32 %w_sum_12, i32 %mul_1_2" [conv.cc:67]   --->   Operation 315 'fadd' 'w_sum_13' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.92>
ST_51 : Operation 316 [7/7] (5.92ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [conv.cc:67]   --->   Operation 316 'fadd' 'w_sum_14' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.92>
ST_52 : Operation 317 [6/7] (5.92ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [conv.cc:67]   --->   Operation 317 'fadd' 'w_sum_14' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.92>
ST_53 : Operation 318 [5/7] (5.92ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [conv.cc:67]   --->   Operation 318 'fadd' 'w_sum_14' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.92>
ST_54 : Operation 319 [4/7] (5.92ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [conv.cc:67]   --->   Operation 319 'fadd' 'w_sum_14' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.92>
ST_55 : Operation 320 [3/7] (5.92ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [conv.cc:67]   --->   Operation 320 'fadd' 'w_sum_14' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.92>
ST_56 : Operation 321 [2/7] (5.92ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [conv.cc:67]   --->   Operation 321 'fadd' 'w_sum_14' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.92>
ST_57 : Operation 322 [1/7] (5.92ns)   --->   "%w_sum_14 = fadd i32 %w_sum_13, i32 %mul_2" [conv.cc:67]   --->   Operation 322 'fadd' 'w_sum_14' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.92>
ST_58 : Operation 323 [7/7] (5.92ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [conv.cc:67]   --->   Operation 323 'fadd' 'w_sum_15' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.92>
ST_59 : Operation 324 [6/7] (5.92ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [conv.cc:67]   --->   Operation 324 'fadd' 'w_sum_15' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.92>
ST_60 : Operation 325 [5/7] (5.92ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [conv.cc:67]   --->   Operation 325 'fadd' 'w_sum_15' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.92>
ST_61 : Operation 326 [4/7] (5.92ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [conv.cc:67]   --->   Operation 326 'fadd' 'w_sum_15' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.92>
ST_62 : Operation 327 [3/7] (5.92ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [conv.cc:67]   --->   Operation 327 'fadd' 'w_sum_15' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.92>
ST_63 : Operation 328 [2/7] (5.92ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [conv.cc:67]   --->   Operation 328 'fadd' 'w_sum_15' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.92>
ST_64 : Operation 329 [1/7] (5.92ns)   --->   "%w_sum_15 = fadd i32 %w_sum_14, i32 %mul_2_1" [conv.cc:67]   --->   Operation 329 'fadd' 'w_sum_15' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.92>
ST_65 : Operation 330 [7/7] (5.92ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [conv.cc:67]   --->   Operation 330 'fadd' 'w_sum_16' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.92>
ST_66 : Operation 331 [6/7] (5.92ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [conv.cc:67]   --->   Operation 331 'fadd' 'w_sum_16' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.92>
ST_67 : Operation 332 [5/7] (5.92ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [conv.cc:67]   --->   Operation 332 'fadd' 'w_sum_16' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.92>
ST_68 : Operation 333 [4/7] (5.92ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [conv.cc:67]   --->   Operation 333 'fadd' 'w_sum_16' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.92>
ST_69 : Operation 334 [3/7] (5.92ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [conv.cc:67]   --->   Operation 334 'fadd' 'w_sum_16' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.92>
ST_70 : Operation 335 [2/7] (5.92ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [conv.cc:67]   --->   Operation 335 'fadd' 'w_sum_16' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.92>
ST_71 : Operation 336 [1/7] (5.92ns)   --->   "%w_sum_16 = fadd i32 %w_sum_15, i32 %mul_2_2" [conv.cc:67]   --->   Operation 336 'fadd' 'w_sum_16' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.92>
ST_72 : Operation 337 [7/7] (5.92ns)   --->   "%x_assign = fadd i32 %w_sum_16, i32 %biases_buf_read" [conv.cc:77]   --->   Operation 337 'fadd' 'x_assign' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.92>
ST_73 : Operation 338 [6/7] (5.92ns)   --->   "%x_assign = fadd i32 %w_sum_16, i32 %biases_buf_read" [conv.cc:77]   --->   Operation 338 'fadd' 'x_assign' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.92>
ST_74 : Operation 339 [5/7] (5.92ns)   --->   "%x_assign = fadd i32 %w_sum_16, i32 %biases_buf_read" [conv.cc:77]   --->   Operation 339 'fadd' 'x_assign' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.92>
ST_75 : Operation 340 [4/7] (5.92ns)   --->   "%x_assign = fadd i32 %w_sum_16, i32 %biases_buf_read" [conv.cc:77]   --->   Operation 340 'fadd' 'x_assign' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.92>
ST_76 : Operation 341 [3/7] (5.92ns)   --->   "%x_assign = fadd i32 %w_sum_16, i32 %biases_buf_read" [conv.cc:77]   --->   Operation 341 'fadd' 'x_assign' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 362 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 362 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 5.92>
ST_77 : Operation 342 [2/7] (5.92ns)   --->   "%x_assign = fadd i32 %w_sum_16, i32 %biases_buf_read" [conv.cc:77]   --->   Operation 342 'fadd' 'x_assign' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.92>
ST_78 : Operation 343 [1/7] (5.92ns)   --->   "%x_assign = fadd i32 %w_sum_16, i32 %biases_buf_read" [conv.cc:77]   --->   Operation 343 'fadd' 'x_assign' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.09>
ST_79 : Operation 344 [2/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %x_assign, i32 0" [conv.cc:7]   --->   Operation 344 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.07>
ST_80 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %x_assign" [conv.cc:7]   --->   Operation 345 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 346 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [conv.cc:7]   --->   Operation 346 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [conv.cc:7]   --->   Operation 347 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 348 [1/1] (1.47ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp, i8 255" [conv.cc:7]   --->   Operation 348 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 349 [1/1] (2.40ns)   --->   "%icmp_ln7_2 = icmp_eq  i23 %trunc_ln7, i23 0" [conv.cc:7]   --->   Operation 349 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln173)   --->   "%or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7" [conv.cc:7]   --->   Operation 350 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 351 [1/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %x_assign, i32 0" [conv.cc:7]   --->   Operation 351 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln173)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_s" [conv.cc:7]   --->   Operation 352 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 353 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln173 = select i1 %and_ln7, i32 %bitcast_ln7, i32 0" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 353 'select' 'select_ln173' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.65>
ST_81 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_win_for_rows_win_for_cols_str"   --->   Operation 354 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 355 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 355 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 356 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_cols_win_for_rows_win_for_cols_str"   --->   Operation 356 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @win_for_rows_win_for_cols_str"   --->   Operation 357 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 358 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_6" [conv.cc:36]   --->   Operation 358 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv.cc:36]   --->   Operation 359 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 360 [1/1] (3.65ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_6, i32 %select_ln173" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 360 'write' 'write_ln173' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_81 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 361 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten25') [17]  (0 ns)
	'load' operation ('indvar_flatten25_load', conv.cc:42) on local variable 'indvar_flatten25' [54]  (0 ns)
	'icmp' operation ('icmp_ln42', conv.cc:42) [58]  (1.47 ns)
	'xor' operation ('xor_ln39', conv.cc:39) [65]  (0.978 ns)
	'and' operation ('and_ln39_2', conv.cc:39) [69]  (0.978 ns)
	'or' operation ('or_ln42', conv.cc:42) [73]  (0.978 ns)
	'select' operation ('select_ln45_10', conv.cc:45) [185]  (0.99 ns)
	'store' operation ('store_ln45', conv.cc:45) of variable 'select_ln45_10', conv.cc:45 on local variable 'indvar_flatten' [192]  (1.61 ns)

 <State 2>: 6.79ns
The critical path consists of the following:
	'add' operation ('add_ln45', conv.cc:45) [84]  (1.58 ns)
	'add' operation ('p_mid1', conv.cc:39) [90]  (1.86 ns)
	'select' operation ('select_ln45_6', conv.cc:45) [91]  (1.22 ns)
	'sub' operation ('sub_ln65', conv.cc:65) [95]  (2.12 ns)

 <State 3>: 7.24ns
The critical path consists of the following:
	'add' operation ('add_ln65', conv.cc:65) [126]  (1.86 ns)
	'add' operation ('add_ln65_28', conv.cc:65) [128]  (2.12 ns)
	'getelementptr' operation ('pad_img_addr_9', conv.cc:65) [130]  (0 ns)
	'load' operation ('pixel', conv.cc:65) on array 'pad_img' [137]  (3.26 ns)

 <State 4>: 7.24ns
The critical path consists of the following:
	'add' operation ('add_ln65_2', conv.cc:65) [140]  (1.86 ns)
	'add' operation ('add_ln65_31', conv.cc:65) [142]  (2.12 ns)
	'getelementptr' operation ('pad_img_addr_10', conv.cc:65) [144]  (0 ns)
	'load' operation ('pixel', conv.cc:65) on array 'pad_img' [151]  (3.26 ns)

 <State 5>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', conv.cc:67) [124]  (5.78 ns)

 <State 6>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', conv.cc:67) [124]  (5.78 ns)

 <State 7>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', conv.cc:67) [124]  (5.78 ns)

 <State 8>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', conv.cc:67) [124]  (5.78 ns)

 <State 9>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [125]  (5.93 ns)

 <State 10>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [125]  (5.93 ns)

 <State 11>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [125]  (5.93 ns)

 <State 12>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [125]  (5.93 ns)

 <State 13>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [125]  (5.93 ns)

 <State 14>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [125]  (5.93 ns)

 <State 15>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [125]  (5.93 ns)

 <State 16>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [139]  (5.93 ns)

 <State 17>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [139]  (5.93 ns)

 <State 18>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [139]  (5.93 ns)

 <State 19>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [139]  (5.93 ns)

 <State 20>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [139]  (5.93 ns)

 <State 21>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [139]  (5.93 ns)

 <State 22>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [139]  (5.93 ns)

 <State 23>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [153]  (5.93 ns)

 <State 24>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [153]  (5.93 ns)

 <State 25>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [153]  (5.93 ns)

 <State 26>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [153]  (5.93 ns)

 <State 27>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [153]  (5.93 ns)

 <State 28>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [153]  (5.93 ns)

 <State 29>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [153]  (5.93 ns)

 <State 30>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [156]  (5.93 ns)

 <State 31>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [156]  (5.93 ns)

 <State 32>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [156]  (5.93 ns)

 <State 33>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [156]  (5.93 ns)

 <State 34>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [156]  (5.93 ns)

 <State 35>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [156]  (5.93 ns)

 <State 36>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [156]  (5.93 ns)

 <State 37>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [159]  (5.93 ns)

 <State 38>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [159]  (5.93 ns)

 <State 39>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [159]  (5.93 ns)

 <State 40>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [159]  (5.93 ns)

 <State 41>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [159]  (5.93 ns)

 <State 42>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [159]  (5.93 ns)

 <State 43>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [159]  (5.93 ns)

 <State 44>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [162]  (5.93 ns)

 <State 45>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [162]  (5.93 ns)

 <State 46>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [162]  (5.93 ns)

 <State 47>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [162]  (5.93 ns)

 <State 48>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [162]  (5.93 ns)

 <State 49>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [162]  (5.93 ns)

 <State 50>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [162]  (5.93 ns)

 <State 51>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [165]  (5.93 ns)

 <State 52>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [165]  (5.93 ns)

 <State 53>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [165]  (5.93 ns)

 <State 54>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [165]  (5.93 ns)

 <State 55>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [165]  (5.93 ns)

 <State 56>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [165]  (5.93 ns)

 <State 57>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [165]  (5.93 ns)

 <State 58>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [168]  (5.93 ns)

 <State 59>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [168]  (5.93 ns)

 <State 60>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [168]  (5.93 ns)

 <State 61>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [168]  (5.93 ns)

 <State 62>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [168]  (5.93 ns)

 <State 63>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [168]  (5.93 ns)

 <State 64>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [168]  (5.93 ns)

 <State 65>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [171]  (5.93 ns)

 <State 66>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [171]  (5.93 ns)

 <State 67>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [171]  (5.93 ns)

 <State 68>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [171]  (5.93 ns)

 <State 69>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [171]  (5.93 ns)

 <State 70>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [171]  (5.93 ns)

 <State 71>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv.cc:67) [171]  (5.93 ns)

 <State 72>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('x', conv.cc:77) [172]  (5.93 ns)

 <State 73>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('x', conv.cc:77) [172]  (5.93 ns)

 <State 74>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('x', conv.cc:77) [172]  (5.93 ns)

 <State 75>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('x', conv.cc:77) [172]  (5.93 ns)

 <State 76>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('x', conv.cc:77) [172]  (5.93 ns)

 <State 77>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('x', conv.cc:77) [172]  (5.93 ns)

 <State 78>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('x', conv.cc:77) [172]  (5.93 ns)

 <State 79>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', conv.cc:7) [179]  (5.09 ns)

 <State 80>: 6.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', conv.cc:7) [179]  (5.09 ns)
	'and' operation ('and_ln7', conv.cc:7) [180]  (0 ns)
	'select' operation ('select_ln173', D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [181]  (0.978 ns)

 <State 81>: 3.65ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'conv_to_pool_streams_6' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [182]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
