$date
	Thu May 11 00:33:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_FSM $end
$var wire 1 ! unlock $end
$var wire 3 " debugstate [2:0] $end
$var reg 1 # b0 $end
$var reg 1 $ b1 $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module u_FSM $end
$var wire 1 # b0 $end
$var wire 1 $ b1 $end
$var wire 1 % clk $end
$var wire 3 ' debugstate [2:0] $end
$var wire 1 & rst $end
$var reg 3 ( next_state [2:0] $end
$var reg 3 ) state [2:0] $end
$var reg 1 ! unlock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
0%
0$
0#
b0 "
0!
$end
#5000
1&
1%
#10000
0%
#15000
b1 "
b1 '
b1 )
b1 (
1%
1$
#20000
0%
#25000
b10 "
b10 '
b10 )
b11 (
1%
1#
0$
#30000
0%
#35000
b0 (
b11 "
b11 '
b11 )
1%
#40000
0%
#45000
b11 (
1%
0#
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0%
#75000
b100 "
b100 '
b100 )
b1 (
1%
1$
#80000
0%
#85000
1!
b101 "
b101 '
b101 )
b0 (
1%
0$
1#
#90000
0%
#95000
b11 "
b11 '
b11 )
0!
b100 (
1%
1$
0#
#100000
0%
#105000
b1 (
b100 "
b100 '
b100 )
1%
