v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# Main Input and Output Pins matching bit_reg.sym
C {ipin.sym} -600 -100 0 0 {name=p_co lab=comp_out}
C {lab_wire.sym} -550 -100 0 0 {name=l_co lab=comp_out}

C {opin.sym} 600 -30 0 0 {name=p_bo lab=bit_out}
C {lab_wire.sym} 550 -30 2 0 {name=l_bo lab=bit_out}

C {ipin.sym} -600 -20 0 0 {name=p_en lab=en}
C {lab_wire.sym} -550 -20 0 0 {name=l_en lab=en}

C {ipin.sym} -600 100 0 0 {name=p_rst lab=rst_n}
C {lab_wire.sym} -550 100 0 0 {name=l_rst lab=rst_n}

C {ipin.sym} -600 20 0 0 {name=p_clk lab=clk}
C {lab_wire.sym} -550 20 0 0 {name=l_clk lab=clk}

# Reset Inverter: rst = NOT(rst_n)
C {sar_adc/blocks/async_sar/async_inverter.sym} -350 100 0 0 {name=x_inv_rst}
C {lab_wire.sym} -500 100 0 0 {name=l_ir_in lab=rst_n}
C {lab_wire.sym} -200 100 2 0 {name=l_ir_out lab=rst}

# Set Generator: set = AND(comp_out, en)
C {sar_adc/blocks/async_sar/async_nand2.sym} -350 -50 0 0 {name=x_nand_set}
C {lab_wire.sym} -500 -60 0 0 {name=l_ns_a lab=comp_out}
C {lab_wire.sym} -500 -40 0 0 {name=l_ns_b lab=en}
C {sar_adc/blocks/async_sar/async_inverter.sym} -50 -60 0 0 {name=x_inv_set}
C {lab_wire.sym} -200 -60 0 0 {name=l_ns_out lab=set_n}
C {lab_wire.sym} 100 -60 2 0 {name=l_is_out lab=set}

# SR-Latch (NOR based):
# NOR1: bit_out = NOR(rst, bit_out_bar)
C {sar_adc/blocks/async_sar/async_nor2.sym} 350 -30 0 0 {name=x_nor_q}
C {lab_wire.sym} 200 -50 0 0 {name=l_nq_a lab=rst}
C {lab_wire.sym} 200 -10 0 0 {name=l_nq_b lab=bit_out_bar}
C {lab_wire.sym} 500 -30 2 0 {name=l_nq_out lab=bit_out}

# NOR2: bit_out_bar = NOR(set, bit_out)
C {sar_adc/blocks/async_sar/async_nor2.sym} 350 80 0 0 {name=x_nor_qb}
C {lab_wire.sym} 200 60 0 0 {name=l_nqb_a lab=set}
C {lab_wire.sym} 200 100 0 0 {name=l_nqb_b lab=bit_out}
C {lab_wire.sym} 500 80 2 0 {name=l_nqb_out lab=bit_out_bar}

C {title.sym} 160 250 0 0 {name=l_title author="Berkah Saluyu"}
