-- generated by newgenasym Mon Mar 31 17:09:19 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \ros-1631-119\ is
    port (    
	RFOUT:     INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	VTUNE:     INOUT  STD_LOGIC);
end \ros-1631-119\;
