Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jan 26 18:05:42 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPE_Wrapper_timing_summary_routed.rpt -pb CPE_Wrapper_timing_summary_routed.pb -rpx CPE_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CPE_Wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.156    -1131.729                   1012                19926        0.022        0.000                      0                19926        3.750        0.000                       0                  7386  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.156    -1131.729                   1012                19830        0.022        0.000                      0                19830        3.750        0.000                       0                  7386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.658        0.000                      0                   96        0.540        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1012  Failing Endpoints,  Worst Slack      -11.156ns,  Total Violation    -1131.730ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.156ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.838ns  (logic 8.276ns (39.715%)  route 12.562ns (60.285%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.573    20.739    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X57Y58         LUT5 (Prop_lut5_I3_O)        0.124    20.863 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_45/O
                         net (fo=26, routed)          1.083    21.946    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.070 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_6/O
                         net (fo=21, routed)          0.707    22.777    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_6_n_0
    SLICE_X65Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.901 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_3/O
                         net (fo=3, routed)           0.838    23.739    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/lb_data_out[2]
    SLICE_X67Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.863 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.863    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_13
    SLICE_X67Y60         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.539    12.718    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X67Y60         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][2]/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X67Y60         FDRE (Setup_fdre_C_D)        0.029    12.708    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][2]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -23.863    
  -------------------------------------------------------------------
                         slack                                -11.156    

Slack (VIOLATED) :        -11.120ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.798ns  (logic 8.276ns (39.792%)  route 12.522ns (60.208%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.396    20.562    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.686 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_44/O
                         net (fo=26, routed)          1.285    21.971    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.124    22.095 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_6/O
                         net (fo=18, routed)          0.810    22.905    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_6_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.029 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_3/O
                         net (fo=3, routed)           0.670    23.699    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/lb_data_out[5]
    SLICE_X56Y60         LUT6 (Prop_lut6_I4_O)        0.124    23.823 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[7][5]_i_1/O
                         net (fo=1, routed)           0.000    23.823    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_18
    SLICE_X56Y60         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.535    12.714    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X56Y60         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][5]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X56Y60         FDRE (Setup_fdre_C_D)        0.029    12.704    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][5]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -23.823    
  -------------------------------------------------------------------
                         slack                                -11.120    

Slack (VIOLATED) :        -11.089ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.820ns  (logic 8.276ns (39.750%)  route 12.544ns (60.250%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.573    20.739    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X57Y58         LUT5 (Prop_lut5_I3_O)        0.124    20.863 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_45/O
                         net (fo=26, routed)          1.083    21.946    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.070 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_6/O
                         net (fo=21, routed)          0.707    22.777    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_6_n_0
    SLICE_X65Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.901 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_3/O
                         net (fo=3, routed)           0.820    23.721    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/lb_data_out[2]
    SLICE_X66Y59         LUT6 (Prop_lut6_I2_O)        0.124    23.845 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[7][2]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.845    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_21
    SLICE_X66Y59         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.539    12.718    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y59         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][2]/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.077    12.756    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -23.845    
  -------------------------------------------------------------------
                         slack                                -11.089    

Slack (VIOLATED) :        -11.059ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.737ns  (logic 8.276ns (39.910%)  route 12.461ns (60.090%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.396    20.562    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.686 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_44/O
                         net (fo=26, routed)          1.176    21.862    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.124    21.986 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_5/O
                         net (fo=19, routed)          0.929    22.915    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_5_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I4_O)        0.124    23.039 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[4][5]_i_3/O
                         net (fo=1, routed)           0.598    23.638    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[4][5]_i_3_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.762 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[4][5]_i_1/O
                         net (fo=1, routed)           0.000    23.762    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_50
    SLICE_X56Y61         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.534    12.713    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X56Y61         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][5]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X56Y61         FDRE (Setup_fdre_C_D)        0.029    12.703    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][5]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -23.762    
  -------------------------------------------------------------------
                         slack                                -11.059    

Slack (VIOLATED) :        -11.042ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.721ns  (logic 8.276ns (39.939%)  route 12.445ns (60.061%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.396    20.562    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.686 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_44/O
                         net (fo=26, routed)          1.285    21.971    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.124    22.095 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_6/O
                         net (fo=18, routed)          0.810    22.905    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_6_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.029 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_3/O
                         net (fo=3, routed)           0.593    23.622    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/lb_data_out[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124    23.746 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.746    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_10
    SLICE_X55Y59         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.534    12.713    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X55Y59         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][5]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031    12.705    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[6][5]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -23.746    
  -------------------------------------------------------------------
                         slack                                -11.042    

Slack (VIOLATED) :        -11.025ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.707ns  (logic 8.276ns (39.968%)  route 12.431ns (60.032%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.396    20.562    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.686 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_44/O
                         net (fo=26, routed)          1.294    21.980    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    22.104 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][6]_i_7/O
                         net (fo=18, routed)          0.673    22.777    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][6]_i_7_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.124    22.901 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[5][6]_i_2/O
                         net (fo=1, routed)           0.707    23.608    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[5][6]_i_2_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.732 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[5][6]_i_1/O
                         net (fo=1, routed)           0.000    23.732    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_73
    SLICE_X61Y59         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.538    12.717    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X61Y59         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[5][6]/C
                         clock pessimism              0.115    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.029    12.707    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[5][6]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -23.732    
  -------------------------------------------------------------------
                         slack                                -11.025    

Slack (VIOLATED) :        -11.010ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.736ns  (logic 8.276ns (39.912%)  route 12.460ns (60.088%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.396    20.562    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.686 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_44/O
                         net (fo=26, routed)          1.285    21.971    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.124    22.095 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_6/O
                         net (fo=18, routed)          0.814    22.910    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][5]_i_6_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    23.034 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][5]_i_2/O
                         net (fo=1, routed)           0.603    23.637    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][5]_i_2_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.761 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][5]_i_1/O
                         net (fo=1, routed)           0.000    23.761    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_34
    SLICE_X54Y60         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.534    12.713    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X54Y60         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][5]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X54Y60         FDRE (Setup_fdre_C_D)        0.077    12.751    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][5]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                -11.010    

Slack (VIOLATED) :        -11.004ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 8.276ns (40.019%)  route 12.404ns (59.981%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.396    20.562    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.686 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_44/O
                         net (fo=26, routed)          1.104    21.790    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.124    21.914 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][1]_i_6/O
                         net (fo=18, routed)          0.937    22.851    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][1]_i_6_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.975 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][1]_i_4/O
                         net (fo=1, routed)           0.606    23.581    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][1]_i_4_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.705 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][1]_i_1/O
                         net (fo=1, routed)           0.000    23.705    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_38
    SLICE_X56Y62         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.533    12.712    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X56Y62         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][1]/C
                         clock pessimism              0.115    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)        0.029    12.702    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[3][1]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                -11.004    

Slack (VIOLATED) :        -10.978ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.656ns  (logic 8.276ns (40.066%)  route 12.380ns (59.934%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.396    20.562    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    20.686 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_44/O
                         net (fo=26, routed)          1.294    21.980    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    22.104 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][6]_i_7/O
                         net (fo=18, routed)          0.896    23.000    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][6]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.124 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[4][6]_i_2/O
                         net (fo=1, routed)           0.433    23.557    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[4][6]_i_2_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.681 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[4][6]_i_1/O
                         net (fo=1, routed)           0.000    23.681    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_49
    SLICE_X59Y61         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.534    12.713    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X59Y61         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][6]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X59Y61         FDRE (Setup_fdre_C_D)        0.029    12.703    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[4][6]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -23.681    
  -------------------------------------------------------------------
                         slack                                -10.978    

Slack (VIOLATED) :        -10.961ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.648ns  (logic 8.276ns (40.081%)  route 12.372ns (59.919%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.731     3.025    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X66Y42         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.518     3.543 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer_reg[0]/Q
                         net (fo=55, routed)          0.260     3.803    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/datapointer[0]
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.927 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403/O
                         net (fo=1, routed)           0.330     4.257    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_403_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.837 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     4.837    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_265_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.171 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_284/O[1]
                         net (fo=11, routed)          0.576     5.747    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/add_r4[6]
    SLICE_X71Y44         LUT3 (Prop_lut3_I0_O)        0.303     6.050 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287/O
                         net (fo=14, routed)          0.852     6.903    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_287_n_0
    SLICE_X71Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.027 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138/O
                         net (fo=10, routed)          0.761     7.788    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_138_n_0
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.912 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573/O
                         net (fo=1, routed)           0.000     7.912    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_573_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.292 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509/CO[3]
                         net (fo=1, routed)           0.000     8.292    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_509_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412/CO[3]
                         net (fo=1, routed)           0.000     8.409    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_412_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.526 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314/CO[3]
                         net (fo=1, routed)           0.000     8.526    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_314_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.643 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.643    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_297_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.958 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295/O[3]
                         net (fo=3, routed)           0.777     9.735    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_295_n_4
    SLICE_X66Y52         LUT5 (Prop_lut5_I0_O)        0.307    10.042 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237/O
                         net (fo=1, routed)           0.924    10.965    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_237_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.472 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.472    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_109_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.806 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601/O[1]
                         net (fo=3, routed)           0.521    12.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_601_n_6
    SLICE_X64Y52         LUT3 (Prop_lut3_I1_O)        0.303    12.631 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647/O
                         net (fo=3, routed)           0.571    13.202    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_647_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.326 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590/O
                         net (fo=1, routed)           0.534    13.859    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_590_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.255 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524/CO[3]
                         net (fo=1, routed)           0.000    14.255    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_524_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.578 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455/O[1]
                         net (fo=3, routed)           0.928    15.506    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_455_n_6
    SLICE_X63Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    16.214 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.214    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_333_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.328    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_202_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.662 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91/O[1]
                         net (fo=3, routed)           0.426    17.088    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_91_n_6
    SLICE_X67Y54         LUT4 (Prop_lut4_I0_O)        0.303    17.391 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187/O
                         net (fo=1, routed)           0.618    18.009    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full[2]_i_187_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.407 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.407    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_75_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.521    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_28_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.635 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/row_full_reg[2]_i_14/CO[3]
                         net (fo=7, routed)           0.688    19.323    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/CO[0]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.447 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_11/O
                         net (fo=3, routed)           0.594    20.042    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/current_x_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.166 f  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/row_full[2]_i_8/O
                         net (fo=27, routed)          0.573    20.739    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_24
    SLICE_X57Y58         LUT5 (Prop_lut5_I3_O)        0.124    20.863 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet[6][7]_i_45/O
                         net (fo=26, routed)          1.083    21.946    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[3][7]_i_5_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.070 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_6/O
                         net (fo=21, routed)          0.707    22.777    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_6_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I1_O)        0.124    22.901 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[6][2]_i_2/O
                         net (fo=2, routed)           0.648    23.549    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/lb_data_out[10]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124    23.673 r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer/dataSet[8][2]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.673    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/line_buffer_n_69
    SLICE_X65Y58         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.540    12.719    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/axi_clk
    SLICE_X65Y58         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[8][2]/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.032    12.712    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/dataSet_reg[8][2]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -23.673    
  -------------------------------------------------------------------
                         slack                                -10.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.826%)  route 0.210ns (56.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.574     0.910    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X26Y52         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/Q
                         net (fo=1, routed)           0.210     1.284    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/D[30]
    SLICE_X25Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.860     1.226    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X25Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.066     1.262    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.245%)  route 0.215ns (56.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.574     0.910    BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X26Y52         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.215     1.289    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/D[29]
    SLICE_X25Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.860     1.226    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X25Y49         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.070     1.266    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMD32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMS32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMS32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y27         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.280    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X18Y27         RAMS32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.852     1.218    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y27         RAMS32                                       r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X18Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.244    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y24     Convolution_Processor/genblk1[1].inputMulti/product0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y22     Convolution_Processor/genblk1[0].inputMulti/product0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y92    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers_reg[74][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y92    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers_reg[74][17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y81    BD_Wrapper/Convolution_Controller_i/Convolution_Controll_0/inst/control_registers_reg[74][18]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y37     BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y37     BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y37     BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y37     BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y33    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    12.422    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    12.422    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    12.422    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    12.422    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    12.422    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    12.422    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.361    12.466    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.773ns (28.367%)  route 1.952ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.745     3.039    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y30         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.478     3.517 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.879     4.396    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     4.691 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.073     5.764    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y32          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.572    12.752    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y32          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.361    12.466    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.773ns (28.134%)  route 1.975ns (71.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.750     3.044    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y34         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDPE (Prop_fdpe_C_Q)         0.478     3.522 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.871     4.393    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.295     4.688 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.103     5.792    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X5Y37          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.654    12.833    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y37          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405    12.504    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.773ns (28.134%)  route 1.975ns (71.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.750     3.044    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y34         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDPE (Prop_fdpe_C_Q)         0.478     3.522 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.871     4.393    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.295     4.688 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.103     5.792    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X5Y37          FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        1.654    12.833    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y37          FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405    12.504    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.538%)  route 0.297ns (61.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y28         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.117     1.179    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.224 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.403    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y28         FDPE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.853     1.219    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y28         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.935    
    SLICE_X18Y28         FDPE (Remov_fdpe_C_PRE)     -0.071     0.864    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.538%)  route 0.297ns (61.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.585     0.921    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y28         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.117     1.179    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.224 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.403    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y28         FDPE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.853     1.219    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y28         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.935    
    SLICE_X18Y28         FDPE (Remov_fdpe_C_PRE)     -0.071     0.864    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X10Y31         FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y31         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.939    
    SLICE_X10Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X10Y31         FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y31         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.939    
    SLICE_X10Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y31         FDPE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y31         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.939    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.868    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y31         FDPE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y31         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.283     0.939    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.868    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y31         FDPE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y31         FDPE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.283     0.939    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.868    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y31         FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y31         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.939    
    SLICE_X11Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y31         FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y31         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.939    
    SLICE_X11Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.084%)  route 0.344ns (64.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.588     0.924    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y30         FDRE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.175    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.220 f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.234     1.454    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y31         FDCE                                         f  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_Wrapper/Convolution_Controller_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7387, routed)        0.856     1.222    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y31         FDCE                                         r  BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.283     0.939    
    SLICE_X11Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    BD_Wrapper/Convolution_Controller_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.607    





