Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu May  1 15:56:04 2025
| Host         : ROG-Rud running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file space_invader_top_timing_summary_routed.rpt -pb space_invader_top_timing_summary_routed.pb -rpx space_invader_top_timing_summary_routed.rpx -warn_on_violation
| Design       : space_invader_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                613         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
TIMING-16  Warning           Large setup violation                                      91          
TIMING-18  Warning           Missing input or output delay                              14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (613)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1427)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (613)
--------------------------
 There are 550 register/latch pins with no clock driven by root clock pin: cd1/clk_div_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: cd2/clk_div_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: cd3/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cd4/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gc0/dsp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1427)
---------------------------------------------------
 There are 1427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.139     -468.151                     98                  588        0.101        0.000                      0                  588        3.000        0.000                       0                   291  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
sys_clk_pin            {0.000 5.000}      10.000          100.000         
u_clkgen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 -0.252       -1.288                      7                  451        0.101        0.000                      0                  451        4.500        0.000                       0                   226  
u_clkgen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         7.052        0.000                      0                  137        0.170        0.000                      0                  137        7.192        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -7.139     -159.884                     32                   32        0.205        0.000                      0                   32  
sys_clk_pin         clk_out1_clk_wiz_0       -5.536     -306.979                     59                   59        0.526        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -0.252ns,  Total Violation       -1.288ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 1.707ns (17.116%)  route 8.266ns (82.884%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.650    15.170    gc0/inv_en[23]_i_1_n_0
    SLICE_X57Y121        FDRE                                         r  gc0/inv_en_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.477    14.899    gc0/clk
    SLICE_X57Y121        FDRE                                         r  gc0/inv_en_reg[21]/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X57Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.918    gc0/inv_en_reg[21]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/lvl_start_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 1.707ns (17.116%)  route 8.266ns (82.884%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.650    15.170    gc0/inv_en[23]_i_1_n_0
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.477    14.899    gc0/clk
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X57Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.918    gc0/lvl_start_reg
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/lvl_start_reg_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 1.707ns (17.116%)  route 8.266ns (82.884%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.650    15.170    gc0/inv_en[23]_i_1_n_0
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.477    14.899    gc0/clk
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg_rep/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X57Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.918    gc0/lvl_start_reg_rep
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/lvl_start_reg_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 1.707ns (17.116%)  route 8.266ns (82.884%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.650    15.170    gc0/inv_en[23]_i_1_n_0
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.477    14.899    gc0/clk
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg_rep__0/C
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X57Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.918    gc0/lvl_start_reg_rep__0
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/mode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.831ns  (logic 1.707ns (17.363%)  route 8.124ns (82.637%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.509    15.029    gc0/inv_en[23]_i_1_n_0
    SLICE_X55Y123        FDRE                                         r  gc0/mode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.473    14.895    gc0/clk
    SLICE_X55Y123        FDRE                                         r  gc0/mode_reg[1]/C
                         clock pessimism              0.276    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X55Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.931    gc0/mode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/lvl_start_reg_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 1.707ns (17.327%)  route 8.145ns (82.673%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.529    15.049    gc0/inv_en[23]_i_1_n_0
    SLICE_X58Y122        FDRE                                         r  gc0/lvl_start_reg_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.479    14.901    gc0/clk
    SLICE_X58Y122        FDRE                                         r  gc0/lvl_start_reg_rep__1/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X58Y122        FDRE (Setup_fdre_C_CE)      -0.169    14.956    gc0/lvl_start_reg_rep__1
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -15.049    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/mode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 1.707ns (17.345%)  route 8.135ns (82.655%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.519    15.039    gc0/inv_en[23]_i_1_n_0
    SLICE_X56Y123        FDRE                                         r  gc0/mode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.474    14.896    gc0/clk
    SLICE_X56Y123        FDRE                                         r  gc0/mode_reg[2]/C
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X56Y123        FDRE (Setup_fdre_C_CE)      -0.169    14.951    gc0/mode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 1.707ns (17.601%)  route 7.992ns (82.399%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.376    14.896    gc0/inv_en[23]_i_1_n_0
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.473    14.895    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[14]/C
                         clock pessimism              0.276    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X52Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.931    gc0/inv_en_reg[14]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/inv_en_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 1.707ns (17.601%)  route 7.992ns (82.399%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.376    14.896    gc0/inv_en[23]_i_1_n_0
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.473    14.895    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
                         clock pessimism              0.276    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X52Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.931    gc0/inv_en_reg[6]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 gc0/inv_en_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/mode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 1.707ns (17.601%)  route 7.992ns (82.399%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.595     5.197    gc0/clk
    SLICE_X52Y121        FDRE                                         r  gc0/inv_en_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.419     5.616 r  gc0/inv_en_reg[23]/Q
                         net (fo=6, routed)           1.145     6.762    gc0/Q[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.296     7.058 r  gc0/FSM_sequential_state[3]_i_83/O
                         net (fo=2, routed)           1.385     8.443    isc0/is17/FSM_sequential_state[3]_i_30
    SLICE_X31Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  isc0/is17/FSM_sequential_state[3]_i_82/O
                         net (fo=1, routed)           0.860     9.426    isc0/is17/FSM_sequential_state[3]_i_82_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I2_O)        0.124     9.550 r  isc0/is17/FSM_sequential_state[3]_i_64/O
                         net (fo=1, routed)           0.669    10.219    isc0/line_crossed_0[17]
    SLICE_X28Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.343 r  isc0/FSM_sequential_state[3]_i_30/O
                         net (fo=1, routed)           0.782    11.125    isc0/FSM_sequential_state[3]_i_30_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I2_O)        0.124    11.249 r  isc0/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           1.515    12.764    isc0/FSM_sequential_state[3]_i_12_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.888 r  isc0/FSM_sequential_state[3]_i_5/O
                         net (fo=5, routed)           0.653    13.542    gc0/line_crossed
    SLICE_X52Y122        LUT5 (Prop_lut5_I1_O)        0.124    13.666 r  gc0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.344    14.009    gc0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.124    14.133 r  gc0/inv_en[23]_i_5/O
                         net (fo=1, routed)           0.263    14.396    gc0/inv_en[23]_i_5_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.520 r  gc0/inv_en[23]_i_1/O
                         net (fo=15, routed)          0.376    14.896    gc0/inv_en[23]_i_1_n_0
    SLICE_X52Y123        FDRE                                         r  gc0/mode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.473    14.895    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/mode_reg[0]/C
                         clock pessimism              0.276    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X52Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.931    gc0/mode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    count_reg[12]_i_1_n_7
    SLICE_X46Y100        FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    count_reg[12]_i_1_n_5
    SLICE_X46Y100        FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    count_reg[12]_i_1_n_6
    SLICE_X46Y100        FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    count_reg[12]_i_1_n_4
    SLICE_X46Y100        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.026 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    count_reg[16]_i_1_n_7
    SLICE_X46Y101        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.039 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    count_reg[16]_i_1_n_5
    SLICE_X46Y101        FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.062 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    count_reg[16]_i_1_n_6
    SLICE_X46Y101        FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.088%)  route 0.127ns (21.912%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.064 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.064    count_reg[16]_i_1_n_4
    SLICE_X46Y101        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.163%)  route 0.127ns (21.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    count_reg[16]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.066 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    count_reg[20]_i_1_n_7
    SLICE_X46Y102        FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.643%)  route 0.127ns (21.357%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.776    count_reg[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.013 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.013    count_reg[16]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.079 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    count_reg[20]_i_1_n_5
    SLICE_X46Y102        FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134     1.885    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y100   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y100   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y100   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y100   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y101   count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y101   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y100   count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_clkgen/inst/clk_in1
  To Clock:  u_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.934ns (11.567%)  route 7.141ns (88.433%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.471     6.549    vt0/vg0/Q[4]
    SLICE_X57Y125        LUT2 (Prop_lut2_I0_O)        0.152     6.701 r  vt0/vg0/i_/v_count_reg[6]_i_2/O
                         net (fo=6, routed)           1.749     8.450    vt0/vs0/v_count_reg_reg[6]_0
    SLICE_X45Y109        LUT6 (Prop_lut6_I1_O)        0.326     8.776 r  vt0/vs0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.921     9.697    vt0/vs0/v_count_reg[6]_i_1_n_0
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X48Y111        FDRE (Setup_fdre_C_D)       -0.081    16.748    vt0/vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.748    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.940ns (12.298%)  route 6.704ns (87.702%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.432     9.266    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[10]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X48Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.940ns (12.298%)  route 6.704ns (87.702%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.432     9.266    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X48Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.940ns (12.298%)  route 6.704ns (87.702%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.432     9.266    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X48Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.940ns (12.298%)  route 6.704ns (87.702%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.432     9.266    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[9]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X48Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.940ns (12.296%)  route 6.705ns (87.704%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 16.889 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.433     9.267    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X40Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502    16.889    vt0/vs0/clk_out1
    SLICE_X40Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[1]/C
                         clock pessimism              0.077    16.967    
                         clock uncertainty           -0.132    16.834    
    SLICE_X40Y111        FDRE (Setup_fdre_C_R)       -0.429    16.405    vt0/vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.405    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.940ns (12.305%)  route 6.699ns (87.695%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.428     9.261    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[3]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[5]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.940ns (12.305%)  route 6.699ns (87.695%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.428     9.261    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[5]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[5]_rep/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[6]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.940ns (12.305%)  route 6.699ns (87.695%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.428     9.261    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]_rep/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.940ns (12.305%)  route 6.699ns (87.695%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620     1.622    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456     2.078 f  vt0/vs0/v_count_reg_reg[4]/Q
                         net (fo=157, routed)         4.826     6.904    vt0/vs0/Q[4]
    SLICE_X48Y124        LUT5 (Prop_lut5_I3_O)        0.152     7.056 f  vt0/vs0/v_count_reg[10]_i_4/O
                         net (fo=1, routed)           1.446     8.502    vt0/vs0/v_count_reg[10]_i_4_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.332     8.834 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.428     9.261    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    17.068    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.497    16.884    vt0/vs0/clk_out1
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[8]/C
                         clock pessimism              0.077    16.962    
                         clock uncertainty           -0.132    16.829    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429    16.400    vt0/vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  7.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[7]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.685%)  route 0.089ns (32.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X44Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vt0/vs0/h_count_reg_reg[5]_rep/Q
                         net (fo=100, routed)         0.089     0.796    vt0/vs0/h_count_reg_reg[5]_rep_0
    SLICE_X45Y106        LUT6 (Prop_lut6_I5_O)        0.045     0.841 r  vt0/vs0/h_count_reg[7]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.841    vt0/vs0/h_count_reg[7]_rep__1_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[7]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[7]_rep__1/C
                         clock pessimism             -0.257     0.579    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.092     0.671    vt0/vs0/h_count_reg_reg[7]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.376%)  route 0.114ns (33.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         0.114     0.808    vt0/vs0/h_count_reg_reg[10]_0[0]
    SLICE_X45Y106        LUT4 (Prop_lut4_I2_O)        0.098     0.906 r  vt0/vs0/h_count_reg[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     0.906    vt0/vs0/h_count_reg[3]_rep__2_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep__2/C
                         clock pessimism             -0.270     0.566    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.092     0.658    vt0/vs0/h_count_reg_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vt0/vs0/h_count_reg_reg[5]/Q
                         net (fo=72, routed)          0.168     0.875    vt0/vs0/h_count_reg_reg[10]_0[5]
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  vt0/vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.920    vt0/vs0/h_count_reg[5]_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.091     0.657    vt0/vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.226ns (49.192%)  route 0.233ns (50.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         0.233     0.927    vt0/vs0/h_count_reg_reg[10]_0[0]
    SLICE_X40Y106        LUT4 (Prop_lut4_I2_O)        0.098     1.025 r  vt0/vs0/h_count_reg[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.025    vt0/vs0/h_count_reg[3]_rep__1_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836     0.837    vt0/vs0/clk_out1
    SLICE_X40Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep__1/C
                         clock pessimism             -0.234     0.604    
    SLICE_X40Y106        FDRE (Hold_fdre_C_D)         0.092     0.696    vt0/vs0/h_count_reg_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (48.978%)  route 0.235ns (51.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         0.235     0.929    vt0/vs0/h_count_reg_reg[10]_0[0]
    SLICE_X40Y106        LUT3 (Prop_lut3_I2_O)        0.098     1.027 r  vt0/vs0/h_count_reg[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.027    vt0/vs0/h_count_reg[2]_rep__1_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836     0.837    vt0/vs0/clk_out1
    SLICE_X40Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep__1/C
                         clock pessimism             -0.234     0.604    
    SLICE_X40Y106        FDRE (Hold_fdre_C_D)         0.092     0.696    vt0/vs0/h_count_reg_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.223ns (48.040%)  route 0.241ns (51.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  vt0/vs0/h_count_reg_reg[1]_rep/Q
                         net (fo=155, routed)         0.241     0.935    vt0/vs0/h_count_reg_reg[1]_rep_0
    SLICE_X44Y106        LUT4 (Prop_lut4_I3_O)        0.095     1.030 r  vt0/vs0/h_count_reg[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.030    vt0/vs0/h_count_reg[3]_rep__0_i_1_n_0
    SLICE_X44Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X44Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep__0/C
                         clock pessimism             -0.257     0.579    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.107     0.686    vt0/vs0/h_count_reg_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.223ns (45.523%)  route 0.267ns (54.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563     0.565    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  vt0/vs0/v_count_reg_reg[2]_rep/Q
                         net (fo=29, routed)          0.267     0.960    vt0/vs0/v_count_reg_reg[2]_rep_1
    SLICE_X45Y108        LUT3 (Prop_lut3_I0_O)        0.095     1.055 r  vt0/vs0/v_count_reg[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.055    vt0/vs0/v_count_reg[2]_rep_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832     0.834    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep/C
                         clock pessimism             -0.270     0.565    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.107     0.672    vt0/vs0/v_count_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.282%)  route 0.286ns (55.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X41Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  vt0/vs0/h_count_reg_reg[2]/Q
                         net (fo=40, routed)          0.286     0.979    vt0/vs0/h_count_reg_reg[10]_0[2]
    SLICE_X39Y106        LUT3 (Prop_lut3_I0_O)        0.099     1.078 r  vt0/vs0/h_count_reg[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.078    vt0/vs0/h_count_reg[2]_rep_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836     0.837    vt0/vs0/clk_out1
    SLICE_X39Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep/C
                         clock pessimism             -0.256     0.582    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.107     0.689    vt0/vs0/h_count_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/h_count_reg_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.435%)  route 0.319ns (58.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         0.319     1.013    vt0/vs0/h_count_reg_reg[10]_0[0]
    SLICE_X40Y106        LUT3 (Prop_lut3_I2_O)        0.098     1.111 r  vt0/vs0/h_count_reg[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.111    vt0/vs0/h_count_reg[2]_rep__0_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836     0.837    vt0/vs0/clk_out1
    SLICE_X40Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep__0/C
                         clock pessimism             -0.234     0.604    
    SLICE_X40Y106        FDRE (Hold_fdre_C_D)         0.092     0.696    vt0/vs0/h_count_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vt0/vs0/v_count_reg_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.774%)  route 0.320ns (63.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vt0/vs0/v_count_reg_reg[2]_rep__0/Q
                         net (fo=73, routed)          0.133     0.838    vt0/vs0/v_count_reg_reg[2]_rep__0_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.883 r  vt0/vs0/v_count_reg[6]_rep_i_1/O
                         net (fo=1, routed)           0.186     1.069    vt0/vs0/v_count_reg[6]_rep_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.831     0.832    vt0/vs0/clk_out1
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]_rep/C
                         clock pessimism             -0.234     0.599    
    SLICE_X49Y111        FDRE (Hold_fdre_C_D)         0.051     0.650    vt0/vs0/v_count_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    u_clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X45Y106    vt0/vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X41Y106    vt0/vs0/h_count_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X42Y105    vt0/vs0/h_count_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X40Y106    vt0/vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X45Y106    vt0/vs0/h_count_reg_reg[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X41Y106    vt0/vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X39Y106    vt0/vs0/h_count_reg_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X40Y106    vt0/vs0/h_count_reg_reg[2]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y106    vt0/vs0/h_count_reg_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y106    vt0/vs0/h_count_reg_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    vt0/vs0/h_count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    vt0/vs0/h_count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y106    vt0/vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y106    vt0/vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y106    vt0/vs0/h_count_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y106    vt0/vs0/h_count_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    vt0/vs0/h_count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y105    vt0/vs0/h_count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y106    vt0/vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y106    vt0/vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[1]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y106    vt0/vs0/h_count_reg_reg[1]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    u_clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  u_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -7.139ns,  Total Violation     -159.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gc0/destroyed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.601ns  (logic 2.099ns (19.800%)  route 8.502ns (80.200%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 174.914 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081   180.717    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124   180.841 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613   181.454    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492   174.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[0]/C
                         clock pessimism              0.000   174.914    
                         clock uncertainty           -0.430   174.484    
    SLICE_X46Y114        FDRE (Setup_fdre_C_CE)      -0.169   174.315    gc0/destroyed_count_reg[0]
  -------------------------------------------------------------------
                         required time                        174.315    
                         arrival time                        -181.454    
  -------------------------------------------------------------------
                         slack                                 -7.139    

Slack (VIOLATED) :        -7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gc0/destroyed_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.601ns  (logic 2.099ns (19.800%)  route 8.502ns (80.200%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 174.914 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081   180.717    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124   180.841 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613   181.454    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492   174.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[1]/C
                         clock pessimism              0.000   174.914    
                         clock uncertainty           -0.430   174.484    
    SLICE_X46Y114        FDRE (Setup_fdre_C_CE)      -0.169   174.315    gc0/destroyed_count_reg[1]
  -------------------------------------------------------------------
                         required time                        174.315    
                         arrival time                        -181.454    
  -------------------------------------------------------------------
                         slack                                 -7.139    

Slack (VIOLATED) :        -7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gc0/destroyed_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.601ns  (logic 2.099ns (19.800%)  route 8.502ns (80.200%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 174.914 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081   180.717    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124   180.841 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613   181.454    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492   174.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[2]/C
                         clock pessimism              0.000   174.914    
                         clock uncertainty           -0.430   174.484    
    SLICE_X46Y114        FDRE (Setup_fdre_C_CE)      -0.169   174.315    gc0/destroyed_count_reg[2]
  -------------------------------------------------------------------
                         required time                        174.315    
                         arrival time                        -181.454    
  -------------------------------------------------------------------
                         slack                                 -7.139    

Slack (VIOLATED) :        -7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gc0/destroyed_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.601ns  (logic 2.099ns (19.800%)  route 8.502ns (80.200%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 174.914 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081   180.717    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124   180.841 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613   181.454    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492   174.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[3]/C
                         clock pessimism              0.000   174.914    
                         clock uncertainty           -0.430   174.484    
    SLICE_X46Y114        FDRE (Setup_fdre_C_CE)      -0.169   174.315    gc0/destroyed_count_reg[3]
  -------------------------------------------------------------------
                         required time                        174.315    
                         arrival time                        -181.454    
  -------------------------------------------------------------------
                         slack                                 -7.139    

Slack (VIOLATED) :        -7.139ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gc0/destroyed_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.601ns  (logic 2.099ns (19.800%)  route 8.502ns (80.200%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 174.914 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081   180.717    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124   180.841 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613   181.454    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492   174.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[4]/C
                         clock pessimism              0.000   174.914    
                         clock uncertainty           -0.430   174.484    
    SLICE_X46Y114        FDRE (Setup_fdre_C_CE)      -0.169   174.315    gc0/destroyed_count_reg[4]
  -------------------------------------------------------------------
                         required time                        174.315    
                         arrival time                        -181.454    
  -------------------------------------------------------------------
                         slack                                 -7.139    

Slack (VIOLATED) :        -6.525ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pl0/s1/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.186ns  (logic 2.099ns (20.606%)  route 8.087ns (79.394%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        3.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 174.912 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.279   180.915    pl0/s1/ship_pixel
    SLICE_X49Y116        LUT4 (Prop_lut4_I1_O)        0.124   181.039 r  pl0/s1/hit_i_1__0/O
                         net (fo=1, routed)           0.000   181.039    pl0/s1/hit_i_1__0_n_0
    SLICE_X49Y116        FDRE                                         r  pl0/s1/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.490   174.912    pl0/s1/clk
    SLICE_X49Y116        FDRE                                         r  pl0/s1/hit_reg/C
                         clock pessimism              0.000   174.912    
                         clock uncertainty           -0.430   174.482    
    SLICE_X49Y116        FDRE (Setup_fdre_C_D)        0.032   174.514    pl0/s1/hit_reg
  -------------------------------------------------------------------
                         required time                        174.514    
                         arrival time                        -181.039    
  -------------------------------------------------------------------
                         slack                                 -6.525    

Slack (VIOLATED) :        -6.414ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gc0/dsp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.073ns  (logic 2.099ns (20.839%)  route 7.974ns (79.161%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        3.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 174.912 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.165   180.801    gc0/ship_pixel
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.124   180.925 r  gc0/dsp_clk_i_1/O
                         net (fo=1, routed)           0.000   180.925    gc0/dsp_clk_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  gc0/dsp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.490   174.912    gc0/clk
    SLICE_X49Y116        FDRE                                         r  gc0/dsp_clk_reg/C
                         clock pessimism              0.000   174.912    
                         clock uncertainty           -0.430   174.482    
    SLICE_X49Y116        FDRE (Setup_fdre_C_D)        0.029   174.511    gc0/dsp_clk_reg
  -------------------------------------------------------------------
                         required time                        174.511    
                         arrival time                        -180.925    
  -------------------------------------------------------------------
                         slack                                 -6.414    

Slack (VIOLATED) :        -6.409ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pl0/s0/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        10.070ns  (logic 2.099ns (20.845%)  route 7.971ns (79.155%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        3.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 174.912 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.620   170.853    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.419   171.272 f  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.359   172.631    isc0/is2/destroyed_reg_i_25__0_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I4_O)        0.299   172.930 r  isc0/is2/destroyed_i_77__1/O
                         net (fo=1, routed)           1.110   174.040    isc0/is2/destroyed_i_77__1_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   174.436 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000   174.436    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.593 r  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           1.102   175.694    vt0/vs0/destroyed_i_2__0[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I2_O)        0.332   176.026 r  vt0/vs0/destroyed_i_4__0/O
                         net (fo=1, routed)           1.092   177.119    isc0/is2/destroyed_reg_2
    SLICE_X53Y113        LUT6 (Prop_lut6_I1_O)        0.124   177.243 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           1.115   178.358    isc0/ship_pixel_25[0]
    SLICE_X52Y111        LUT6 (Prop_lut6_I1_O)        0.124   178.482 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030   179.512    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124   179.636 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.162   180.798    pl0/s0/ship_pixel
    SLICE_X49Y116        LUT4 (Prop_lut4_I1_O)        0.124   180.922 r  pl0/s0/hit_i_1/O
                         net (fo=1, routed)           0.000   180.922    pl0/s0/hit_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  pl0/s0/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.490   174.912    pl0/s0/clk
    SLICE_X49Y116        FDRE                                         r  pl0/s0/hit_reg/C
                         clock pessimism              0.000   174.912    
                         clock uncertainty           -0.430   174.482    
    SLICE_X49Y116        FDRE (Setup_fdre_C_D)        0.031   174.513    pl0/s0/hit_reg
  -------------------------------------------------------------------
                         required time                        174.513    
                         arrival time                        -180.922    
  -------------------------------------------------------------------
                         slack                                 -6.409    

Slack (VIOLATED) :        -5.014ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is18/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.666ns  (logic 1.784ns (20.587%)  route 6.882ns (79.413%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 174.908 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.622   170.855    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419   171.274 f  vt0/vs0/v_count_reg_reg[9]_rep/Q
                         net (fo=96, routed)          1.476   172.750    isc0/is18/destroyed_reg_i_5__17_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.297   173.047 r  isc0/is18/destroyed_i_20__15/O
                         net (fo=1, routed)           1.391   174.438    isc0/is18/destroyed_i_20__15_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488   174.926 f  isc0/is18/destroyed_reg_i_5__17/CO[1]
                         net (fo=3, routed)           1.129   176.055    isc0/is18/ship_pixel29_in
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.332   176.387 r  isc0/is18/destroyed_i_7__15/O
                         net (fo=2, routed)           1.170   177.557    isc0/is18/destroyed_i_7__15_n_0
    SLICE_X36Y111        LUT5 (Prop_lut5_I4_O)        0.124   177.681 r  isc0/is18/destroyed_i_2__16/O
                         net (fo=1, routed)           1.715   179.396    pl0/s0/destroyed_reg_7
    SLICE_X36Y125        LUT5 (Prop_lut5_I2_O)        0.124   179.520 r  pl0/s0/destroyed_i_1__4/O
                         net (fo=1, routed)           0.000   179.520    isc0/is18/destroyed_reg_1
    SLICE_X36Y125        FDRE                                         r  isc0/is18/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.486   174.908    isc0/is18/clk
    SLICE_X36Y125        FDRE                                         r  isc0/is18/destroyed_reg/C
                         clock pessimism              0.000   174.908    
                         clock uncertainty           -0.430   174.478    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)        0.029   174.507    isc0/is18/destroyed_reg
  -------------------------------------------------------------------
                         required time                        174.507    
                         arrival time                        -179.520    
  -------------------------------------------------------------------
                         slack                                 -5.014    

Slack (VIOLATED) :        -4.937ns  (required time - arrival time)
  Source:                 vt0/vs0/v_count_reg_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is8/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.585ns  (logic 1.850ns (21.549%)  route 6.735ns (78.451%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 174.902 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809   171.040    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.233 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.622   170.855    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.419   171.274 f  vt0/vs0/v_count_reg_reg[5]_rep__0/Q
                         net (fo=100, routed)         1.476   172.749    isc0/is8/destroyed_reg_i_18__5_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I4_O)        0.299   173.048 r  isc0/is8/destroyed_i_51__7/O
                         net (fo=1, routed)           1.223   174.272    isc0/is8/destroyed_i_51__7_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   174.670 r  isc0/is8/destroyed_reg_i_18__5/CO[3]
                         net (fo=1, routed)           0.000   174.670    isc0/is8/destroyed_reg_i_18__5_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   174.827 f  isc0/is8/destroyed_reg_i_5__7/CO[1]
                         net (fo=3, routed)           1.664   176.491    isc0/is8/ship_pixel29_in
    SLICE_X55Y120        LUT4 (Prop_lut4_I0_O)        0.329   176.820 r  isc0/is8/destroyed_i_7__5/O
                         net (fo=2, routed)           0.947   177.767    isc0/is8/destroyed_i_7__5_n_0
    SLICE_X55Y120        LUT5 (Prop_lut5_I4_O)        0.124   177.891 r  isc0/is8/destroyed_i_2__6/O
                         net (fo=1, routed)           1.425   179.316    pl0/s0/destroyed_reg_17
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124   179.440 r  pl0/s0/destroyed_i_1__14/O
                         net (fo=1, routed)           0.000   179.440    isc0/is8/destroyed_reg_1
    SLICE_X51Y123        FDRE                                         r  isc0/is8/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.480   174.902    isc0/is8/clk
    SLICE_X51Y123        FDRE                                         r  isc0/is8/destroyed_reg/C
                         clock pessimism              0.000   174.902    
                         clock uncertainty           -0.430   174.472    
    SLICE_X51Y123        FDRE (Setup_fdre_C_D)        0.031   174.503    isc0/is8/destroyed_reg
  -------------------------------------------------------------------
                         required time                        174.503    
                         arrival time                        -179.440    
  -------------------------------------------------------------------
                         slack                                 -4.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is23/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.444ns (20.529%)  route 1.719ns (79.471%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.560     0.562    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vt0/vs0/v_count_reg_reg[10]/Q
                         net (fo=178, routed)         0.722     1.424    vt0/vs0/Q[10]
    SLICE_X34Y105        LUT2 (Prop_lut2_I0_O)        0.048     1.472 r  vt0/vs0/destroyed_i_14__22/O
                         net (fo=1, routed)           0.000     1.472    vt0/vs0/destroyed_i_14__22_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     1.566 r  vt0/vs0/destroyed_reg_i_4__20/CO[1]
                         net (fo=1, routed)           0.426     1.993    isc0/is23/destroyed_reg_2[0]
    SLICE_X34Y106        LUT6 (Prop_lut6_I2_O)        0.116     2.109 r  isc0/is23/destroyed_i_2__21_comp/O
                         net (fo=2, routed)           0.571     2.679    pl0/s0/destroyed_reg_1
    SLICE_X37Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.724 r  pl0/s0/destroyed_i_1/O
                         net (fo=1, routed)           0.000     2.724    isc0/is23/destroyed_reg_0
    SLICE_X37Y111        FDRE                                         r  isc0/is23/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.833     1.998    isc0/is23/clk
    SLICE_X37Y111        FDRE                                         r  isc0/is23/destroyed_reg/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.430     2.428    
    SLICE_X37Y111        FDRE (Hold_fdre_C_D)         0.092     2.520    isc0/is23/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is2/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.501ns (23.011%)  route 1.676ns (76.989%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.560     0.562    vt0/vs0/clk_out1
    SLICE_X49Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vt0/vs0/v_count_reg_reg[6]_rep/Q
                         net (fo=130, routed)         0.593     1.296    isc0/is2/destroyed_reg_i_30_0
    SLICE_X54Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.341 r  isc0/is2/destroyed_i_81/O
                         net (fo=1, routed)           0.000     1.341    isc0/is2/destroyed_i_81_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.450 r  isc0/is2/destroyed_reg_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     1.450    isc0/is2/destroyed_reg_i_25__0_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.495 f  isc0/is2/destroyed_reg_i_7__0/CO[1]
                         net (fo=2, routed)           0.500     1.995    isc0/is2/ship_y_reg[10]_0[0]
    SLICE_X53Y113        LUT6 (Prop_lut6_I4_O)        0.116     2.111 r  isc0/is2/destroyed_i_2__0/O
                         net (fo=2, routed)           0.583     2.694    pl0/s0/ship_pixel_20[0]
    SLICE_X52Y113        LUT4 (Prop_lut4_I2_O)        0.045     2.739 r  pl0/s0/destroyed_i_1__20/O
                         net (fo=1, routed)           0.000     2.739    isc0/is2/destroyed_reg_0
    SLICE_X52Y113        FDRE                                         r  isc0/is2/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.822     1.988    isc0/is2/clk
    SLICE_X52Y113        FDRE                                         r  isc0/is2/destroyed_reg/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.430     2.418    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.107     2.525    isc0/is2/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is12/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.493ns (22.726%)  route 1.676ns (77.274%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X41Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  vt0/vs0/h_count_reg_reg[8]_rep__1/Q
                         net (fo=124, routed)         0.608     1.302    vt0/vs0/h_count_reg_reg[8]_rep__1_0
    SLICE_X36Y102        LUT4 (Prop_lut4_I2_O)        0.100     1.402 r  vt0/vs0/destroyed_i_10__9/O
                         net (fo=1, routed)           0.000     1.402    vt0/vs0/destroyed_i_10__9_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     1.508 r  vt0/vs0/destroyed_reg_i_3__9/CO[1]
                         net (fo=2, routed)           0.571     2.079    isc0/is12/destroyed_reg_2[0]
    SLICE_X37Y111        LUT5 (Prop_lut5_I0_O)        0.114     2.193 r  isc0/is12/destroyed_i_2__10/O
                         net (fo=1, routed)           0.497     2.690    pl0/s0/destroyed_reg_13
    SLICE_X35Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.735 r  pl0/s0/destroyed_i_1__10/O
                         net (fo=1, routed)           0.000     2.735    isc0/is12/destroyed_reg_1
    SLICE_X35Y111        FDRE                                         r  isc0/is12/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.833     1.998    isc0/is12/clk
    SLICE_X35Y111        FDRE                                         r  isc0/is12/destroyed_reg/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.430     2.428    
    SLICE_X35Y111        FDRE (Hold_fdre_C_D)         0.092     2.520    isc0/is12/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is21/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.505ns (22.969%)  route 1.694ns (77.031%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.560     0.562    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vt0/vs0/v_count_reg_reg[7]/Q
                         net (fo=94, routed)          0.643     1.346    isc0/is21/destroyed_reg_i_4__18[6]
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.391 r  isc0/is21/destroyed_i_54__20/O
                         net (fo=1, routed)           0.000     1.391    isc0/is21/destroyed_i_54__20_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.506 r  isc0/is21/destroyed_reg_i_18__18/CO[3]
                         net (fo=1, routed)           0.000     1.506    isc0/is21/destroyed_reg_i_18__18_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.551 r  isc0/is21/destroyed_reg_i_5__20/CO[1]
                         net (fo=2, routed)           0.423     1.973    isc0/is21/ship_pixel29_in
    SLICE_X40Y103        LUT5 (Prop_lut5_I2_O)        0.114     2.087 r  isc0/is21/destroyed_i_2__19/O
                         net (fo=2, routed)           0.628     2.715    pl0/s0/destroyed_reg_4
    SLICE_X34Y116        LUT5 (Prop_lut5_I2_O)        0.045     2.760 r  pl0/s0/destroyed_i_1__1/O
                         net (fo=1, routed)           0.000     2.760    isc0/is21/destroyed_reg_0
    SLICE_X34Y116        FDRE                                         r  isc0/is21/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.993    isc0/is21/clk
    SLICE_X34Y116        FDRE                                         r  isc0/is21/destroyed_reg/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.430     2.423    
    SLICE_X34Y116        FDRE (Hold_fdre_C_D)         0.121     2.544    isc0/is21/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is1/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.427ns (19.758%)  route 1.734ns (80.242%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vt0/vs0/h_count_reg_reg[4]_rep__1/Q
                         net (fo=100, routed)         0.627     1.334    vt0/vs0/h_count_reg_reg[4]_rep__1_0
    SLICE_X50Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  vt0/vs0/destroyed_i_63__19/O
                         net (fo=1, routed)           0.000     1.379    isc0/is1/destroyed_reg_i_6__0_0[1]
    SLICE_X50Y111        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.490 r  isc0/is1/destroyed_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.490    isc0/is1/destroyed_reg_i_23_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.530 f  isc0/is1/destroyed_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.518     2.047    isc0/is1/destroyed_reg_i_6__0_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.092 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.589     2.682    pl0/s0/destroyed_reg_23
    SLICE_X51Y124        LUT5 (Prop_lut5_I2_O)        0.045     2.727 r  pl0/s0/destroyed_i_1__21/O
                         net (fo=1, routed)           0.000     2.727    isc0/is1/destroyed_reg_0
    SLICE_X51Y124        FDRE                                         r  isc0/is1/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.813     1.978    isc0/is1/clk
    SLICE_X51Y124        FDRE                                         r  isc0/is1/destroyed_reg/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.430     2.408    
    SLICE_X51Y124        FDRE (Hold_fdre_C_D)         0.092     2.500    isc0/is1/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is6/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.482ns (22.114%)  route 1.698ns (77.886%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.560     0.562    vt0/vs0/clk_out1
    SLICE_X48Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vt0/vs0/v_count_reg_reg[7]/Q
                         net (fo=94, routed)          0.740     1.443    vt0/vs0/Q[7]
    SLICE_X46Y121        LUT4 (Prop_lut4_I0_O)        0.044     1.487 r  vt0/vs0/destroyed_i_42__5/O
                         net (fo=1, routed)           0.000     1.487    vt0/vs0/destroyed_i_42__5_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.578 r  vt0/vs0/destroyed_reg_i_13__3/CO[3]
                         net (fo=1, routed)           0.000     1.578    vt0/vs0/destroyed_reg_i_13__3_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.623 r  vt0/vs0/destroyed_reg_i_4__3/CO[1]
                         net (fo=1, routed)           0.456     2.078    isc0/is6/destroyed_reg_3[0]
    SLICE_X46Y123        LUT5 (Prop_lut5_I1_O)        0.116     2.194 r  isc0/is6/destroyed_i_2__4/O
                         net (fo=2, routed)           0.502     2.696    pl0/s0/destroyed_reg_19
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.045     2.741 r  pl0/s0/destroyed_i_1__16/O
                         net (fo=1, routed)           0.000     2.741    isc0/is6/destroyed_reg_1
    SLICE_X43Y123        FDRE                                         r  isc0/is6/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.817     1.982    isc0/is6/clk
    SLICE_X43Y123        FDRE                                         r  isc0/is6/destroyed_reg/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.430     2.412    
    SLICE_X43Y123        FDRE (Hold_fdre_C_D)         0.092     2.504    isc0/is6/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is14/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.509ns (23.013%)  route 1.703ns (76.987%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 f  vt0/vs0/v_count_reg_reg[2]/Q
                         net (fo=104, routed)         0.680     1.384    isc0/is14/destroyed_reg_i_4__11[2]
    SLICE_X37Y116        LUT5 (Prop_lut5_I4_O)        0.045     1.429 r  isc0/is14/destroyed_i_52__13/O
                         net (fo=1, routed)           0.000     1.429    isc0/is14/destroyed_i_52__13_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.548 r  isc0/is14/destroyed_reg_i_18__11/CO[3]
                         net (fo=1, routed)           0.000     1.548    isc0/is14/destroyed_reg_i_18__11_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.593 r  isc0/is14/destroyed_reg_i_5__13/CO[1]
                         net (fo=3, routed)           0.620     2.213    isc0/is14/ship_pixel29_in
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.114     2.327 r  isc0/is14/destroyed_i_2__12_replica/O
                         net (fo=1, routed)           0.403     2.730    pl0/s0/destroyed_i_7__11_0_repN_alias
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.045     2.775 r  pl0/s0/destroyed_i_1__8/O
                         net (fo=1, routed)           0.000     2.775    isc0/is14/destroyed_reg_1
    SLICE_X47Y123        FDRE                                         r  isc0/is14/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.816     1.981    isc0/is14/clk
    SLICE_X47Y123        FDRE                                         r  isc0/is14/destroyed_reg/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.430     2.411    
    SLICE_X47Y123        FDRE (Hold_fdre_C_D)         0.092     2.503    isc0/is14/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is5/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.502ns (22.673%)  route 1.712ns (77.327%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 f  vt0/vs0/v_count_reg_reg[2]/Q
                         net (fo=104, routed)         0.606     1.311    isc0/is5/destroyed_reg_i_4__2[2]
    SLICE_X42Y114        LUT5 (Prop_lut5_I4_O)        0.044     1.355 r  isc0/is5/destroyed_i_52__4/O
                         net (fo=1, routed)           0.000     1.355    isc0/is5/destroyed_i_52__4_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     1.466 r  isc0/is5/destroyed_reg_i_18__2/CO[3]
                         net (fo=1, routed)           0.000     1.466    isc0/is5/destroyed_reg_i_18__2_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  isc0/is5/destroyed_reg_i_5__4/CO[1]
                         net (fo=3, routed)           0.595     2.106    isc0/is5/ship_pixel29_in
    SLICE_X47Y118        LUT5 (Prop_lut5_I2_O)        0.116     2.222 r  isc0/is5/destroyed_i_2__3/O
                         net (fo=1, routed)           0.511     2.733    pl0/s0/destroyed_reg_20
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.045     2.778 r  pl0/s0/destroyed_i_1__17/O
                         net (fo=1, routed)           0.000     2.778    isc0/is5/destroyed_reg_0
    SLICE_X43Y123        FDRE                                         r  isc0/is5/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.817     1.982    isc0/is5/clk
    SLICE_X43Y123        FDRE                                         r  isc0/is5/destroyed_reg/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.430     2.412    
    SLICE_X43Y123        FDRE (Hold_fdre_C_D)         0.092     2.504    isc0/is5/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vt0/vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is11/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.523ns (23.611%)  route 1.692ns (76.389%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X40Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vt0/vs0/v_count_reg_reg[1]/Q
                         net (fo=221, routed)         0.637     1.342    vt0/vs0/Q[1]
    SLICE_X49Y120        LUT4 (Prop_lut4_I0_O)        0.046     1.388 r  vt0/vs0/destroyed_i_45__10/O
                         net (fo=1, routed)           0.000     1.388    vt0/vs0/destroyed_i_45__10_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.520 r  vt0/vs0/destroyed_reg_i_13__8/CO[3]
                         net (fo=1, routed)           0.000     1.520    vt0/vs0/destroyed_reg_i_13__8_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.565 r  vt0/vs0/destroyed_reg_i_4__8/CO[1]
                         net (fo=1, routed)           0.595     2.160    isc0/is11/destroyed_reg_2[0]
    SLICE_X57Y120        LUT6 (Prop_lut6_I1_O)        0.114     2.274 r  isc0/is11/destroyed_i_2__9_comp/O
                         net (fo=2, routed)           0.460     2.734    pl0/s0/destroyed_reg_14
    SLICE_X57Y120        LUT5 (Prop_lut5_I2_O)        0.045     2.779 r  pl0/s0/destroyed_i_1__11/O
                         net (fo=1, routed)           0.000     2.779    isc0/is11/destroyed_reg_0
    SLICE_X57Y120        FDRE                                         r  isc0/is11/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.818     1.983    isc0/is11/clk
    SLICE_X57Y120        FDRE                                         r  isc0/is11/destroyed_reg/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.430     2.413    
    SLICE_X57Y120        FDRE (Hold_fdre_C_D)         0.092     2.505    isc0/is11/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vt0/vs0/h_count_reg_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            isc0/is3/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.513ns (23.102%)  route 1.708ns (76.898%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X40Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vt0/vs0/h_count_reg_reg[2]_rep__1/Q
                         net (fo=97, routed)          0.648     1.354    vt0/vs0/h_count_reg_reg[2]_rep__1_0
    SLICE_X49Y106        LUT4 (Prop_lut4_I3_O)        0.049     1.403 r  vt0/vs0/destroyed_i_36__2/O
                         net (fo=1, routed)           0.000     1.403    vt0/vs0/destroyed_i_36__2_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.522 r  vt0/vs0/destroyed_reg_i_8__2/CO[3]
                         net (fo=1, routed)           0.000     1.522    vt0/vs0/destroyed_reg_i_8__2_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.567 r  vt0/vs0/destroyed_reg_i_3__0/CO[1]
                         net (fo=2, routed)           0.526     2.093    isc0/is3/destroyed_reg_1[0]
    SLICE_X52Y111        LUT5 (Prop_lut5_I0_O)        0.114     2.207 r  isc0/is3/destroyed_i_2__1/O
                         net (fo=1, routed)           0.534     2.741    pl0/s0/destroyed_reg_22
    SLICE_X52Y114        LUT5 (Prop_lut5_I2_O)        0.045     2.786 r  pl0/s0/destroyed_i_1__19/O
                         net (fo=1, routed)           0.000     2.786    isc0/is3/destroyed_reg_0
    SLICE_X52Y114        FDRE                                         r  isc0/is3/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.822     1.988    isc0/is3/clk
    SLICE_X52Y114        FDRE                                         r  isc0/is3/destroyed_reg/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.430     2.418    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.092     2.510    isc0/is3/destroyed_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -5.536ns,  Total Violation     -306.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[7]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.456%)  route 1.056ns (64.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 32.274 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.646    36.856    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[7]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502    32.274    vt0/vs0/clk_out1
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[7]_rep/C
                         clock pessimism              0.000    32.274    
                         clock uncertainty           -0.430    31.844    
    SLICE_X42Y106        FDRE (Setup_fdre_C_R)       -0.524    31.320    vt0/vs0/h_count_reg_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -36.856    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[7]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.456%)  route 1.056ns (64.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 32.274 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.646    36.856    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[7]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502    32.274    vt0/vs0/clk_out1
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[7]_rep__0/C
                         clock pessimism              0.000    32.274    
                         clock uncertainty           -0.430    31.844    
    SLICE_X42Y106        FDRE (Setup_fdre_C_R)       -0.524    31.320    vt0/vs0/h_count_reg_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -36.856    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.456%)  route 1.056ns (64.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 32.274 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.646    36.856    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502    32.274    vt0/vs0/clk_out1
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.000    32.274    
                         clock uncertainty           -0.430    31.844    
    SLICE_X42Y106        FDRE (Setup_fdre_C_R)       -0.524    31.320    vt0/vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -36.856    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[8]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.636ns  (logic 0.580ns (35.456%)  route 1.056ns (64.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 32.274 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.646    36.856    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[8]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502    32.274    vt0/vs0/clk_out1
    SLICE_X42Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[8]_rep/C
                         clock pessimism              0.000    32.274    
                         clock uncertainty           -0.430    31.844    
    SLICE_X42Y106        FDRE (Setup_fdre_C_R)       -0.524    31.320    vt0/vs0/h_count_reg_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -36.856    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.495ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.692ns  (logic 0.580ns (34.276%)  route 1.112ns (65.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 32.277 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.703    36.912    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.505    32.277    vt0/vs0/clk_out1
    SLICE_X39Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[2]_rep/C
                         clock pessimism              0.000    32.277    
                         clock uncertainty           -0.430    31.847    
    SLICE_X39Y106        FDRE (Setup_fdre_C_R)       -0.429    31.418    vt0/vs0/h_count_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         31.418    
                         arrival time                         -36.912    
  -------------------------------------------------------------------
                         slack                                 -5.495    

Slack (VIOLATED) :        -5.318ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.511ns  (logic 0.580ns (38.378%)  route 0.931ns (61.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 32.273 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.522    36.732    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.501    32.273    vt0/vs0/clk_out1
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]_rep/C
                         clock pessimism              0.000    32.273    
                         clock uncertainty           -0.430    31.843    
    SLICE_X45Y107        FDRE (Setup_fdre_C_R)       -0.429    31.414    vt0/vs0/h_count_reg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         31.414    
                         arrival time                         -36.732    
  -------------------------------------------------------------------
                         slack                                 -5.318    

Slack (VIOLATED) :        -5.318ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[4]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.511ns  (logic 0.580ns (38.378%)  route 0.931ns (61.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 32.273 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.522    36.732    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[4]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.501    32.273    vt0/vs0/clk_out1
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[4]_rep__2/C
                         clock pessimism              0.000    32.273    
                         clock uncertainty           -0.430    31.843    
    SLICE_X45Y107        FDRE (Setup_fdre_C_R)       -0.429    31.414    vt0/vs0/h_count_reg_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         31.414    
                         arrival time                         -36.732    
  -------------------------------------------------------------------
                         slack                                 -5.318    

Slack (VIOLATED) :        -5.318ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.511ns  (logic 0.580ns (38.378%)  route 0.931ns (61.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 32.273 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.522    36.732    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.501    32.273    vt0/vs0/clk_out1
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[6]/C
                         clock pessimism              0.000    32.273    
                         clock uncertainty           -0.430    31.843    
    SLICE_X45Y107        FDRE (Setup_fdre_C_R)       -0.429    31.414    vt0/vs0/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         31.414    
                         arrival time                         -36.732    
  -------------------------------------------------------------------
                         slack                                 -5.318    

Slack (VIOLATED) :        -5.318ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[6]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.511ns  (logic 0.580ns (38.378%)  route 0.931ns (61.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 32.273 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.522    36.732    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[6]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.501    32.273    vt0/vs0/clk_out1
    SLICE_X45Y107        FDRE                                         r  vt0/vs0/h_count_reg_reg[6]_rep__0/C
                         clock pessimism              0.000    32.273    
                         clock uncertainty           -0.430    31.843    
    SLICE_X45Y107        FDRE (Setup_fdre_C_R)       -0.429    31.414    vt0/vs0/h_count_reg_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         31.414    
                         arrival time                         -36.732    
  -------------------------------------------------------------------
                         slack                                 -5.318    

Slack (VIOLATED) :        -5.306ns  (required time - arrival time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.501ns  (logic 0.580ns (38.646%)  route 0.921ns (61.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 32.274 - 30.769 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618    35.220    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    35.676 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.409    36.086    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.124    36.210 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.511    36.721    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.683    32.452    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.772 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502    32.274    vt0/vs0/clk_out1
    SLICE_X44Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[9]/C
                         clock pessimism              0.000    32.274    
                         clock uncertainty           -0.430    31.844    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.429    31.415    vt0/vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         31.415    
                         arrival time                         -36.721    
  -------------------------------------------------------------------
                         slack                                 -5.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 on_sw_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/v_sync_reg_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.341%)  route 0.215ns (53.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  on_sw_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica/Q
                         net (fo=3, routed)           0.215     1.837    vt0/vs0/on_sw_repN_alias
    SLICE_X47Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  vt0/vs0/v_sync_reg_inv_i_1/O
                         net (fo=1, routed)           0.000     1.882    vt0/vs0/v_sync_reg_inv_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  vt0/vs0/v_sync_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.831     0.833    vt0/vs0/clk_out1
    SLICE_X47Y107        FDRE                                         r  vt0/vs0/v_sync_reg_reg_inv/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.430     1.264    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.092     1.356    vt0/vs0/v_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 on_sw_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_sync_reg_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.341%)  route 0.215ns (53.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  on_sw_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica/Q
                         net (fo=3, routed)           0.215     1.837    vt0/vs0/on_sw_repN_alias
    SLICE_X47Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  vt0/vs0/h_sync_reg_inv_i_1/O
                         net (fo=1, routed)           0.000     1.882    vt0/vs0/h_sync_reg_inv_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  vt0/vs0/h_sync_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.831     0.833    vt0/vs0/clk_out1
    SLICE_X47Y107        FDRE                                         r  vt0/vs0/h_sync_reg_reg_inv/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.430     1.264    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.091     1.355    vt0/vs0/h_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.624%)  route 0.296ns (61.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.143     1.765    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.152     1.962    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[10]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.430     1.266    
    SLICE_X42Y105        FDRE (Hold_fdre_C_R)         0.009     1.275    vt0/vs0/h_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.624%)  route 0.296ns (61.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.143     1.765    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.152     1.962    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[3]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.430     1.266    
    SLICE_X42Y105        FDRE (Hold_fdre_C_R)         0.009     1.275    vt0/vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[4]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.624%)  route 0.296ns (61.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.143     1.765    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.152     1.962    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[4]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[4]_rep__0/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.430     1.266    
    SLICE_X42Y105        FDRE (Hold_fdre_C_R)         0.009     1.275    vt0/vs0/h_count_reg_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 on_sw_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/h_count_reg_reg[8]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.624%)  route 0.296ns (61.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  on_sw_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica_1/Q
                         net (fo=1, routed)           0.143     1.765    vt0/vs0/on_sw_repN_1_alias
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  vt0/vs0/h_count_reg[10]_i_1/O
                         net (fo=36, routed)          0.152     1.962    vt0/vs0/h_count_reg[10]_i_1_n_0
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[8]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.833     0.835    vt0/vs0/clk_out1
    SLICE_X42Y105        FDRE                                         r  vt0/vs0/h_count_reg_reg[8]_rep__0/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.430     1.266    
    SLICE_X42Y105        FDRE (Hold_fdre_C_R)         0.009     1.275    vt0/vs0/h_count_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 on_sw_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/v_count_reg_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.406%)  route 0.286ns (60.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  on_sw_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica/Q
                         net (fo=3, routed)           0.134     1.755    vt0/vs0/on_sw_repN_alias
    SLICE_X44Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.152     1.952    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832     0.834    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.265    
    SLICE_X45Y108        FDRE (Hold_fdre_C_R)        -0.018     1.247    vt0/vs0/v_count_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 on_sw_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/v_count_reg_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.406%)  route 0.286ns (60.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  on_sw_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica/Q
                         net (fo=3, routed)           0.134     1.755    vt0/vs0/on_sw_repN_alias
    SLICE_X44Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.152     1.952    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832     0.834    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[3]_rep/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.265    
    SLICE_X45Y108        FDRE (Hold_fdre_C_R)        -0.018     1.247    vt0/vs0/v_count_reg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 on_sw_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/v_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.406%)  route 0.286ns (60.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  on_sw_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica/Q
                         net (fo=3, routed)           0.134     1.755    vt0/vs0/on_sw_repN_alias
    SLICE_X44Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.152     1.952    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832     0.834    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[4]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.265    
    SLICE_X45Y108        FDRE (Hold_fdre_C_R)        -0.018     1.247    vt0/vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 on_sw_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vt0/vs0/v_count_reg_reg[8]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.406%)  route 0.286ns (60.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  on_sw_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  on_sw_reg_replica/Q
                         net (fo=3, routed)           0.134     1.755    vt0/vs0/on_sw_repN_alias
    SLICE_X44Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  vt0/vs0/v_count_reg[10]_i_1/O
                         net (fo=21, routed)          0.152     1.952    vt0/vs0/v_count_reg[10]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[8]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.898     0.898    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.832     0.834    vt0/vs0/clk_out1
    SLICE_X45Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[8]_rep/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.430     1.265    
    SLICE_X45Y108        FDRE (Hold_fdre_C_R)        -0.018     1.247    vt0/vs0/v_count_reg_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.706    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1178 Endpoints
Min Delay          1178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.127ns  (logic 6.321ns (29.917%)  route 14.807ns (70.083%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.782    14.468    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.153    14.621 r  gc0/g0_b5/O
                         net (fo=1, routed)           2.755    17.376    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.752    21.127 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.127    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.944ns  (logic 6.292ns (30.043%)  route 14.652ns (69.957%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    14.097    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.117    14.214 r  gc0/g0_b10/O
                         net (fo=2, routed)           2.971    17.185    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.759    20.944 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.944    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.923ns  (logic 6.078ns (29.051%)  route 14.844ns (70.949%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.782    14.468    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    14.592 r  gc0/g0_b4/O
                         net (fo=1, routed)           2.792    17.384    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    20.923 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.923    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.774ns  (logic 6.087ns (29.300%)  route 14.687ns (70.700%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.400    14.086    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    14.210 r  gc0/g0_b2/O
                         net (fo=2, routed)           3.017    17.227    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    20.774 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.774    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.552ns  (logic 6.309ns (30.695%)  route 14.244ns (69.305%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    14.097    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.117    14.214 r  gc0/g0_b10/O
                         net (fo=2, routed)           2.562    16.777    vga_r_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.776    20.552 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.552    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.530ns  (logic 6.287ns (30.625%)  route 14.243ns (69.375%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.400    14.086    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.116    14.202 r  gc0/g0_b1/O
                         net (fo=1, routed)           2.573    16.775    vga_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.755    20.530 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.530    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.511ns  (logic 6.086ns (29.674%)  route 14.425ns (70.326%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    13.926    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.124    14.050 r  gc0/g0_b6/O
                         net (fo=2, routed)           2.915    16.965    vga_g_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         3.546    20.511 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.511    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.370ns  (logic 6.086ns (29.879%)  route 14.284ns (70.121%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    13.926    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.124    14.050 r  gc0/g0_b6/O
                         net (fo=2, routed)           2.774    16.824    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    20.370 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.370    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.349ns  (logic 6.092ns (29.935%)  route 14.258ns (70.065%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    14.097    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    14.221 r  gc0/g0_b3/O
                         net (fo=1, routed)           2.577    16.798    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    20.349 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.349    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.342ns  (logic 6.290ns (30.920%)  route 14.052ns (69.080%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    11.984    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.108 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    12.562    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    12.686 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    13.926    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.116    14.042 r  gc0/g0_b7/O
                         net (fo=1, routed)           2.542    16.584    vga_r_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.758    20.342 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.342    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 isc0/is2/ship_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is2/ship_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (66.943%)  route 0.092ns (33.057%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE                         0.000     0.000 r  isc0/is2/ship_y_reg[8]/C
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is2/ship_y_reg[8]/Q
                         net (fo=11, routed)          0.092     0.233    isc0/is2/ship_y_reg[8]_0
    SLICE_X62Y114        LUT6 (Prop_lut6_I2_O)        0.045     0.278 r  isc0/is2/ship_y[9]_i_1__21/O
                         net (fo=1, routed)           0.000     0.278    isc0/is2/ship_y[9]_i_1__21_n_0
    SLICE_X62Y114        FDRE                                         r  isc0/is2/ship_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is12/ship_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is12/ship_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.930%)  route 0.100ns (35.070%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE                         0.000     0.000 r  isc0/is12/ship_y_reg[7]/C
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is12/ship_y_reg[7]/Q
                         net (fo=13, routed)          0.100     0.241    isc0/is12/ship_y_reg[7]_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I3_O)        0.045     0.286 r  isc0/is12/ship_y[8]_i_1__11/O
                         net (fo=1, routed)           0.000     0.286    isc0/is12/ship_y[8]_i_1__11_n_0
    SLICE_X33Y113        FDRE                                         r  isc0/is12/ship_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.767%)  route 0.130ns (44.233%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE                         0.000     0.000 r  isc0/FSM_onehot_state_reg[3]/C
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  isc0/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.130     0.294    isc0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y92         FDSE                                         r  isc0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is0/ship_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is0/ship_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE                         0.000     0.000 r  isc0/is0/ship_y_reg[8]/C
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is0/ship_y_reg[8]/Q
                         net (fo=11, routed)          0.117     0.258    isc0/is0/ship_y_reg[8]_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  isc0/is0/ship_y[8]_i_1/O
                         net (fo=1, routed)           0.000     0.303    isc0/is0/ship_y[8]_i_1_n_0
    SLICE_X55Y121        FDRE                                         r  isc0/is0/ship_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is17/ship_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is17/ship_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE                         0.000     0.000 r  isc0/is17/ship_y_reg[7]/C
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is17/ship_y_reg[7]/Q
                         net (fo=13, routed)          0.122     0.263    isc0/is17/ship_y_reg[7]_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  isc0/is17/ship_y[8]_i_1__16/O
                         net (fo=1, routed)           0.000     0.308    isc0/is17/ship_y[8]_i_1__16_n_0
    SLICE_X30Y107        FDRE                                         r  isc0/is17/ship_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is2/ship_y_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is2/ship_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE                         0.000     0.000 r  isc0/is2/ship_y_reg[10]/C
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is2/ship_y_reg[10]/Q
                         net (fo=8, routed)           0.123     0.264    isc0/is2/ship_y_reg[10]_1
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.045     0.309 r  isc0/is2/ship_y[10]_i_1__1/O
                         net (fo=1, routed)           0.000     0.309    isc0/is2/ship_y[10]_i_1__1_n_0
    SLICE_X63Y114        FDRE                                         r  isc0/is2/ship_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is1/ship_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[5]/C
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is1/ship_y_reg[5]/Q
                         net (fo=16, routed)          0.122     0.263    isc0/is1/ship_y_reg[5]_0
    SLICE_X62Y116        LUT5 (Prop_lut5_I1_O)        0.048     0.311 r  isc0/is1/ship_y[7]_i_1__16/O
                         net (fo=1, routed)           0.000     0.311    isc0/is1/ship_y[7]_i_1__16_n_0
    SLICE_X62Y116        FDRE                                         r  isc0/is1/ship_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is15/ship_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is15/ship_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.812%)  route 0.125ns (40.188%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE                         0.000     0.000 r  isc0/is15/ship_y_reg[7]/C
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/is15/ship_y_reg[7]/Q
                         net (fo=13, routed)          0.125     0.266    isc0/is15/ship_y_reg[7]_0
    SLICE_X29Y114        LUT6 (Prop_lut6_I5_O)        0.045     0.311 r  isc0/is15/ship_y[7]_i_1__6/O
                         net (fo=1, routed)           0.000     0.311    isc0/is15/ship_y[7]_i_1__6_n_0
    SLICE_X29Y114        FDRE                                         r  isc0/is15/ship_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE                         0.000     0.000 r  isc0/h_count_reg[6]/C
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  isc0/h_count_reg[6]/Q
                         net (fo=4, routed)           0.130     0.271    isc0/h_count_reg[6]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.045     0.316 r  isc0/h_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.316    isc0/h_count[8]_i_2_n_0
    SLICE_X40Y93         FDRE                                         r  isc0/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isc0/is7/ship_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is7/ship_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.209ns (65.769%)  route 0.109ns (34.231%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE                         0.000     0.000 r  isc0/is7/ship_y_reg[8]/C
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  isc0/is7/ship_y_reg[8]/Q
                         net (fo=11, routed)          0.109     0.273    isc0/is7/ship_y_reg[8]_0
    SLICE_X39Y120        LUT6 (Prop_lut6_I3_O)        0.045     0.318 r  isc0/is7/ship_y[9]_i_1__4/O
                         net (fo=1, routed)           0.000     0.318    isc0/is7/ship_y0[9]
    SLICE_X39Y120        FDRE                                         r  isc0/is7/ship_y_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.407ns  (logic 6.225ns (27.779%)  route 16.183ns (72.221%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.782    17.371    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.153    17.524 r  gc0/g0_b5/O
                         net (fo=1, routed)           2.755    20.279    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.752    24.030 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.030    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.224ns  (logic 6.196ns (27.881%)  route 16.028ns (72.119%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    17.000    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.117    17.117 r  gc0/g0_b10/O
                         net (fo=2, routed)           2.971    20.088    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.759    23.847 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.847    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.203ns  (logic 5.982ns (26.944%)  route 16.220ns (73.056%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.782    17.371    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    17.495 r  gc0/g0_b4/O
                         net (fo=1, routed)           2.792    20.287    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    23.826 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.826    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.054ns  (logic 5.991ns (27.165%)  route 16.063ns (72.835%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.400    16.989    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    17.113 r  gc0/g0_b2/O
                         net (fo=2, routed)           3.017    20.130    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    23.677 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.677    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.832ns  (logic 6.213ns (28.456%)  route 15.620ns (71.544%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    17.000    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.117    17.117 r  gc0/g0_b10/O
                         net (fo=2, routed)           2.562    19.680    vga_r_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.776    23.455 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.455    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.810ns  (logic 6.191ns (28.387%)  route 15.619ns (71.613%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.400    16.989    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.116    17.105 r  gc0/g0_b1/O
                         net (fo=1, routed)           2.573    19.678    vga_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.755    23.433 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.433    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.791ns  (logic 5.990ns (27.490%)  route 15.801ns (72.510%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    16.829    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.124    16.953 r  gc0/g0_b6/O
                         net (fo=2, routed)           2.915    19.868    vga_g_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         3.546    23.414 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.414    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.650ns  (logic 5.990ns (27.669%)  route 15.660ns (72.331%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    16.829    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.124    16.953 r  gc0/g0_b6/O
                         net (fo=2, routed)           2.774    19.727    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    23.273 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.273    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.629ns  (logic 5.996ns (27.720%)  route 15.634ns (72.280%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    17.000    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  gc0/g0_b3/O
                         net (fo=1, routed)           2.577    19.701    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    23.252 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.252    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.622ns  (logic 6.194ns (28.646%)  route 15.428ns (71.354%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809     1.809    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.621     1.623    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.419     2.042 r  vt0/vs0/h_count_reg_reg[0]/Q
                         net (fo=123, routed)         5.431     7.473    vt0/vt0/i_/g0_b10_i_8_0[0]
    SLICE_X32Y131        LUT6 (Prop_lut6_I4_O)        0.299     7.772 r  vt0/vt0/i_/g0_b10_i_546/O
                         net (fo=1, routed)           0.774     8.547    vt0/vt0/i_/g0_b10_i_546_n_0
    SLICE_X32Y132        LUT3 (Prop_lut3_I0_O)        0.150     8.697 r  vt0/vt0/i_/g0_b10_i_526/O
                         net (fo=1, routed)           0.661     9.358    vt0/vt0/i_/g0_b10_i_526_n_0
    SLICE_X33Y132        LUT6 (Prop_lut6_I2_O)        0.326     9.684 r  vt0/vt0/i_/g0_b10_i_455/O
                         net (fo=1, routed)           0.808    10.492    vt0/vt0/i_/g0_b10_i_455_n_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I3_O)        0.124    10.616 r  vt0/vt0/i_/g0_b10_i_379/O
                         net (fo=1, routed)           0.433    11.049    vt0/vt0/i_/g0_b10_i_379_n_0
    SLICE_X33Y131        LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vt0/vt0/i_/g0_b10_i_291/O
                         net (fo=1, routed)           0.955    12.128    vt0/vt0/i_/g0_b10_i_291_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.252 r  vt0/vt0/i_/g0_b10_i_175/O
                         net (fo=1, routed)           0.000    12.252    vt0/vt0/i_/g0_b10_i_175_n_0
    SLICE_X34Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    12.461 r  vt0/vt0/i_/g0_b10_i_77/O
                         net (fo=1, routed)           0.723    13.184    vt0/vt0/i_/g0_b10_i_77_n_0
    SLICE_X37Y126        LUT5 (Prop_lut5_I3_O)        0.297    13.481 r  vt0/vt0/i_/g0_b10_i_27/O
                         net (fo=2, routed)           0.740    14.221    vt0/vt0/i_/g0_b10_i_27_n_0
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124    14.345 r  vt0/vt0/i_/g0_b10_i_9/O
                         net (fo=1, routed)           1.119    15.465    gc0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    16.829    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.116    16.945 r  gc0/g0_b7/O
                         net (fo=1, routed)           2.542    19.487    vga_r_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.758    23.245 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.245    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vt0/vs0/h_sync_reg_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.406ns (53.099%)  route 1.242ns (46.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.561     0.563    vt0/vs0/clk_out1
    SLICE_X47Y107        FDRE                                         r  vt0/vs0/h_sync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vt0/vs0/h_sync_reg_reg_inv/Q
                         net (fo=1, routed)           1.242     1.946    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.211 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.211    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_sync_reg_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.407ns (52.854%)  route 1.255ns (47.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.561     0.563    vt0/vs0/clk_out1
    SLICE_X47Y107        FDRE                                         r  vt0/vs0/v_sync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vt0/vs0/v_sync_reg_reg_inv/Q
                         net (fo=1, routed)           1.255     1.959    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.224 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.224    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/h_count_reg_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.962ns  (logic 1.570ns (39.626%)  route 2.392ns (60.374%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.564     0.566    vt0/vs0/clk_out1
    SLICE_X45Y106        FDRE                                         r  vt0/vs0/h_count_reg_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vt0/vs0/h_count_reg_reg[7]_rep__1/Q
                         net (fo=94, routed)          0.600     1.307    vt0/vg0/i_/g0_b10_i_31_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.352 r  vt0/vg0/i_/g0_b10_i_17/O
                         net (fo=3, routed)           0.285     1.636    vt0/vg0/i_/g0_b10_i_17_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.681 r  vt0/vg0/i_/g0_b10_i_5/O
                         net (fo=1, routed)           0.261     1.943    gc0/g0_b1_3
    SLICE_X52Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.988 r  gc0/g0_b10_i_1/O
                         net (fo=9, routed)           0.523     2.511    gc0/p_0_out[0]
    SLICE_X66Y135        LUT3 (Prop_lut3_I0_O)        0.045     2.556 r  gc0/g0_b8/O
                         net (fo=1, routed)           0.723     3.279    vga_r_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.528 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.528    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_count_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.097ns  (logic 1.590ns (38.817%)  route 2.507ns (61.183%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vt0/vs0/v_count_reg_reg[2]_rep__0/Q
                         net (fo=73, routed)          0.471     1.176    vt0/vs0/v_count_reg_reg[2]_rep__0_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.221 r  vt0/vs0/g0_b10_i_106/O
                         net (fo=1, routed)           0.097     1.318    vt0/vs0/g0_b10_i_106_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I2_O)        0.045     1.363 r  vt0/vs0/g0_b10_i_35/O
                         net (fo=3, routed)           0.360     1.723    vt0/vg0/player_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.182     1.950    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           0.613     2.609    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.045     2.654 r  gc0/g0_b2/O
                         net (fo=2, routed)           0.783     3.436    vga_b_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.661 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.661    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.102ns  (logic 1.569ns (38.251%)  route 2.533ns (61.749%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563     0.565    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         0.848     1.541    vt0/vt0/g0_b10_i_2
    SLICE_X45Y125        LUT6 (Prop_lut6_I2_O)        0.099     1.640 r  vt0/vt0/i_/g0_b10_i_8/O
                         net (fo=1, routed)           0.270     1.909    vt0/vs0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  vt0/vs0/g0_b10_i_2/O
                         net (fo=9, routed)           0.610     2.564    gc0/vga_b[1][0]
    SLICE_X66Y136        LUT3 (Prop_lut3_I1_O)        0.045     2.609 r  gc0/g0_b3/O
                         net (fo=1, routed)           0.806     3.415    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.667 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.667    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_count_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.123ns  (logic 1.689ns (40.979%)  route 2.433ns (59.021%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vt0/vs0/v_count_reg_reg[2]_rep__0/Q
                         net (fo=73, routed)          0.471     1.176    vt0/vs0/v_count_reg_reg[2]_rep__0_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.221 r  vt0/vs0/g0_b10_i_106/O
                         net (fo=1, routed)           0.097     1.318    vt0/vs0/g0_b10_i_106_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I2_O)        0.045     1.363 r  vt0/vs0/g0_b10_i_35/O
                         net (fo=3, routed)           0.360     1.723    vt0/vg0/player_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.182     1.950    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           0.539     2.535    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.048     2.583 r  gc0/g0_b7/O
                         net (fo=1, routed)           0.783     3.366    vga_r_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.320     4.686 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.686    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_count_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.153ns  (logic 1.613ns (38.843%)  route 2.540ns (61.157%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vt0/vs0/v_count_reg_reg[2]_rep__0/Q
                         net (fo=73, routed)          0.471     1.176    vt0/vs0/v_count_reg_reg[2]_rep__0_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.221 r  vt0/vs0/g0_b10_i_106/O
                         net (fo=1, routed)           0.097     1.318    vt0/vs0/g0_b10_i_106_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I2_O)        0.045     1.363 r  vt0/vs0/g0_b10_i_35/O
                         net (fo=3, routed)           0.360     1.723    vt0/vg0/player_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.182     1.950    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           0.539     2.535    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.045     2.580 r  gc0/g0_b6/O
                         net (fo=2, routed)           0.890     3.469    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.716 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.716    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.178ns  (logic 1.644ns (39.351%)  route 2.534ns (60.649%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563     0.565    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         0.848     1.541    vt0/vt0/g0_b10_i_2
    SLICE_X45Y125        LUT6 (Prop_lut6_I2_O)        0.099     1.640 r  vt0/vt0/i_/g0_b10_i_8/O
                         net (fo=1, routed)           0.270     1.909    vt0/vs0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  vt0/vs0/g0_b10_i_2/O
                         net (fo=9, routed)           0.610     2.564    gc0/vga_b[1][0]
    SLICE_X66Y136        LUT3 (Prop_lut3_I1_O)        0.047     2.611 r  gc0/g0_b10/O
                         net (fo=2, routed)           0.806     3.418    vga_r_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.325     4.743 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.743    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.191ns  (logic 1.556ns (37.128%)  route 2.635ns (62.872%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.563     0.565    vt0/vs0/clk_out1
    SLICE_X44Y108        FDRE                                         r  vt0/vs0/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.128     0.693 r  vt0/vs0/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         0.848     1.541    vt0/vt0/g0_b10_i_2
    SLICE_X45Y125        LUT6 (Prop_lut6_I2_O)        0.099     1.640 r  vt0/vt0/i_/g0_b10_i_8/O
                         net (fo=1, routed)           0.270     1.909    vt0/vs0/rgb_title[0]
    SLICE_X52Y125        LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  vt0/vs0/g0_b10_i_2/O
                         net (fo=9, routed)           0.609     2.563    gc0/vga_b[1][0]
    SLICE_X66Y136        LUT3 (Prop_lut3_I1_O)        0.045     2.608 r  gc0/g0_b4/O
                         net (fo=1, routed)           0.908     3.517    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     4.756 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.756    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vt0/vs0/v_count_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.207ns  (logic 1.613ns (38.348%)  route 2.594ns (61.652%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.562     0.564    vt0/vs0/clk_out1
    SLICE_X41Y111        FDRE                                         r  vt0/vs0/v_count_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vt0/vs0/v_count_reg_reg[2]_rep__0/Q
                         net (fo=73, routed)          0.471     1.176    vt0/vs0/v_count_reg_reg[2]_rep__0_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.221 r  vt0/vs0/g0_b10_i_106/O
                         net (fo=1, routed)           0.097     1.318    vt0/vs0/g0_b10_i_106_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I2_O)        0.045     1.363 r  vt0/vs0/g0_b10_i_35/O
                         net (fo=3, routed)           0.360     1.723    vt0/vg0/player_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.182     1.950    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           0.539     2.535    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.045     2.580 r  gc0/g0_b6/O
                         net (fo=2, routed)           0.944     3.523    vga_g_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.770 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.770    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.809    26.809    u_clkgen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  u_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    u_clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.002 f  u_clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    u_clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.624     0.624    u_clkgen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  u_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    u_clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    u_clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1032 Endpoints
Min Delay          1032 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.389ns  (logic 5.476ns (33.410%)  route 10.914ns (66.590%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.782    14.923    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.153    15.076 r  gc0/g0_b5/O
                         net (fo=1, routed)           2.755    17.831    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.752    21.583 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.583    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.206ns  (logic 5.447ns (33.612%)  route 10.759ns (66.388%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    14.552    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.117    14.669 r  gc0/g0_b10/O
                         net (fo=2, routed)           2.971    17.640    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.759    21.399 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.399    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.185ns  (logic 5.233ns (32.334%)  route 10.951ns (67.666%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.782    14.923    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    15.047 r  gc0/g0_b4/O
                         net (fo=1, routed)           2.792    17.840    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    21.378 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.378    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.036ns  (logic 5.242ns (32.688%)  route 10.794ns (67.312%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.400    14.541    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    14.665 r  gc0/g0_b2/O
                         net (fo=2, routed)           3.017    17.683    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    21.230 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.230    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.814ns  (logic 5.464ns (34.548%)  route 10.351ns (65.452%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    14.552    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.117    14.669 r  gc0/g0_b10/O
                         net (fo=2, routed)           2.562    17.232    vga_r_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.776    21.007 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.007    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.792ns  (logic 5.442ns (34.462%)  route 10.350ns (65.538%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.400    14.541    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.116    14.657 r  gc0/g0_b1/O
                         net (fo=1, routed)           2.573    17.230    vga_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.755    20.985 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.985    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.773ns  (logic 5.241ns (33.230%)  route 10.532ns (66.770%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    14.381    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.124    14.505 r  gc0/g0_b6/O
                         net (fo=2, routed)           2.915    17.420    vga_g_OBUF[2]
    A6                   OBUF (Prop_obuf_I_O)         3.546    20.966 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.966    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.632ns  (logic 5.241ns (33.529%)  route 10.391ns (66.471%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    14.381    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.124    14.505 r  gc0/g0_b6/O
                         net (fo=2, routed)           2.774    17.279    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    20.825 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.825    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.611ns  (logic 5.247ns (33.608%)  route 10.365ns (66.392%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.411    14.552    gc0/p_0_out[2]
    SLICE_X66Y136        LUT3 (Prop_lut3_I2_O)        0.124    14.676 r  gc0/g0_b3/O
                         net (fo=1, routed)           2.577    17.253    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    20.804 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.804    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/inv_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.604ns  (logic 5.445ns (34.893%)  route 10.159ns (65.107%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.591     5.193    gc0/clk
    SLICE_X52Y123        FDRE                                         r  gc0/inv_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.419     5.612 r  gc0/inv_en_reg[6]/Q
                         net (fo=13, routed)          1.484     7.096    isc0/is0/Q[0]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.324     7.420 f  isc0/is0/destroyed_i_4_comp_2/O
                         net (fo=1, routed)           0.998     8.418    isc0/destroyed_i_9_0_repN_2_alias
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.332     8.750 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.872    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.996 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    11.027    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.289    12.440    vt0/vg0/ship_pixel
    SLICE_X49Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vt0/vg0/i_/g0_b10_i_11/O
                         net (fo=1, routed)           0.453    13.017    gc0/g0_b1_1
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.124    13.141 r  gc0/g0_b10_i_3/O
                         net (fo=9, routed)           1.240    14.381    gc0/p_0_out[2]
    SLICE_X66Y135        LUT3 (Prop_lut3_I2_O)        0.116    14.497 r  gc0/g0_b7/O
                         net (fo=1, routed)           2.542    17.040    vga_r_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.758    20.797 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.797    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc0/bug_fix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[39]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.753%)  route 0.214ns (60.247%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    gc0/clk
    SLICE_X59Y84         FDRE                                         r  gc0/bug_fix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  gc0/bug_fix_reg[0]/Q
                         net (fo=1, routed)           0.214     1.836    gc0/ADDSUB_MACRO_inst/Q[0]
    DSP48_X1Y32          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[39]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[46]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  gc0/bug_fix_reg[7]/Q
                         net (fo=1, routed)           0.212     1.858    gc0/ADDSUB_MACRO_inst/Q[7]
    DSP48_X1Y32          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[46]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/lvl_start_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isc0/is8/ship_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.439%)  route 0.223ns (54.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.549     1.468    gc0/clk
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  gc0/lvl_start_reg_rep__0/Q
                         net (fo=97, routed)          0.223     1.833    isc0/is8/ship_y_reg[7]_1
    SLICE_X53Y121        LUT5 (Prop_lut5_I0_O)        0.045     1.878 r  isc0/is8/ship_y[10]_i_1__7/O
                         net (fo=1, routed)           0.000     1.878    isc0/is8/ship_y[10]_i_1__7_n_0
    SLICE_X53Y121        FDRE                                         r  isc0/is8/ship_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/lvl_start_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isc0/is8/ship_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.186ns (43.892%)  route 0.238ns (56.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.549     1.468    gc0/clk
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  gc0/lvl_start_reg_rep__0/Q
                         net (fo=97, routed)          0.238     1.847    isc0/is8/ship_y_reg[7]_1
    SLICE_X57Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  isc0/is8/ship_y[4]_i_1__7/O
                         net (fo=1, routed)           0.000     1.892    isc0/is8/ship_y[4]_i_1__7_n_0
    SLICE_X57Y116        FDRE                                         r  isc0/is8/ship_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[40]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.164ns (38.030%)  route 0.267ns (61.970%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.479    gc0/clk
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  gc0/bug_fix_reg[1]/Q
                         net (fo=1, routed)           0.267     1.911    gc0/ADDSUB_MACRO_inst/Q[1]
    DSP48_X1Y32          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[40]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[44]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.998%)  route 0.268ns (62.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  gc0/bug_fix_reg[5]/Q
                         net (fo=1, routed)           0.268     1.913    gc0/ADDSUB_MACRO_inst/Q[5]
    DSP48_X1Y32          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[44]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[45]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.998%)  route 0.268ns (62.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  gc0/bug_fix_reg[6]/Q
                         net (fo=1, routed)           0.268     1.913    gc0/ADDSUB_MACRO_inst/Q[6]
    DSP48_X1Y32          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[45]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/lvl_start_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isc0/is8/ship_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.740%)  route 0.260ns (58.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.549     1.468    gc0/clk
    SLICE_X57Y121        FDRE                                         r  gc0/lvl_start_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     1.609 f  gc0/lvl_start_reg_rep__0/Q
                         net (fo=97, routed)          0.260     1.869    isc0/is8/ship_y_reg[7]_1
    SLICE_X52Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.914 r  isc0/is8/ship_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.914    isc0/is8/ship_y[7]_i_1_n_0
    SLICE_X52Y124        FDRE                                         r  isc0/is8/ship_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[42]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.164ns (37.651%)  route 0.272ns (62.349%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.479    gc0/clk
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  gc0/bug_fix_reg[3]/Q
                         net (fo=1, routed)           0.272     1.915    gc0/ADDSUB_MACRO_inst/Q[3]
    DSP48_X1Y32          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[42]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc0/bug_fix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[47]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.164ns (37.819%)  route 0.270ns (62.181%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.481    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  gc0/bug_fix_reg[8]/Q
                         net (fo=1, routed)           0.270     1.915    gc0/ADDSUB_MACRO_inst/Q[8]
    DSP48_X1Y32          DSP48E1                                      r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/C[47]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.513ns  (logic 2.292ns (18.316%)  route 10.221ns (81.684%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081    11.777    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.901 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613    12.513    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492     4.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[0]/C

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.513ns  (logic 2.292ns (18.316%)  route 10.221ns (81.684%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081    11.777    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.901 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613    12.513    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492     4.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[1]/C

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.513ns  (logic 2.292ns (18.316%)  route 10.221ns (81.684%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081    11.777    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.901 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613    12.513    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492     4.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[2]/C

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.513ns  (logic 2.292ns (18.316%)  route 10.221ns (81.684%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081    11.777    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.901 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613    12.513    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492     4.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[3]/C

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/destroyed_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.513ns  (logic 2.292ns (18.316%)  route 10.221ns (81.684%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.081    11.777    pl0/s0/ship_pixel
    SLICE_X46Y114        LUT3 (Prop_lut3_I2_O)        0.124    11.901 r  pl0/s0/destroyed_count[4]_i_1/O
                         net (fo=5, routed)           0.613    12.513    gc0/E[0]
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492     4.914    gc0/clk
    SLICE_X46Y114        FDRE                                         r  gc0/destroyed_count_reg[4]/C

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pl0/s1/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.099ns  (logic 2.292ns (18.944%)  route 9.807ns (81.056%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.279    11.975    pl0/s1/ship_pixel
    SLICE_X49Y116        LUT4 (Prop_lut4_I1_O)        0.124    12.099 r  pl0/s1/hit_i_1__0/O
                         net (fo=1, routed)           0.000    12.099    pl0/s1/hit_i_1__0_n_0
    SLICE_X49Y116        FDRE                                         r  pl0/s1/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.490     4.912    pl0/s1/clk
    SLICE_X49Y116        FDRE                                         r  pl0/s1/hit_reg/C

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc0/dsp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.985ns  (logic 2.292ns (19.124%)  route 9.693ns (80.876%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.165    11.861    gc0/ship_pixel
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.985 r  gc0/dsp_clk_i_1/O
                         net (fo=1, routed)           0.000    11.985    gc0/dsp_clk_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  gc0/dsp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.490     4.912    gc0/clk
    SLICE_X49Y116        FDRE                                         r  gc0/dsp_clk_reg/C

Slack:                    inf
  Source:                 isc0/is1/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pl0/s0/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.982ns  (logic 2.292ns (19.129%)  route 9.690ns (80.871%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE                         0.000     0.000 r  isc0/is1/ship_y_reg[3]/C
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  isc0/is1/ship_y_reg[3]/Q
                         net (fo=11, routed)          2.303     2.781    isc0/is1/ship_y_reg[3]_0
    SLICE_X42Y116        LUT2 (Prop_lut2_I1_O)        0.301     3.082 r  isc0/is1/destroyed_i_90/O
                         net (fo=2, routed)           1.113     4.194    isc0/is1/destroyed_i_90_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     4.318 r  isc0/is1/destroyed_i_51__0/O
                         net (fo=1, routed)           1.244     5.562    isc0/is1/destroyed_i_51__0_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.966 r  isc0/is1/destroyed_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.966    isc0/is1/destroyed_reg_i_18_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.123 r  isc0/is1/destroyed_reg_i_5__0/CO[1]
                         net (fo=1, routed)           1.399     7.522    isc0/is1/ship_pixel29_in
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.332     7.854 r  isc0/is1/destroyed_i_2_comp/O
                         net (fo=2, routed)           0.317     8.170    isc0/destroyed_i_7
    SLICE_X52Y117        LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  isc0/destroyed_count[4]_i_11_comp/O
                         net (fo=1, routed)           1.123     9.417    isc0/destroyed_count[4]_i_11_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.541 r  isc0/destroyed_count[4]_i_7_comp_1/O
                         net (fo=1, routed)           1.030    10.572    isc0/destroyed_count[4]_i_7_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.696 r  isc0/destroyed_count[4]_i_3/O
                         net (fo=5, routed)           1.162    11.858    pl0/s0/ship_pixel
    SLICE_X49Y116        LUT4 (Prop_lut4_I1_O)        0.124    11.982 r  pl0/s0/hit_i_1/O
                         net (fo=1, routed)           0.000    11.982    pl0/s0/hit_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  pl0/s0/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.490     4.912    pl0/s0/clk
    SLICE_X49Y116        FDRE                                         r  pl0/s0/hit_reg/C

Slack:                    inf
  Source:                 isc0/is8/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is8/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.263ns  (logic 1.971ns (19.206%)  route 8.292ns (80.794%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116        FDRE                         0.000     0.000 r  isc0/is8/ship_y_reg[3]/C
    SLICE_X57Y116        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  isc0/is8/ship_y_reg[3]/Q
                         net (fo=11, routed)          1.479     1.898    isc0/is8/ship_y_reg[3]_0
    SLICE_X53Y120        LUT2 (Prop_lut2_I1_O)        0.296     2.194 r  isc0/is8/destroyed_i_89__1/O
                         net (fo=2, routed)           1.553     3.747    isc0/is8/destroyed_i_89__1_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I2_O)        0.124     3.871 r  isc0/is8/destroyed_i_51__7/O
                         net (fo=1, routed)           1.223     5.094    isc0/is8/destroyed_i_51__7_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.492 r  isc0/is8/destroyed_reg_i_18__5/CO[3]
                         net (fo=1, routed)           0.000     5.492    isc0/is8/destroyed_reg_i_18__5_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.649 f  isc0/is8/destroyed_reg_i_5__7/CO[1]
                         net (fo=3, routed)           1.664     7.314    isc0/is8/ship_pixel29_in
    SLICE_X55Y120        LUT4 (Prop_lut4_I0_O)        0.329     7.643 r  isc0/is8/destroyed_i_7__5/O
                         net (fo=2, routed)           0.947     8.589    isc0/is8/destroyed_i_7__5_n_0
    SLICE_X55Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.713 r  isc0/is8/destroyed_i_2__6/O
                         net (fo=1, routed)           1.425    10.139    pl0/s0/destroyed_reg_17
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    10.263 r  pl0/s0/destroyed_i_1__14/O
                         net (fo=1, routed)           0.000    10.263    isc0/is8/destroyed_reg_1
    SLICE_X51Y123        FDRE                                         r  isc0/is8/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.480     4.902    isc0/is8/clk
    SLICE_X51Y123        FDRE                                         r  isc0/is8/destroyed_reg/C

Slack:                    inf
  Source:                 isc0/is18/ship_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isc0/is18/destroyed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.018ns  (logic 1.907ns (19.037%)  route 8.111ns (80.963%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE                         0.000     0.000 r  isc0/is18/ship_y_reg[3]/C
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  isc0/is18/ship_y_reg[3]/Q
                         net (fo=11, routed)          0.713     1.132    isc0/is18/ship_y_reg[3]_0
    SLICE_X29Y111        LUT4 (Prop_lut4_I2_O)        0.296     1.428 r  isc0/is18/destroyed_i_58__17/O
                         net (fo=7, routed)           1.992     3.420    isc0/is18/destroyed_i_58__17_n_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.544 r  isc0/is18/destroyed_i_20__15/O
                         net (fo=1, routed)           1.391     4.935    isc0/is18/destroyed_i_20__15_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     5.423 f  isc0/is18/destroyed_reg_i_5__17/CO[1]
                         net (fo=3, routed)           1.129     6.552    isc0/is18/ship_pixel29_in
    SLICE_X41Y111        LUT4 (Prop_lut4_I0_O)        0.332     6.884 r  isc0/is18/destroyed_i_7__15/O
                         net (fo=2, routed)           1.170     8.054    isc0/is18/destroyed_i_7__15_n_0
    SLICE_X36Y111        LUT5 (Prop_lut5_I4_O)        0.124     8.178 r  isc0/is18/destroyed_i_2__16/O
                         net (fo=1, routed)           1.715     9.894    pl0/s0/destroyed_reg_7
    SLICE_X36Y125        LUT5 (Prop_lut5_I2_O)        0.124    10.018 r  pl0/s0/destroyed_i_1__4/O
                         net (fo=1, routed)           0.000    10.018    isc0/is18/destroyed_reg_1
    SLICE_X36Y125        FDRE                                         r  isc0/is18/destroyed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.486     4.908    isc0/is18/clk
    SLICE_X36Y125        FDRE                                         r  isc0/is18/destroyed_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.126ns (38.633%)  route 0.200ns (61.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[45])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[45]
                         net (fo=13, routed)          0.200     0.326    gc0/binary[6]
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.831     1.996    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[6]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.126ns (38.396%)  route 0.202ns (61.604%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[39]
                         net (fo=9, routed)           0.202     0.328    gc0/score[0]
    SLICE_X59Y84         FDRE                                         r  gc0/bug_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.831     1.996    gc0/clk
    SLICE_X59Y84         FDRE                                         r  gc0/bug_fix_reg[0]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.126ns (33.156%)  route 0.254ns (66.844%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[46])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[46]
                         net (fo=13, routed)          0.254     0.380    gc0/binary[7]
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.831     1.996    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[7]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.126ns (32.924%)  route 0.257ns (67.076%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[40]
                         net (fo=5, routed)           0.257     0.383    gc0/binary[1]
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.994    gc0/clk
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[1]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.126ns (32.804%)  route 0.258ns (67.196%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[47]
                         net (fo=13, routed)          0.258     0.384    gc0/binary[8]
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.831     1.996    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[8]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.126ns (29.135%)  route 0.306ns (70.865%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[42]
                         net (fo=14, routed)          0.306     0.432    gc0/binary[3]
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.994    gc0/clk
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[3]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.126ns (28.703%)  route 0.313ns (71.297%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[41]
                         net (fo=7, routed)           0.313     0.439    gc0/binary[2]
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.994    gc0/clk
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[2]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.126ns (28.363%)  route 0.318ns (71.637%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[43]
                         net (fo=12, routed)          0.318     0.444    gc0/binary[4]
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     1.994    gc0/clk
    SLICE_X58Y82         FDRE                                         r  gc0/bug_fix_reg[4]/C

Slack:                    inf
  Source:                 gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            gc0/bug_fix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.126ns (28.185%)  route 0.321ns (71.815%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1                      0.000     0.000 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[44])
                                                      0.126     0.126 r  gc0/ADDSUB_MACRO_inst/dsp_bl.DSP48E_BL/P[44]
                         net (fo=12, routed)          0.321     0.447    gc0/binary[5]
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.831     1.996    gc0/clk
    SLICE_X58Y84         FDRE                                         r  gc0/bug_fix_reg[5]/C

Slack:                    inf
  Source:                 pl0/shot_en_reg[0]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            pl0/s0/hit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.856%)  route 0.305ns (62.144%))
  Logic Levels:           2  (FDSE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDSE                         0.000     0.000 r  pl0/shot_en_reg[0]_inv/C
    SLICE_X48Y122        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  pl0/shot_en_reg[0]_inv/Q
                         net (fo=25, routed)          0.305     0.446    pl0/s0/load__0
    SLICE_X49Y116        LUT4 (Prop_lut4_I3_O)        0.045     0.491 r  pl0/s0/hit_i_1/O
                         net (fo=1, routed)           0.000     0.491    pl0/s0/hit_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  pl0/s0/hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.824     1.989    pl0/s0/clk
    SLICE_X49Y116        FDRE                                         r  pl0/s0/hit_reg/C





