$date
	Thu Mar 21 10:13:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LED_FF_tb $end
$var wire 1 ! led $end
$var reg 1 " clk $end
$var reg 1 # switch $end
$scope module LED_FF_inst $end
$var wire 1 " clk $end
$var wire 1 ! led $end
$var wire 1 # switch $end
$var reg 1 $ r_LED_1 $end
$var reg 1 % r_Switch_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
1"
0!
$end
#1
1%
0"
#2
1"
#3
0"
#4
1"
#5
1!
1$
0%
0"
0#
#6
1"
#7
0"
#8
1"
#9
0"
#10
1"
1#
#11
1%
0"
#12
1"
#13
0"
#14
1"
#15
0!
0$
0%
0"
0#
#16
1"
#17
0"
#18
1"
#19
0"
#20
1"
1#
#21
1%
0"
#22
1"
#23
0"
#24
1"
#25
1!
1$
0%
0"
0#
#26
1"
#27
0"
#28
1"
#29
0"
#30
1"
1#
#31
1%
0"
#32
1"
#33
0"
#34
1"
#35
0!
0$
0%
0"
0#
#36
1"
#37
0"
#38
1"
#39
0"
#40
1"
1#
#41
1%
0"
#42
1"
#43
0"
#44
1"
#45
0"
