
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//colcrt_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400e48 <.init>:
  400e48:	stp	x29, x30, [sp, #-16]!
  400e4c:	mov	x29, sp
  400e50:	bl	401130 <ferror@plt+0x60>
  400e54:	ldp	x29, x30, [sp], #16
  400e58:	ret

Disassembly of section .plt:

0000000000400e60 <memmove@plt-0x20>:
  400e60:	stp	x16, x30, [sp, #-16]!
  400e64:	adrp	x16, 412000 <ferror@plt+0x10f30>
  400e68:	ldr	x17, [x16, #4088]
  400e6c:	add	x16, x16, #0xff8
  400e70:	br	x17
  400e74:	nop
  400e78:	nop
  400e7c:	nop

0000000000400e80 <memmove@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400e84:	ldr	x17, [x16]
  400e88:	add	x16, x16, #0x0
  400e8c:	br	x17

0000000000400e90 <_exit@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400e94:	ldr	x17, [x16, #8]
  400e98:	add	x16, x16, #0x8
  400e9c:	br	x17

0000000000400ea0 <fputs@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ea4:	ldr	x17, [x16, #16]
  400ea8:	add	x16, x16, #0x10
  400eac:	br	x17

0000000000400eb0 <exit@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400eb4:	ldr	x17, [x16, #24]
  400eb8:	add	x16, x16, #0x18
  400ebc:	br	x17

0000000000400ec0 <dup@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ec4:	ldr	x17, [x16, #32]
  400ec8:	add	x16, x16, #0x20
  400ecc:	br	x17

0000000000400ed0 <fputwc@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ed4:	ldr	x17, [x16, #40]
  400ed8:	add	x16, x16, #0x28
  400edc:	br	x17

0000000000400ee0 <ftell@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ee4:	ldr	x17, [x16, #48]
  400ee8:	add	x16, x16, #0x30
  400eec:	br	x17

0000000000400ef0 <__cxa_atexit@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ef4:	ldr	x17, [x16, #56]
  400ef8:	add	x16, x16, #0x38
  400efc:	br	x17

0000000000400f00 <fputc@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f04:	ldr	x17, [x16, #64]
  400f08:	add	x16, x16, #0x40
  400f0c:	br	x17

0000000000400f10 <fileno@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f14:	ldr	x17, [x16, #72]
  400f18:	add	x16, x16, #0x48
  400f1c:	br	x17

0000000000400f20 <wmemset@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f24:	ldr	x17, [x16, #80]
  400f28:	add	x16, x16, #0x50
  400f2c:	br	x17

0000000000400f30 <fclose@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f34:	ldr	x17, [x16, #88]
  400f38:	add	x16, x16, #0x58
  400f3c:	br	x17

0000000000400f40 <iswspace@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f44:	ldr	x17, [x16, #96]
  400f48:	add	x16, x16, #0x60
  400f4c:	br	x17

0000000000400f50 <fopen@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f54:	ldr	x17, [x16, #104]
  400f58:	add	x16, x16, #0x68
  400f5c:	br	x17

0000000000400f60 <bindtextdomain@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f64:	ldr	x17, [x16, #112]
  400f68:	add	x16, x16, #0x70
  400f6c:	br	x17

0000000000400f70 <__libc_start_main@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f74:	ldr	x17, [x16, #120]
  400f78:	add	x16, x16, #0x78
  400f7c:	br	x17

0000000000400f80 <memset@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f84:	ldr	x17, [x16, #128]
  400f88:	add	x16, x16, #0x80
  400f8c:	br	x17

0000000000400f90 <wcslen@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f94:	ldr	x17, [x16, #136]
  400f98:	add	x16, x16, #0x88
  400f9c:	br	x17

0000000000400fa0 <close@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fa4:	ldr	x17, [x16, #144]
  400fa8:	add	x16, x16, #0x90
  400fac:	br	x17

0000000000400fb0 <__gmon_start__@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fb4:	ldr	x17, [x16, #152]
  400fb8:	add	x16, x16, #0x98
  400fbc:	br	x17

0000000000400fc0 <getwc@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fc4:	ldr	x17, [x16, #160]
  400fc8:	add	x16, x16, #0xa0
  400fcc:	br	x17

0000000000400fd0 <fseek@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fd4:	ldr	x17, [x16, #168]
  400fd8:	add	x16, x16, #0xa8
  400fdc:	br	x17

0000000000400fe0 <abort@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fe4:	ldr	x17, [x16, #176]
  400fe8:	add	x16, x16, #0xb0
  400fec:	br	x17

0000000000400ff0 <feof@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ff4:	ldr	x17, [x16, #184]
  400ff8:	add	x16, x16, #0xb8
  400ffc:	br	x17

0000000000401000 <textdomain@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401004:	ldr	x17, [x16, #192]
  401008:	add	x16, x16, #0xc0
  40100c:	br	x17

0000000000401010 <getopt_long@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401014:	ldr	x17, [x16, #200]
  401018:	add	x16, x16, #0xc8
  40101c:	br	x17

0000000000401020 <warn@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401024:	ldr	x17, [x16, #208]
  401028:	add	x16, x16, #0xd0
  40102c:	br	x17

0000000000401030 <fflush@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401034:	ldr	x17, [x16, #216]
  401038:	add	x16, x16, #0xd8
  40103c:	br	x17

0000000000401040 <warnx@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401044:	ldr	x17, [x16, #224]
  401048:	add	x16, x16, #0xe0
  40104c:	br	x17

0000000000401050 <fputws@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401054:	ldr	x17, [x16, #232]
  401058:	add	x16, x16, #0xe8
  40105c:	br	x17

0000000000401060 <dcgettext@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401064:	ldr	x17, [x16, #240]
  401068:	add	x16, x16, #0xf0
  40106c:	br	x17

0000000000401070 <iswprint@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401074:	ldr	x17, [x16, #248]
  401078:	add	x16, x16, #0xf8
  40107c:	br	x17

0000000000401080 <printf@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401084:	ldr	x17, [x16, #256]
  401088:	add	x16, x16, #0x100
  40108c:	br	x17

0000000000401090 <__errno_location@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401094:	ldr	x17, [x16, #264]
  401098:	add	x16, x16, #0x108
  40109c:	br	x17

00000000004010a0 <fprintf@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010a4:	ldr	x17, [x16, #272]
  4010a8:	add	x16, x16, #0x110
  4010ac:	br	x17

00000000004010b0 <err@plt>:
  4010b0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010b4:	ldr	x17, [x16, #280]
  4010b8:	add	x16, x16, #0x118
  4010bc:	br	x17

00000000004010c0 <setlocale@plt>:
  4010c0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010c4:	ldr	x17, [x16, #288]
  4010c8:	add	x16, x16, #0x120
  4010cc:	br	x17

00000000004010d0 <ferror@plt>:
  4010d0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010d4:	ldr	x17, [x16, #296]
  4010d8:	add	x16, x16, #0x128
  4010dc:	br	x17

Disassembly of section .text:

00000000004010e0 <.text>:
  4010e0:	mov	x29, #0x0                   	// #0
  4010e4:	mov	x30, #0x0                   	// #0
  4010e8:	mov	x5, x0
  4010ec:	ldr	x1, [sp]
  4010f0:	add	x2, sp, #0x8
  4010f4:	mov	x6, sp
  4010f8:	movz	x0, #0x0, lsl #48
  4010fc:	movk	x0, #0x0, lsl #32
  401100:	movk	x0, #0x40, lsl #16
  401104:	movk	x0, #0x11ec
  401108:	movz	x3, #0x0, lsl #48
  40110c:	movk	x3, #0x0, lsl #32
  401110:	movk	x3, #0x40, lsl #16
  401114:	movk	x3, #0x1ab8
  401118:	movz	x4, #0x0, lsl #48
  40111c:	movk	x4, #0x0, lsl #32
  401120:	movk	x4, #0x40, lsl #16
  401124:	movk	x4, #0x1b38
  401128:	bl	400f70 <__libc_start_main@plt>
  40112c:	bl	400fe0 <abort@plt>
  401130:	adrp	x0, 412000 <ferror@plt+0x10f30>
  401134:	ldr	x0, [x0, #4064]
  401138:	cbz	x0, 401140 <ferror@plt+0x70>
  40113c:	b	400fb0 <__gmon_start__@plt>
  401140:	ret
  401144:	nop
  401148:	adrp	x0, 413000 <ferror@plt+0x11f30>
  40114c:	add	x0, x0, #0x140
  401150:	adrp	x1, 413000 <ferror@plt+0x11f30>
  401154:	add	x1, x1, #0x140
  401158:	cmp	x1, x0
  40115c:	b.eq	401174 <ferror@plt+0xa4>  // b.none
  401160:	adrp	x1, 401000 <textdomain@plt>
  401164:	ldr	x1, [x1, #2920]
  401168:	cbz	x1, 401174 <ferror@plt+0xa4>
  40116c:	mov	x16, x1
  401170:	br	x16
  401174:	ret
  401178:	adrp	x0, 413000 <ferror@plt+0x11f30>
  40117c:	add	x0, x0, #0x140
  401180:	adrp	x1, 413000 <ferror@plt+0x11f30>
  401184:	add	x1, x1, #0x140
  401188:	sub	x1, x1, x0
  40118c:	lsr	x2, x1, #63
  401190:	add	x1, x2, x1, asr #3
  401194:	cmp	xzr, x1, asr #1
  401198:	asr	x1, x1, #1
  40119c:	b.eq	4011b4 <ferror@plt+0xe4>  // b.none
  4011a0:	adrp	x2, 401000 <textdomain@plt>
  4011a4:	ldr	x2, [x2, #2928]
  4011a8:	cbz	x2, 4011b4 <ferror@plt+0xe4>
  4011ac:	mov	x16, x2
  4011b0:	br	x16
  4011b4:	ret
  4011b8:	stp	x29, x30, [sp, #-32]!
  4011bc:	mov	x29, sp
  4011c0:	str	x19, [sp, #16]
  4011c4:	adrp	x19, 413000 <ferror@plt+0x11f30>
  4011c8:	ldrb	w0, [x19, #360]
  4011cc:	cbnz	w0, 4011dc <ferror@plt+0x10c>
  4011d0:	bl	401148 <ferror@plt+0x78>
  4011d4:	mov	w0, #0x1                   	// #1
  4011d8:	strb	w0, [x19, #360]
  4011dc:	ldr	x19, [sp, #16]
  4011e0:	ldp	x29, x30, [sp], #32
  4011e4:	ret
  4011e8:	b	401178 <ferror@plt+0xa8>
  4011ec:	stp	x29, x30, [sp, #-96]!
  4011f0:	stp	x28, x27, [sp, #16]
  4011f4:	stp	x26, x25, [sp, #32]
  4011f8:	stp	x24, x23, [sp, #48]
  4011fc:	stp	x22, x21, [sp, #64]
  401200:	stp	x20, x19, [sp, #80]
  401204:	mov	x29, sp
  401208:	sub	sp, sp, #0x440
  40120c:	mov	x22, x1
  401210:	mov	w23, w0
  401214:	mov	x0, sp
  401218:	mov	w2, #0x438                 	// #1080
  40121c:	mov	w1, wzr
  401220:	bl	400f80 <memset@plt>
  401224:	adrp	x1, 401000 <textdomain@plt>
  401228:	add	x1, x1, #0xd1f
  40122c:	mov	w0, #0x6                   	// #6
  401230:	bl	4010c0 <setlocale@plt>
  401234:	adrp	x19, 401000 <textdomain@plt>
  401238:	add	x19, x19, #0xc52
  40123c:	adrp	x1, 401000 <textdomain@plt>
  401240:	add	x1, x1, #0xc5d
  401244:	mov	x0, x19
  401248:	bl	400f60 <bindtextdomain@plt>
  40124c:	mov	x0, x19
  401250:	bl	401000 <textdomain@plt>
  401254:	adrp	x0, 401000 <textdomain@plt>
  401258:	add	x0, x0, #0x848
  40125c:	bl	401b40 <ferror@plt+0xa70>
  401260:	cmp	w23, #0x1
  401264:	b.lt	4012c0 <ferror@plt+0x1f0>  // b.tstop
  401268:	mov	w21, wzr
  40126c:	mov	w19, wzr
  401270:	b	401280 <ferror@plt+0x1b0>
  401274:	add	w19, w19, #0x1
  401278:	cmp	w19, w23
  40127c:	b.ge	4012c4 <ferror@plt+0x1f4>  // b.tcont
  401280:	add	x0, x22, w19, sxtw #3
  401284:	ldr	x8, [x0]
  401288:	ldrb	w9, [x8]
  40128c:	cmp	w9, #0x2d
  401290:	b.ne	401274 <ferror@plt+0x1a4>  // b.any
  401294:	ldrb	w8, [x8, #1]
  401298:	cbnz	w8, 401274 <ferror@plt+0x1a4>
  40129c:	sub	w23, w23, #0x1
  4012a0:	sub	w8, w23, w19
  4012a4:	orr	w21, w21, #0x4
  4012a8:	add	x1, x0, #0x8
  4012ac:	sbfiz	x2, x8, #3, #32
  4012b0:	strb	w21, [sp, #1072]
  4012b4:	bl	400e80 <memmove@plt>
  4012b8:	sub	w19, w19, #0x1
  4012bc:	b	401274 <ferror@plt+0x1a4>
  4012c0:	mov	w21, wzr
  4012c4:	adrp	x19, 401000 <textdomain@plt>
  4012c8:	adrp	x20, 401000 <textdomain@plt>
  4012cc:	add	x19, x19, #0xc6f
  4012d0:	add	x20, x20, #0xb98
  4012d4:	mov	w0, w23
  4012d8:	mov	x1, x22
  4012dc:	mov	x2, x19
  4012e0:	mov	x3, x20
  4012e4:	mov	x4, xzr
  4012e8:	bl	401010 <getopt_long@plt>
  4012ec:	cmp	w0, #0x55
  4012f0:	b.gt	40130c <ferror@plt+0x23c>
  4012f4:	cmn	w0, #0x1
  4012f8:	b.eq	401324 <ferror@plt+0x254>  // b.none
  4012fc:	cmp	w0, #0x32
  401300:	b.ne	4016b8 <ferror@plt+0x5e8>  // b.any
  401304:	mov	w8, #0x8                   	// #8
  401308:	b	401318 <ferror@plt+0x248>
  40130c:	cmp	w0, #0x80
  401310:	b.ne	401674 <ferror@plt+0x5a4>  // b.any
  401314:	mov	w8, #0x4                   	// #4
  401318:	orr	w21, w21, w8
  40131c:	strb	w21, [sp, #1072]
  401320:	b	4012d4 <ferror@plt+0x204>
  401324:	adrp	x8, 413000 <ferror@plt+0x11f30>
  401328:	ldrsw	x8, [x8, #328]
  40132c:	mov	x24, sp
  401330:	adrp	x28, 401000 <textdomain@plt>
  401334:	mov	w26, #0x20                  	// #32
  401338:	adrp	x27, 413000 <ferror@plt+0x11f30>
  40133c:	add	x28, x28, #0xb78
  401340:	add	x20, x24, #0x8
  401344:	add	x21, x24, #0x21c
  401348:	sub	w19, w23, w8
  40134c:	add	x25, x22, x8, lsl #3
  401350:	b	40135c <ferror@plt+0x28c>
  401354:	cmp	w19, #0x0
  401358:	b.le	401630 <ferror@plt+0x560>
  40135c:	mov	w2, #0x84                  	// #132
  401360:	mov	x0, x20
  401364:	mov	w1, wzr
  401368:	bl	400f20 <wmemset@plt>
  40136c:	mov	w1, #0x20                  	// #32
  401370:	mov	w2, #0x84                  	// #132
  401374:	mov	x0, x21
  401378:	bl	400f20 <wmemset@plt>
  40137c:	subs	w22, w19, #0x1
  401380:	b.lt	4015e4 <ferror@plt+0x514>  // b.tstop
  401384:	ldr	x0, [x25]
  401388:	adrp	x1, 401000 <textdomain@plt>
  40138c:	add	x1, x1, #0xcd1
  401390:	bl	400f50 <fopen@plt>
  401394:	str	x0, [sp]
  401398:	cbz	x0, 401654 <ferror@plt+0x584>
  40139c:	add	x25, x25, #0x8
  4013a0:	mov	w19, w22
  4013a4:	ldrb	w8, [sp, #1072]
  4013a8:	orr	w9, w8, #0x1
  4013ac:	strb	w9, [sp, #1072]
  4013b0:	tbz	w8, #3, 4013c4 <ferror@plt+0x2f4>
  4013b4:	adrp	x8, 413000 <ferror@plt+0x11f30>
  4013b8:	ldr	x1, [x8, #336]
  4013bc:	mov	w0, #0xa                   	// #10
  4013c0:	bl	400ed0 <fputwc@plt>
  4013c4:	mov	w22, wzr
  4013c8:	cmp	w22, #0x84
  4013cc:	b.lt	401474 <ferror@plt+0x3a4>  // b.tstop
  4013d0:	mov	x0, sp
  4013d4:	mov	w1, w22
  4013d8:	bl	401958 <ferror@plt+0x888>
  4013dc:	bl	401090 <__errno_location@plt>
  4013e0:	str	wzr, [x0]
  4013e4:	ldr	x0, [sp]
  4013e8:	bl	400ee0 <ftell@plt>
  4013ec:	ldr	x8, [sp]
  4013f0:	mov	x22, x0
  4013f4:	mov	x0, x8
  4013f8:	bl	400fc0 <getwc@plt>
  4013fc:	cmp	w0, #0xa
  401400:	b.ne	401424 <ferror@plt+0x354>  // b.any
  401404:	mov	w22, #0xffffffff            	// #-1
  401408:	add	w22, w22, #0x1
  40140c:	b	4013c8 <ferror@plt+0x2f8>
  401410:	ldr	x0, [sp]
  401414:	bl	400fc0 <getwc@plt>
  401418:	cmp	w0, #0xa
  40141c:	mov	x22, x23
  401420:	b.eq	40157c <ferror@plt+0x4ac>  // b.none
  401424:	ldr	x23, [sp]
  401428:	mov	x0, x23
  40142c:	bl	4010d0 <ferror@plt>
  401430:	cbnz	w0, 401618 <ferror@plt+0x548>
  401434:	mov	x0, x23
  401438:	bl	400ff0 <feof@plt>
  40143c:	cbnz	w0, 401618 <ferror@plt+0x548>
  401440:	ldr	x0, [sp]
  401444:	bl	400ee0 <ftell@plt>
  401448:	mov	x23, x0
  40144c:	cmp	x22, x0
  401450:	b.ne	401410 <ferror@plt+0x340>  // b.any
  401454:	ldr	x0, [sp]
  401458:	mov	w1, #0x1                   	// #1
  40145c:	mov	w2, #0x1                   	// #1
  401460:	bl	400fd0 <fseek@plt>
  401464:	cmp	w0, #0x1
  401468:	mov	x23, x22
  40146c:	b.ge	401410 <ferror@plt+0x340>  // b.tcont
  401470:	b	401618 <ferror@plt+0x548>
  401474:	ldr	x0, [sp]
  401478:	bl	400fc0 <getwc@plt>
  40147c:	add	w8, w0, #0x1
  401480:	mov	w23, w0
  401484:	cmp	w8, #0x1c
  401488:	b.hi	4014d0 <ferror@plt+0x400>  // b.pmore
  40148c:	adr	x9, 40149c <ferror@plt+0x3cc>
  401490:	ldrb	w10, [x28, x8]
  401494:	add	x9, x9, x10, lsl #2
  401498:	br	x9
  40149c:	tst	w22, #0x7
  4014a0:	b.eq	4014c4 <ferror@plt+0x3f4>  // b.none
  4014a4:	sxtw	x8, w22
  4014a8:	cmp	x8, #0x82
  4014ac:	add	x22, x8, #0x1
  4014b0:	str	w26, [x20, x8, lsl #2]
  4014b4:	b.gt	4014c4 <ferror@plt+0x3f4>
  4014b8:	and	x9, x22, #0x7
  4014bc:	mov	x8, x22
  4014c0:	cbnz	x9, 4014a8 <ferror@plt+0x3d8>
  4014c4:	sub	w22, w22, #0x1
  4014c8:	add	w22, w22, #0x1
  4014cc:	b	4013c8 <ferror@plt+0x2f8>
  4014d0:	cmp	w23, #0x5f
  4014d4:	b.ne	401508 <ferror@plt+0x438>  // b.any
  4014d8:	add	x8, x24, w22, sxtw #2
  4014dc:	str	w26, [x8, #8]
  4014e0:	ldrb	w8, [sp, #1072]
  4014e4:	tbnz	w8, #2, 4015dc <ferror@plt+0x50c>
  4014e8:	sxtw	x9, w22
  4014ec:	orr	w8, w8, #0x2
  4014f0:	strb	w8, [sp, #1072]
  4014f4:	add	x8, x24, x9, lsl #2
  4014f8:	mov	w9, #0x2d                  	// #45
  4014fc:	str	w9, [x8, #540]
  401500:	add	w22, w22, #0x1
  401504:	b	4013c8 <ferror@plt+0x2f8>
  401508:	mov	w0, w23
  40150c:	bl	401070 <iswprint@plt>
  401510:	cbz	w0, 401588 <ferror@plt+0x4b8>
  401514:	ldrb	w8, [sp, #1072]
  401518:	add	x9, x24, w22, sxtw #2
  40151c:	orr	w8, w8, #0x1
  401520:	strb	w8, [sp, #1072]
  401524:	str	w23, [x9, #8]
  401528:	b	4015dc <ferror@plt+0x50c>
  40152c:	mov	x0, sp
  401530:	mov	w1, w22
  401534:	bl	401958 <ferror@plt+0x888>
  401538:	mov	w22, #0xffffffff            	// #-1
  40153c:	add	w22, w22, #0x1
  401540:	b	4013c8 <ferror@plt+0x2f8>
  401544:	ldr	x0, [sp]
  401548:	bl	400fc0 <getwc@plt>
  40154c:	cmp	w0, #0x37
  401550:	b.eq	401594 <ferror@plt+0x4c4>  // b.none
  401554:	cmp	w0, #0x38
  401558:	b.ne	4015dc <ferror@plt+0x50c>  // b.any
  40155c:	subs	w8, w22, #0x1
  401560:	b.lt	4015dc <ferror@plt+0x50c>  // b.tstop
  401564:	add	x9, x24, w22, uxtw #2
  401568:	mov	w22, w8
  40156c:	str	wzr, [x9, #8]
  401570:	str	w26, [x9, #540]
  401574:	add	w22, w22, #0x1
  401578:	b	4013c8 <ferror@plt+0x2f8>
  40157c:	mov	w22, #0xffffffff            	// #-1
  401580:	add	w22, w22, #0x1
  401584:	b	4013c8 <ferror@plt+0x2f8>
  401588:	sub	w22, w22, #0x1
  40158c:	add	w22, w22, #0x1
  401590:	b	4013c8 <ferror@plt+0x2f8>
  401594:	cmp	w22, #0x1
  401598:	b.lt	4015dc <ferror@plt+0x50c>  // b.tstop
  40159c:	mov	w8, w22
  4015a0:	mov	w9, #0x2                   	// #2
  4015a4:	add	x10, x24, x8, lsl #2
  4015a8:	cmp	x8, #0x2
  4015ac:	str	wzr, [x10, #8]
  4015b0:	str	w26, [x10, #540]
  4015b4:	sub	w10, w9, #0x1
  4015b8:	b.lt	4015cc <ferror@plt+0x4fc>  // b.tstop
  4015bc:	cmp	w9, #0x1
  4015c0:	sub	x8, x8, #0x1
  4015c4:	mov	w9, w10
  4015c8:	b.gt	4015a4 <ferror@plt+0x4d4>
  4015cc:	add	w8, w22, w10
  4015d0:	sub	w22, w8, #0x2
  4015d4:	add	w22, w22, #0x1
  4015d8:	b	4013c8 <ferror@plt+0x2f8>
  4015dc:	add	w22, w22, #0x1
  4015e0:	b	4013c8 <ferror@plt+0x2f8>
  4015e4:	ldr	x8, [x27, #344]
  4015e8:	str	x8, [sp]
  4015ec:	ldrb	w8, [sp, #1072]
  4015f0:	orr	w9, w8, #0x1
  4015f4:	strb	w9, [sp, #1072]
  4015f8:	tbnz	w8, #3, 4013b4 <ferror@plt+0x2e4>
  4015fc:	b	4013c4 <ferror@plt+0x2f4>
  401600:	ldrb	w8, [sp, #1072]
  401604:	mov	x0, sp
  401608:	mov	w1, w22
  40160c:	and	w8, w8, #0xfe
  401610:	strb	w8, [sp, #1072]
  401614:	bl	401958 <ferror@plt+0x888>
  401618:	ldr	x0, [sp]
  40161c:	ldr	x8, [x27, #344]
  401620:	cmp	x0, x8
  401624:	b.eq	401354 <ferror@plt+0x284>  // b.none
  401628:	bl	400f30 <fclose@plt>
  40162c:	b	401354 <ferror@plt+0x284>
  401630:	mov	w0, wzr
  401634:	add	sp, sp, #0x440
  401638:	ldp	x20, x19, [sp, #80]
  40163c:	ldp	x22, x21, [sp, #64]
  401640:	ldp	x24, x23, [sp, #48]
  401644:	ldp	x26, x25, [sp, #32]
  401648:	ldp	x28, x27, [sp, #16]
  40164c:	ldp	x29, x30, [sp], #96
  401650:	ret
  401654:	adrp	x1, 401000 <textdomain@plt>
  401658:	add	x1, x1, #0xcb8
  40165c:	mov	w2, #0x5                   	// #5
  401660:	bl	401060 <dcgettext@plt>
  401664:	ldr	x2, [x25]
  401668:	mov	x1, x0
  40166c:	mov	w0, #0x1                   	// #1
  401670:	bl	4010b0 <err@plt>
  401674:	cmp	w0, #0x56
  401678:	b.ne	4016ac <ferror@plt+0x5dc>  // b.any
  40167c:	adrp	x1, 401000 <textdomain@plt>
  401680:	add	x1, x1, #0xc73
  401684:	mov	w2, #0x5                   	// #5
  401688:	mov	x0, xzr
  40168c:	bl	401060 <dcgettext@plt>
  401690:	adrp	x8, 413000 <ferror@plt+0x11f30>
  401694:	ldr	x1, [x8, #352]
  401698:	adrp	x2, 401000 <textdomain@plt>
  40169c:	add	x2, x2, #0xc7f
  4016a0:	bl	401080 <printf@plt>
  4016a4:	mov	w0, wzr
  4016a8:	bl	400eb0 <exit@plt>
  4016ac:	cmp	w0, #0x68
  4016b0:	b.ne	4016b8 <ferror@plt+0x5e8>  // b.any
  4016b4:	bl	4016f0 <ferror@plt+0x620>
  4016b8:	adrp	x8, 413000 <ferror@plt+0x11f30>
  4016bc:	ldr	x19, [x8, #320]
  4016c0:	adrp	x1, 401000 <textdomain@plt>
  4016c4:	add	x1, x1, #0xc91
  4016c8:	mov	w2, #0x5                   	// #5
  4016cc:	mov	x0, xzr
  4016d0:	bl	401060 <dcgettext@plt>
  4016d4:	adrp	x8, 413000 <ferror@plt+0x11f30>
  4016d8:	ldr	x2, [x8, #352]
  4016dc:	mov	x1, x0
  4016e0:	mov	x0, x19
  4016e4:	bl	4010a0 <fprintf@plt>
  4016e8:	mov	w0, #0x1                   	// #1
  4016ec:	bl	400eb0 <exit@plt>
  4016f0:	stp	x29, x30, [sp, #-32]!
  4016f4:	adrp	x8, 413000 <ferror@plt+0x11f30>
  4016f8:	str	x19, [sp, #16]
  4016fc:	ldr	x19, [x8, #336]
  401700:	adrp	x1, 401000 <textdomain@plt>
  401704:	add	x1, x1, #0xcd3
  401708:	mov	w2, #0x5                   	// #5
  40170c:	mov	x0, xzr
  401710:	mov	x29, sp
  401714:	bl	401060 <dcgettext@plt>
  401718:	mov	x1, x19
  40171c:	bl	400ea0 <fputs@plt>
  401720:	adrp	x1, 401000 <textdomain@plt>
  401724:	add	x1, x1, #0xcdc
  401728:	mov	w2, #0x5                   	// #5
  40172c:	mov	x0, xzr
  401730:	bl	401060 <dcgettext@plt>
  401734:	adrp	x8, 413000 <ferror@plt+0x11f30>
  401738:	ldr	x2, [x8, #352]
  40173c:	mov	x1, x0
  401740:	mov	x0, x19
  401744:	bl	4010a0 <fprintf@plt>
  401748:	mov	w0, #0xa                   	// #10
  40174c:	mov	x1, x19
  401750:	bl	400f00 <fputc@plt>
  401754:	adrp	x1, 401000 <textdomain@plt>
  401758:	add	x1, x1, #0xcf7
  40175c:	mov	w2, #0x5                   	// #5
  401760:	mov	x0, xzr
  401764:	bl	401060 <dcgettext@plt>
  401768:	mov	x1, x19
  40176c:	bl	400ea0 <fputs@plt>
  401770:	adrp	x1, 401000 <textdomain@plt>
  401774:	add	x1, x1, #0xd20
  401778:	mov	w2, #0x5                   	// #5
  40177c:	mov	x0, xzr
  401780:	bl	401060 <dcgettext@plt>
  401784:	mov	x1, x19
  401788:	bl	400ea0 <fputs@plt>
  40178c:	adrp	x1, 401000 <textdomain@plt>
  401790:	add	x1, x1, #0xd2b
  401794:	mov	w2, #0x5                   	// #5
  401798:	mov	x0, xzr
  40179c:	bl	401060 <dcgettext@plt>
  4017a0:	mov	x1, x19
  4017a4:	bl	400ea0 <fputs@plt>
  4017a8:	adrp	x1, 401000 <textdomain@plt>
  4017ac:	add	x1, x1, #0xd5e
  4017b0:	mov	w2, #0x5                   	// #5
  4017b4:	mov	x0, xzr
  4017b8:	bl	401060 <dcgettext@plt>
  4017bc:	mov	x1, x19
  4017c0:	bl	400ea0 <fputs@plt>
  4017c4:	mov	w0, #0xa                   	// #10
  4017c8:	mov	x1, x19
  4017cc:	bl	400f00 <fputc@plt>
  4017d0:	adrp	x1, 401000 <textdomain@plt>
  4017d4:	add	x1, x1, #0xdaa
  4017d8:	mov	w2, #0x5                   	// #5
  4017dc:	mov	x0, xzr
  4017e0:	bl	401060 <dcgettext@plt>
  4017e4:	adrp	x1, 401000 <textdomain@plt>
  4017e8:	mov	x19, x0
  4017ec:	add	x1, x1, #0xdcb
  4017f0:	mov	w2, #0x5                   	// #5
  4017f4:	mov	x0, xzr
  4017f8:	bl	401060 <dcgettext@plt>
  4017fc:	mov	x4, x0
  401800:	adrp	x0, 401000 <textdomain@plt>
  401804:	adrp	x1, 401000 <textdomain@plt>
  401808:	adrp	x3, 401000 <textdomain@plt>
  40180c:	add	x0, x0, #0xd8d
  401810:	add	x1, x1, #0xd9e
  401814:	add	x3, x3, #0xdbc
  401818:	mov	x2, x19
  40181c:	bl	401080 <printf@plt>
  401820:	adrp	x1, 401000 <textdomain@plt>
  401824:	add	x1, x1, #0xddb
  401828:	mov	w2, #0x5                   	// #5
  40182c:	mov	x0, xzr
  401830:	bl	401060 <dcgettext@plt>
  401834:	adrp	x1, 401000 <textdomain@plt>
  401838:	add	x1, x1, #0xdf6
  40183c:	bl	401080 <printf@plt>
  401840:	mov	w0, wzr
  401844:	bl	400eb0 <exit@plt>
  401848:	stp	x29, x30, [sp, #-32]!
  40184c:	adrp	x8, 413000 <ferror@plt+0x11f30>
  401850:	stp	x20, x19, [sp, #16]
  401854:	ldr	x20, [x8, #336]
  401858:	mov	x29, sp
  40185c:	bl	401090 <__errno_location@plt>
  401860:	mov	x19, x0
  401864:	str	wzr, [x0]
  401868:	mov	x0, x20
  40186c:	bl	4010d0 <ferror@plt>
  401870:	cbnz	w0, 401910 <ferror@plt+0x840>
  401874:	mov	x0, x20
  401878:	bl	401030 <fflush@plt>
  40187c:	cbz	w0, 4018d0 <ferror@plt+0x800>
  401880:	ldr	w20, [x19]
  401884:	cmp	w20, #0x9
  401888:	b.eq	401894 <ferror@plt+0x7c4>  // b.none
  40188c:	cmp	w20, #0x20
  401890:	b.ne	401928 <ferror@plt+0x858>  // b.any
  401894:	adrp	x8, 413000 <ferror@plt+0x11f30>
  401898:	ldr	x20, [x8, #320]
  40189c:	str	wzr, [x19]
  4018a0:	mov	x0, x20
  4018a4:	bl	4010d0 <ferror@plt>
  4018a8:	cbnz	w0, 401950 <ferror@plt+0x880>
  4018ac:	mov	x0, x20
  4018b0:	bl	401030 <fflush@plt>
  4018b4:	cbz	w0, 4018f0 <ferror@plt+0x820>
  4018b8:	ldr	w8, [x19]
  4018bc:	cmp	w8, #0x9
  4018c0:	b.ne	401950 <ferror@plt+0x880>  // b.any
  4018c4:	ldp	x20, x19, [sp, #16]
  4018c8:	ldp	x29, x30, [sp], #32
  4018cc:	ret
  4018d0:	mov	x0, x20
  4018d4:	bl	400f10 <fileno@plt>
  4018d8:	tbnz	w0, #31, 401880 <ferror@plt+0x7b0>
  4018dc:	bl	400ec0 <dup@plt>
  4018e0:	tbnz	w0, #31, 401880 <ferror@plt+0x7b0>
  4018e4:	bl	400fa0 <close@plt>
  4018e8:	cbnz	w0, 401880 <ferror@plt+0x7b0>
  4018ec:	b	401894 <ferror@plt+0x7c4>
  4018f0:	mov	x0, x20
  4018f4:	bl	400f10 <fileno@plt>
  4018f8:	tbnz	w0, #31, 4018b8 <ferror@plt+0x7e8>
  4018fc:	bl	400ec0 <dup@plt>
  401900:	tbnz	w0, #31, 4018b8 <ferror@plt+0x7e8>
  401904:	bl	400fa0 <close@plt>
  401908:	cbnz	w0, 4018b8 <ferror@plt+0x7e8>
  40190c:	b	4018c4 <ferror@plt+0x7f4>
  401910:	adrp	x1, 401000 <textdomain@plt>
  401914:	add	x1, x1, #0xcc7
  401918:	mov	w2, #0x5                   	// #5
  40191c:	mov	x0, xzr
  401920:	bl	401060 <dcgettext@plt>
  401924:	b	401940 <ferror@plt+0x870>
  401928:	adrp	x1, 401000 <textdomain@plt>
  40192c:	add	x1, x1, #0xcc7
  401930:	mov	w2, #0x5                   	// #5
  401934:	mov	x0, xzr
  401938:	bl	401060 <dcgettext@plt>
  40193c:	cbnz	w20, 40194c <ferror@plt+0x87c>
  401940:	bl	401040 <warnx@plt>
  401944:	mov	w0, #0x1                   	// #1
  401948:	bl	400e90 <_exit@plt>
  40194c:	bl	401020 <warn@plt>
  401950:	mov	w0, #0x1                   	// #1
  401954:	bl	400e90 <_exit@plt>
  401958:	stp	x29, x30, [sp, #-64]!
  40195c:	stp	x22, x21, [sp, #32]
  401960:	add	x21, x0, #0x8
  401964:	stp	x20, x19, [sp, #48]
  401968:	mov	x19, x0
  40196c:	mov	x0, x21
  401970:	str	x23, [sp, #16]
  401974:	mov	x29, sp
  401978:	mov	w20, w1
  40197c:	bl	400f90 <wcslen@plt>
  401980:	cbz	x0, 4019ac <ferror@plt+0x8dc>
  401984:	add	x8, x19, x0, lsl #2
  401988:	add	x23, x8, #0x4
  40198c:	mov	x22, x23
  401990:	cmp	x23, x21
  401994:	b.cc	4019a8 <ferror@plt+0x8d8>  // b.lo, b.ul, b.last
  401998:	mov	x23, x22
  40199c:	ldr	w0, [x23], #-4
  4019a0:	bl	400f40 <iswspace@plt>
  4019a4:	cbnz	w0, 40198c <ferror@plt+0x8bc>
  4019a8:	str	wzr, [x22, #4]
  4019ac:	adrp	x22, 413000 <ferror@plt+0x11f30>
  4019b0:	ldr	x1, [x22, #336]
  4019b4:	mov	x0, x21
  4019b8:	bl	401050 <fputws@plt>
  4019bc:	ldrb	w8, [x19, #1072]
  4019c0:	tbz	w8, #0, 4019d4 <ferror@plt+0x904>
  4019c4:	ldr	x1, [x22, #336]
  4019c8:	mov	w0, #0xa                   	// #10
  4019cc:	bl	400ed0 <fputwc@plt>
  4019d0:	ldrb	w8, [x19, #1072]
  4019d4:	tst	w8, #0xc
  4019d8:	b.ne	4019e4 <ferror@plt+0x914>  // b.any
  4019dc:	and	w8, w8, #0xfe
  4019e0:	strb	w8, [x19, #1072]
  4019e4:	mov	w2, #0x84                  	// #132
  4019e8:	mov	x0, x21
  4019ec:	mov	w1, wzr
  4019f0:	bl	400f20 <wmemset@plt>
  4019f4:	ldrb	w8, [x19, #1072]
  4019f8:	tbnz	w8, #1, 401a24 <ferror@plt+0x954>
  4019fc:	cmp	w20, #0x1
  401a00:	b.lt	401aa0 <ferror@plt+0x9d0>  // b.tstop
  401a04:	tbz	w8, #3, 401aa0 <ferror@plt+0x9d0>
  401a08:	ldr	x1, [x22, #336]
  401a0c:	ldp	x20, x19, [sp, #48]
  401a10:	ldp	x22, x21, [sp, #32]
  401a14:	ldr	x23, [sp, #16]
  401a18:	mov	w0, #0xa                   	// #10
  401a1c:	ldp	x29, x30, [sp], #64
  401a20:	b	400ed0 <fputwc@plt>
  401a24:	add	x21, x19, #0x21c
  401a28:	and	w8, w8, #0xfffffffd
  401a2c:	mov	x0, x21
  401a30:	strb	w8, [x19, #1072]
  401a34:	str	wzr, [x21, w20, sxtw #2]
  401a38:	bl	400f90 <wcslen@plt>
  401a3c:	cbz	x0, 401a68 <ferror@plt+0x998>
  401a40:	add	x8, x19, x0, lsl #2
  401a44:	add	x20, x8, #0x218
  401a48:	mov	x19, x20
  401a4c:	cmp	x20, x21
  401a50:	b.cc	401a64 <ferror@plt+0x994>  // b.lo, b.ul, b.last
  401a54:	mov	x20, x19
  401a58:	ldr	w0, [x20], #-4
  401a5c:	bl	400f40 <iswspace@plt>
  401a60:	cbnz	w0, 401a48 <ferror@plt+0x978>
  401a64:	str	wzr, [x19, #4]
  401a68:	ldr	x1, [x22, #336]
  401a6c:	mov	x0, x21
  401a70:	bl	401050 <fputws@plt>
  401a74:	ldr	x1, [x22, #336]
  401a78:	mov	w0, #0xa                   	// #10
  401a7c:	bl	400ed0 <fputwc@plt>
  401a80:	mov	x0, x21
  401a84:	ldp	x20, x19, [sp, #48]
  401a88:	ldp	x22, x21, [sp, #32]
  401a8c:	ldr	x23, [sp, #16]
  401a90:	mov	w1, #0x20                  	// #32
  401a94:	mov	w2, #0x84                  	// #132
  401a98:	ldp	x29, x30, [sp], #64
  401a9c:	b	400f20 <wmemset@plt>
  401aa0:	ldp	x20, x19, [sp, #48]
  401aa4:	ldp	x22, x21, [sp, #32]
  401aa8:	ldr	x23, [sp, #16]
  401aac:	ldp	x29, x30, [sp], #64
  401ab0:	ret
  401ab4:	nop
  401ab8:	stp	x29, x30, [sp, #-64]!
  401abc:	mov	x29, sp
  401ac0:	stp	x19, x20, [sp, #16]
  401ac4:	adrp	x20, 412000 <ferror@plt+0x10f30>
  401ac8:	add	x20, x20, #0xdf0
  401acc:	stp	x21, x22, [sp, #32]
  401ad0:	adrp	x21, 412000 <ferror@plt+0x10f30>
  401ad4:	add	x21, x21, #0xde8
  401ad8:	sub	x20, x20, x21
  401adc:	mov	w22, w0
  401ae0:	stp	x23, x24, [sp, #48]
  401ae4:	mov	x23, x1
  401ae8:	mov	x24, x2
  401aec:	bl	400e48 <memmove@plt-0x38>
  401af0:	cmp	xzr, x20, asr #3
  401af4:	b.eq	401b20 <ferror@plt+0xa50>  // b.none
  401af8:	asr	x20, x20, #3
  401afc:	mov	x19, #0x0                   	// #0
  401b00:	ldr	x3, [x21, x19, lsl #3]
  401b04:	mov	x2, x24
  401b08:	add	x19, x19, #0x1
  401b0c:	mov	x1, x23
  401b10:	mov	w0, w22
  401b14:	blr	x3
  401b18:	cmp	x20, x19
  401b1c:	b.ne	401b00 <ferror@plt+0xa30>  // b.any
  401b20:	ldp	x19, x20, [sp, #16]
  401b24:	ldp	x21, x22, [sp, #32]
  401b28:	ldp	x23, x24, [sp, #48]
  401b2c:	ldp	x29, x30, [sp], #64
  401b30:	ret
  401b34:	nop
  401b38:	ret
  401b3c:	nop
  401b40:	adrp	x2, 413000 <ferror@plt+0x11f30>
  401b44:	mov	x1, #0x0                   	// #0
  401b48:	ldr	x2, [x2, #312]
  401b4c:	b	400ef0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401b50 <.fini>:
  401b50:	stp	x29, x30, [sp, #-16]!
  401b54:	mov	x29, sp
  401b58:	ldp	x29, x30, [sp], #16
  401b5c:	ret
