{"sha": "057f9d20f193e883b8c4714c4444cd9513d0c187", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDU3ZjlkMjBmMTkzZTg4M2I4YzQ3MTRjNDQ0NGNkOTUxM2QwYzE4Nw==", "commit": {"author": {"name": "Julia Koval", "email": "julia.koval@intel.com", "date": "2018-03-16T08:11:27Z"}, "committer": {"name": "Julia Koval", "email": "jkoval@gcc.gnu.org", "date": "2018-03-16T08:11:27Z"}, "message": "Fix documentation for CLWB ISA.\n\ngcc/\n\t* doc/invoke.texi (Skylake Server): Add CLWB.\n\tCannonlake): Remove CLWB.\n\nFrom-SVN: r258587", "tree": {"sha": "8a40a17977cbbf13bd9b3e994d886578c066f43c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8a40a17977cbbf13bd9b3e994d886578c066f43c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/057f9d20f193e883b8c4714c4444cd9513d0c187", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/057f9d20f193e883b8c4714c4444cd9513d0c187", "html_url": "https://github.com/Rust-GCC/gccrs/commit/057f9d20f193e883b8c4714c4444cd9513d0c187", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/057f9d20f193e883b8c4714c4444cd9513d0c187/comments", "author": {"login": "vaalfreja", "id": 5216345, "node_id": "MDQ6VXNlcjUyMTYzNDU=", "avatar_url": "https://avatars.githubusercontent.com/u/5216345?v=4", "gravatar_id": "", "url": "https://api.github.com/users/vaalfreja", "html_url": "https://github.com/vaalfreja", "followers_url": "https://api.github.com/users/vaalfreja/followers", "following_url": "https://api.github.com/users/vaalfreja/following{/other_user}", "gists_url": "https://api.github.com/users/vaalfreja/gists{/gist_id}", "starred_url": "https://api.github.com/users/vaalfreja/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/vaalfreja/subscriptions", "organizations_url": "https://api.github.com/users/vaalfreja/orgs", "repos_url": "https://api.github.com/users/vaalfreja/repos", "events_url": "https://api.github.com/users/vaalfreja/events{/privacy}", "received_events_url": "https://api.github.com/users/vaalfreja/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "7b9be7003d3272d2faac9f39a5a6835d583307e0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7b9be7003d3272d2faac9f39a5a6835d583307e0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7b9be7003d3272d2faac9f39a5a6835d583307e0"}], "stats": {"total": 9, "additions": 7, "deletions": 2}, "files": [{"sha": "9ed11727444a5df41b49582e8f453113d9c442fe", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/057f9d20f193e883b8c4714c4444cd9513d0c187/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/057f9d20f193e883b8c4714c4444cd9513d0c187/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=057f9d20f193e883b8c4714c4444cd9513d0c187", "patch": "@@ -1,3 +1,8 @@\n+2018-03-16  Julia Koval  <julia.koval@intel.com>\n+\n+\t* doc/invoke.texi (Skylake Server): Add CLWB.\n+\tCannonlake): Remove CLWB.\n+\n 2018-03-16  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR tree-optimization/84841"}, {"sha": "aca9c8dcebe4851a676a29c6b6bd119853095478", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/057f9d20f193e883b8c4714c4444cd9513d0c187/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/057f9d20f193e883b8c4714c4444cd9513d0c187/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=057f9d20f193e883b8c4714c4444cd9513d0c187", "patch": "@@ -26550,14 +26550,14 @@ AVX5124VNNIW, AVX5124FMAPS and AVX512VPOPCNTDQ instruction set support.\n Intel Skylake Server CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3,\n SSSE3, SSE4.1, SSE4.2, POPCNT, PKU, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA,\n BMI, BMI2, F16C, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVEC, XSAVES, AVX512F,\n-AVX512VL, AVX512BW, AVX512DQ and AVX512CD instruction set support.\n+CLWB, AVX512VL, AVX512BW, AVX512DQ and AVX512CD instruction set support.\n \n @item cannonlake\n Intel Cannonlake Server CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2,\n SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, PKU, AVX, AVX2, AES, PCLMUL, FSGSBASE,\n RDRND, FMA, BMI, BMI2, F16C, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVEC,\n XSAVES, AVX512F, AVX512VL, AVX512BW, AVX512DQ, AVX512CD, AVX512VBMI,\n-AVX512IFMA, SHA, CLWB and UMIP instruction set support.\n+AVX512IFMA, SHA and UMIP instruction set support.\n \n @item icelake-client\n Intel Icelake Client CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2,"}]}