Loading plugins phase: Elapsed time ==> 0s.168ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.333ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.039ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 25 12:21:29 2019


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 25 12:21:29 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 25 12:21:30 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 25 12:21:31 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QUADDEC:Net_1129\
	\QUADDEC:Cnt16:Net_82\
	\QUADDEC:Cnt16:Net_95\
	\QUADDEC:Cnt16:Net_91\
	\QUADDEC:Cnt16:Net_102\
	\QUADDEC:Cnt16:CounterUDB:ctrl_cmod_2\
	\QUADDEC:Cnt16:CounterUDB:ctrl_cmod_1\
	\QUADDEC:Cnt16:CounterUDB:ctrl_cmod_0\
	\UART:BUART:HalfDuplexSend\
	\UART:BUART:FinalAddrMode_2\
	\UART:BUART:FinalAddrMode_1\
	\UART:BUART:FinalAddrMode_0\
	\UART:BUART:reset_sr\
	Net_32


Deleted 14 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_0\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing zero to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QUADDEC:Cnt16:CounterUDB:capt_rising\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QUADDEC:Cnt16:CounterUDB:underflow\ to \QUADDEC:Cnt16:CounterUDB:status_1\
Aliasing \QUADDEC:Cnt16:CounterUDB:tc_i\ to \QUADDEC:Cnt16:CounterUDB:reload_tc\
Aliasing \QUADDEC:bQuadDec:status_4\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QUADDEC:bQuadDec:status_5\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QUADDEC:bQuadDec:status_6\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QUADDEC:Net_1229\ to one
Aliasing tmpOE__EncoderA_net_0 to one
Aliasing tmpOE__EncoderB_net_0 to one
Aliasing Net_30 to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_hd_send_break\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_1\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_0\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_ctrl_mark\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_6\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_5\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_4\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__LED_net_0 to one
Aliasing Net_41 to one
Aliasing \QUADDEC:Cnt16:CounterUDB:prevCapture\\D\ to \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QUADDEC:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QUADDEC:Cnt16:CounterUDB:prevCompare\\D\
Removing Rhs of wire \QUADDEC:Net_1275\[2] = \QUADDEC:Cnt16:Net_49\[3]
Removing Rhs of wire \QUADDEC:Net_1275\[2] = \QUADDEC:Cnt16:CounterUDB:tc_reg_i\[62]
Removing Lhs of wire \QUADDEC:Cnt16:Net_89\[5] = \QUADDEC:Net_1251\[6]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_0\[18] = \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Rhs of wire zero[22] = \QUADDEC:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:ctrl_enable\[31] = \QUADDEC:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:capt_rising\[33] = zero[22]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:capt_falling\[34] = \QUADDEC:Cnt16:CounterUDB:prevCapture\[32]
Removing Rhs of wire \QUADDEC:Net_1260\[38] = \QUADDEC:bQuadDec:state_2\[176]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:final_enable\[40] = \QUADDEC:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:counter_enable\[41] = \QUADDEC:Cnt16:CounterUDB:control_7\[23]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:status_0\[42] = \QUADDEC:Cnt16:CounterUDB:cmp_out_status\[43]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:status_1\[44] = \QUADDEC:Cnt16:CounterUDB:per_zero\[45]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:status_2\[46] = \QUADDEC:Cnt16:CounterUDB:overflow_status\[47]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:status_3\[48] = \QUADDEC:Cnt16:CounterUDB:underflow_status\[49]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:status_4\[50] = \QUADDEC:Cnt16:CounterUDB:hwCapture\[36]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:status_5\[51] = \QUADDEC:Cnt16:CounterUDB:fifo_full\[52]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:status_6\[53] = \QUADDEC:Cnt16:CounterUDB:fifo_nempty\[54]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:overflow\[56] = \QUADDEC:Cnt16:CounterUDB:per_FF\[57]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:underflow\[58] = \QUADDEC:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:tc_i\[61] = \QUADDEC:Cnt16:CounterUDB:reload_tc\[39]
Removing Rhs of wire \QUADDEC:Cnt16:CounterUDB:cmp_out_i\[63] = \QUADDEC:Cnt16:CounterUDB:cmp_equal\[64]
Removing Rhs of wire \QUADDEC:Net_1264\[67] = \QUADDEC:Cnt16:CounterUDB:cmp_out_reg_i\[66]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:dp_dir\[71] = \QUADDEC:Net_1251\[6]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:cs_addr_2\[72] = \QUADDEC:Net_1251\[6]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:cs_addr_1\[73] = \QUADDEC:Cnt16:CounterUDB:count_enable\[70]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:cs_addr_0\[74] = \QUADDEC:Cnt16:CounterUDB:reload\[37]
Removing Lhs of wire \QUADDEC:Net_1290\[151] = \QUADDEC:Net_1275\[2]
Removing Lhs of wire \QUADDEC:bQuadDec:index_filt\[174] = \QUADDEC:Net_1232\[175]
Removing Lhs of wire \QUADDEC:Net_1232\[175] = one[12]
Removing Rhs of wire \QUADDEC:bQuadDec:error\[177] = \QUADDEC:bQuadDec:state_3\[178]
Removing Lhs of wire \QUADDEC:bQuadDec:status_0\[181] = \QUADDEC:Net_530\[182]
Removing Lhs of wire \QUADDEC:bQuadDec:status_1\[183] = \QUADDEC:Net_611\[184]
Removing Lhs of wire \QUADDEC:bQuadDec:status_2\[185] = \QUADDEC:Net_1260\[38]
Removing Lhs of wire \QUADDEC:bQuadDec:status_3\[186] = \QUADDEC:bQuadDec:error\[177]
Removing Lhs of wire \QUADDEC:bQuadDec:status_4\[187] = zero[22]
Removing Lhs of wire \QUADDEC:bQuadDec:status_5\[188] = zero[22]
Removing Lhs of wire \QUADDEC:bQuadDec:status_6\[189] = zero[22]
Removing Lhs of wire \QUADDEC:Net_1229\[194] = one[12]
Removing Lhs of wire \QUADDEC:Net_1272\[195] = \QUADDEC:Net_1264\[67]
Removing Lhs of wire tmpOE__EncoderA_net_0[199] = one[12]
Removing Lhs of wire tmpOE__EncoderB_net_0[204] = one[12]
Removing Lhs of wire \UART:Net_61\[210] = \UART:Net_9\[209]
Removing Lhs of wire Net_30[214] = zero[22]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[215] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[217] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[218] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[222] = zero[22]
Removing Rhs of wire Net_31[227] = \UART:BUART:tx_interrupt_out\[228]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[233] = \UART:BUART:tx_bitclk_dp\[269]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[279] = \UART:BUART:tx_counter_dp\[270]
Removing Lhs of wire \UART:BUART:tx_status_6\[280] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_5\[281] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_4\[282] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_1\[284] = \UART:BUART:tx_fifo_empty\[247]
Removing Lhs of wire \UART:BUART:tx_status_3\[286] = \UART:BUART:tx_fifo_notfull\[246]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[301] = one[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[302] = one[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[303] = one[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[304] = one[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[305] = one[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[306] = one[12]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[307] = one[12]
Removing Lhs of wire tmpOE__LED_net_0[325] = one[12]
Removing Lhs of wire Net_41[326] = one[12]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:prevCapture\\D\[332] = zero[22]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:overflow_reg_i\\D\[333] = \QUADDEC:Cnt16:CounterUDB:overflow\[56]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:underflow_reg_i\\D\[334] = \QUADDEC:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:tc_reg_i\\D\[335] = \QUADDEC:Cnt16:CounterUDB:reload_tc\[39]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:prevCompare\\D\[336] = \QUADDEC:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:cmp_out_reg_i\\D\[337] = \QUADDEC:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:count_stored_i\\D\[338] = \QUADDEC:Net_1203\[69]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[346] = zero[22]

------------------------------------------------------
Aliased 0 equations, 74 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QUADDEC:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QUADDEC:Cnt16:CounterUDB:capt_either_edge\ <= (\QUADDEC:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QUADDEC:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QUADDEC:Cnt16:CounterUDB:reload_tc\ <= (\QUADDEC:Cnt16:CounterUDB:status_1\
	OR \QUADDEC:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QUADDEC:bQuadDec:A_j\' (cost = 1):
\QUADDEC:bQuadDec:A_j\ <= ((\QUADDEC:bQuadDec:quad_A_delayed_0\ and \QUADDEC:bQuadDec:quad_A_delayed_1\ and \QUADDEC:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QUADDEC:bQuadDec:A_k\' (cost = 3):
\QUADDEC:bQuadDec:A_k\ <= ((not \QUADDEC:bQuadDec:quad_A_delayed_0\ and not \QUADDEC:bQuadDec:quad_A_delayed_1\ and not \QUADDEC:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QUADDEC:bQuadDec:B_j\' (cost = 1):
\QUADDEC:bQuadDec:B_j\ <= ((\QUADDEC:bQuadDec:quad_B_delayed_0\ and \QUADDEC:bQuadDec:quad_B_delayed_1\ and \QUADDEC:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QUADDEC:bQuadDec:B_k\' (cost = 3):
\QUADDEC:bQuadDec:B_k\ <= ((not \QUADDEC:bQuadDec:quad_B_delayed_0\ and not \QUADDEC:bQuadDec:quad_B_delayed_1\ and not \QUADDEC:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QUADDEC:Net_1151\' (cost = 0):
\QUADDEC:Net_1151\ <= (not \QUADDEC:Net_1251\);

Note:  Expanding virtual equation for '\QUADDEC:Net_1287\' (cost = 0):
\QUADDEC:Net_1287\ <= (not \QUADDEC:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QUADDEC:Net_1248\' (cost = 2):
\QUADDEC:Net_1248\ <= ((not \QUADDEC:Net_1264\ and \QUADDEC:Net_1275\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 11 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QUADDEC:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \QUADDEC:Cnt16:CounterUDB:hwCapture\[36] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[353] = \UART:BUART:tx_ctrl_mark_last\[290]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.589ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 25 October 2019 12:21:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Estudiantes ITCR\Escritorio\Adquisicion datos\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QUADDEC:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_4
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QUADDEC:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QUADDEC:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QUADDEC:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QUADDEC:Net_1264\, Duplicate of \QUADDEC:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QUADDEC:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QUADDEC:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = EncoderA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EncoderA(0)__PA ,
            fb => Net_1 ,
            pad => EncoderA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EncoderB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EncoderB(0)__PA ,
            fb => Net_2 ,
            pad => EncoderB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_18 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => __ONE__ ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QUADDEC:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QUADDEC:Net_1260\ * \QUADDEC:Net_1203\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:Net_1203_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUADDEC:Net_1260\ * !\QUADDEC:Cnt16:CounterUDB:status_1\ * 
              !\QUADDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QUADDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:overflow\ * 
              !\QUADDEC:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:status_1\ * 
              !\QUADDEC:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:control_7\ * 
              !\QUADDEC:Cnt16:CounterUDB:count_stored_i\ * \QUADDEC:Net_1203\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QUADDEC:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Net_1275\ * \QUADDEC:Net_1251\ * 
              !\QUADDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUADDEC:Net_530\ (fanout=1)

    MacroCell: Name=\QUADDEC:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Net_1275\ * !\QUADDEC:Net_1251\ * 
              !\QUADDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUADDEC:Net_611\ (fanout=1)

    MacroCell: Name=Net_18, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_18 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \QUADDEC:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_A_delayed_0\
        );
        Output = \QUADDEC:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_A_delayed_1\
        );
        Output = \QUADDEC:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \QUADDEC:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_B_delayed_0\
        );
        Output = \QUADDEC:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_B_delayed_1\
        );
        Output = \QUADDEC:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QUADDEC:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              !\QUADDEC:bQuadDec:quad_A_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              \QUADDEC:bQuadDec:quad_A_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\
            + \QUADDEC:Net_1251_split\
        );
        Output = \QUADDEC:Net_1251\ (fanout=6)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:status_1\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QUADDEC:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUADDEC:Cnt16:CounterUDB:status_1\ * 
              !\QUADDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QUADDEC:Net_1275\ (fanout=2)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QUADDEC:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\
            + \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Net_1203\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QUADDEC:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1203_split\
        );
        Output = \QUADDEC:Net_1203\ (fanout=3)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUADDEC:bQuadDec:quad_A_delayed_0\ * 
              !\QUADDEC:bQuadDec:quad_A_delayed_1\ * 
              !\QUADDEC:bQuadDec:quad_A_delayed_2\ * 
              \QUADDEC:bQuadDec:quad_A_filt\
            + \QUADDEC:bQuadDec:quad_A_delayed_0\ * 
              \QUADDEC:bQuadDec:quad_A_delayed_1\ * 
              \QUADDEC:bQuadDec:quad_A_delayed_2\ * 
              !\QUADDEC:bQuadDec:quad_A_filt\
        );
        Output = \QUADDEC:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QUADDEC:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUADDEC:bQuadDec:quad_B_delayed_0\ * 
              !\QUADDEC:bQuadDec:quad_B_delayed_1\ * 
              !\QUADDEC:bQuadDec:quad_B_delayed_2\ * 
              \QUADDEC:bQuadDec:quad_B_filt\
            + \QUADDEC:bQuadDec:quad_B_delayed_0\ * 
              \QUADDEC:bQuadDec:quad_B_delayed_1\ * 
              \QUADDEC:bQuadDec:quad_B_delayed_2\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\
        );
        Output = \QUADDEC:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QUADDEC:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:error\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:Net_1260\ (fanout=10)

    MacroCell: Name=\QUADDEC:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + \QUADDEC:bQuadDec:quad_A_filt\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QUADDEC:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:error\ * \QUADDEC:bQuadDec:state_1\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QUADDEC:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              !\QUADDEC:bQuadDec:error\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \QUADDEC:Net_1251\ ,
            cs_addr_1 => \QUADDEC:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QUADDEC:Cnt16:CounterUDB:reload\ ,
            chain_out => \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \QUADDEC:Net_1251\ ,
            cs_addr_1 => \QUADDEC:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QUADDEC:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QUADDEC:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QUADDEC:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QUADDEC:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QUADDEC:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QUADDEC:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QUADDEC:Net_1260\ ,
            clock => Net_4 ,
            status_6 => \QUADDEC:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QUADDEC:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QUADDEC:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QUADDEC:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QUADDEC:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QUADDEC:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QUADDEC:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_4 ,
            status_3 => \QUADDEC:bQuadDec:error\ ,
            status_2 => \QUADDEC:Net_1260\ ,
            status_1 => \QUADDEC:Net_611\ ,
            status_0 => \QUADDEC:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_31 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QUADDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_4 ,
            control_7 => \QUADDEC:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QUADDEC:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QUADDEC:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QUADDEC:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QUADDEC:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QUADDEC:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QUADDEC:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QUADDEC:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   14 :   58 :   72 : 19.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   38 :  154 :  192 : 19.79 %
  Unique P-terms              :   73 :  311 :  384 : 19.01 %
  Total P-terms               :   82 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.190ms
Tech Mapping phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : EncoderA(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : EncoderB(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : LED(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.88
                   Pterms :            4.82
               Macrocells :            2.24
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       9.44 :       4.22
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_18, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_18 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUADDEC:Net_611\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Net_1275\ * !\QUADDEC:Net_1251\ * 
              !\QUADDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUADDEC:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUADDEC:Net_530\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Net_1275\ * \QUADDEC:Net_1251\ * 
              !\QUADDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUADDEC:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QUADDEC:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_4 ,
        status_3 => \QUADDEC:bQuadDec:error\ ,
        status_2 => \QUADDEC:Net_1260\ ,
        status_1 => \QUADDEC:Net_611\ ,
        status_0 => \QUADDEC:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUADDEC:Cnt16:CounterUDB:status_1\ * 
              !\QUADDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QUADDEC:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QUADDEC:Net_1260\ * !\QUADDEC:Cnt16:CounterUDB:status_1\ * 
              !\QUADDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUADDEC:Net_1260\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:error\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QUADDEC:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QUADDEC:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\
            + \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \QUADDEC:Net_1251\ ,
        cs_addr_1 => \QUADDEC:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QUADDEC:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QUADDEC:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QUADDEC:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QUADDEC:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QUADDEC:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QUADDEC:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_31 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:overflow\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:overflow\ * 
              !\QUADDEC:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:status_1\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:status_1\ * 
              !\QUADDEC:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QUADDEC:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:error\ * \QUADDEC:bQuadDec:state_1\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\QUADDEC:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QUADDEC:Net_1260\ ,
        clock => Net_4 ,
        status_6 => \QUADDEC:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QUADDEC:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QUADDEC:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QUADDEC:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QUADDEC:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QUADDEC:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \QUADDEC:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUADDEC:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              !\QUADDEC:bQuadDec:error\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + \QUADDEC:bQuadDec:quad_A_filt\ * \QUADDEC:bQuadDec:quad_B_filt\ * 
              !\QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_B_delayed_0\
        );
        Output = \QUADDEC:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUADDEC:Net_1251\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              !\QUADDEC:bQuadDec:quad_A_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              \QUADDEC:bQuadDec:quad_A_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1251\ * !\QUADDEC:Net_1260\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\
            + \QUADDEC:Net_1251_split\
        );
        Output = \QUADDEC:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_B_delayed_1\
        );
        Output = \QUADDEC:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUADDEC:bQuadDec:quad_B_delayed_0\ * 
              !\QUADDEC:bQuadDec:quad_B_delayed_1\ * 
              !\QUADDEC:bQuadDec:quad_B_delayed_2\ * 
              \QUADDEC:bQuadDec:quad_B_filt\
            + \QUADDEC:bQuadDec:quad_B_delayed_0\ * 
              \QUADDEC:bQuadDec:quad_B_delayed_1\ * 
              \QUADDEC:bQuadDec:quad_B_delayed_2\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\
        );
        Output = \QUADDEC:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_A_delayed_0\
        );
        Output = \QUADDEC:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \QUADDEC:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUADDEC:bQuadDec:quad_A_delayed_0\ * 
              !\QUADDEC:bQuadDec:quad_A_delayed_1\ * 
              !\QUADDEC:bQuadDec:quad_A_delayed_2\ * 
              \QUADDEC:bQuadDec:quad_A_filt\
            + \QUADDEC:bQuadDec:quad_A_delayed_0\ * 
              \QUADDEC:bQuadDec:quad_A_delayed_1\ * 
              \QUADDEC:bQuadDec:quad_A_delayed_2\ * 
              !\QUADDEC:bQuadDec:quad_A_filt\
        );
        Output = \QUADDEC:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \QUADDEC:Net_1251\ ,
        cs_addr_1 => \QUADDEC:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QUADDEC:Cnt16:CounterUDB:reload\ ,
        chain_out => \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QUADDEC:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Cnt16:CounterUDB:control_7\ * 
              !\QUADDEC:Cnt16:CounterUDB:count_stored_i\ * \QUADDEC:Net_1203\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QUADDEC:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:Net_1203\
        );
        Output = \QUADDEC:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QUADDEC:Net_1203\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:Net_1203_split\
        );
        Output = \QUADDEC:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QUADDEC:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QUADDEC:bQuadDec:quad_A_delayed_1\
        );
        Output = \QUADDEC:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QUADDEC:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QUADDEC:Net_1260\ * \QUADDEC:Net_1203\ * 
              \QUADDEC:bQuadDec:error\ * !\QUADDEC:bQuadDec:state_1\ * 
              !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * !\QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * \QUADDEC:bQuadDec:state_0\
            + !\QUADDEC:Net_1260\ * \QUADDEC:bQuadDec:quad_A_filt\ * 
              \QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              \QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
            + \QUADDEC:bQuadDec:quad_A_filt\ * 
              !\QUADDEC:bQuadDec:quad_B_filt\ * !\QUADDEC:bQuadDec:error\ * 
              !\QUADDEC:bQuadDec:state_1\ * !\QUADDEC:bQuadDec:state_0\
        );
        Output = \QUADDEC:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\QUADDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_4 ,
        control_7 => \QUADDEC:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QUADDEC:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QUADDEC:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QUADDEC:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QUADDEC:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QUADDEC:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QUADDEC:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QUADDEC:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = EncoderA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EncoderA(0)__PA ,
        fb => Net_1 ,
        pad => EncoderA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EncoderB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EncoderB(0)__PA ,
        fb => Net_2 ,
        pad => EncoderB(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=3]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => __ONE__ ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_18 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_4 ,
            dclk_0 => Net_4_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   1 |     * |      NONE |     HI_Z_DIGITAL |      EncoderA(0) | FB(Net_1)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      EncoderB(0) | FB(Net_2)
-----+-----+-------+-----------+------------------+------------------+------------
   6 |   3 |     * |      NONE |         CMOS_OUT |           LED(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_18)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.095ms
Digital Placement phase: Elapsed time ==> 1s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.460ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.313ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.017ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.024ms
API generation phase: Elapsed time ==> 1s.706ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.000ms
