<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="16.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{ECE58653-0AC0-3E44-B879-25FCA0709217}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.18362.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>x64</Platform>
    <ProjectName>HexagonCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\Hexagon;D:\Project\ollvm-tll\lib\Target\Hexagon;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\Hexagon;D:\Project\ollvm-tll\lib\Target\Hexagon;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\Hexagon;D:\Project\ollvm-tll\lib\Target\Hexagon;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\Project\ollvm-tll\build\lib\Target\Hexagon;D:\Project\ollvm-tll\lib\Target\Hexagon;D:\Project\ollvm-tll\build\include;D:\Project\ollvm-tll\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenAsmMatcher.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenAsmWriter.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenDAGISel.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenDFAPacketizer.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dfa-packetizer -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenDFAPacketizer.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenDisassemblerTables.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenInstrInfo.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenMCCodeEmitter.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenRegisterInfo.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenSubtargetInfo.inc.tmp.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\Debug\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\Release\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\MinSizeRel\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I D:/Project/ollvm-tll/lib/Target/Hexagon -I D:/Project/ollvm-tll/include -I D:/Project/ollvm-tll/lib/Target D:/Project/ollvm-tll/lib/Target/Hexagon/Hexagon.td -o D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\Project\ollvm-tll\lib\Target\Hexagon\Hexagon.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepArch.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepITypes.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepInstrInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepMappings.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonDepOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICHVX.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIICScalar.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormats.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonInstrFormatsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsics.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV3.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV5.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonIntrinsicsV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonOperands.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatterns.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPatternsV65.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonPseudo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonRegisterInfo.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonSchedule.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV4.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV55.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV60.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV62.td;D:\Project\ollvm-tll\lib\Target\Hexagon\HexagonScheduleV65.td;D:\Project\ollvm-tll\include\llvm\CodeGen\SDNodeProperties.td;D:\Project\ollvm-tll\include\llvm\CodeGen\ValueTypes.td;D:\Project\ollvm-tll\include\llvm\IR\Attributes.td;D:\Project\ollvm-tll\include\llvm\IR\Intrinsics.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAArch64.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsAMDGPU.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsARM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsBPF.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsHexagon.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsMips.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsNVVM.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsPowerPC.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsSystemZ.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsWebAssembly.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsX86.td;D:\Project\ollvm-tll\include\llvm\IR\IntrinsicsXCore.td;D:\Project\ollvm-tll\include\llvm\Option\OptParser.td;D:\Project\ollvm-tll\include\llvm\TableGen\SearchableTable.td;D:\Project\ollvm-tll\include\llvm\Target\GenericOpcodes.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\RegisterBank.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\Project\ollvm-tll\include\llvm\Target\GlobalISel\Target.td;D:\Project\ollvm-tll\include\llvm\Target\Target.td;D:\Project\ollvm-tll\include\llvm\Target\TargetCallingConv.td;D:\Project\ollvm-tll\include\llvm\Target\TargetItinerary.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSchedule.td;D:\Project\ollvm-tll\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8a9e9b055c6a354a05115829f8d417fb\HexagonGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Updating HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Updating HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Updating HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Updating HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -E copy_if_different D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp D:/Project/ollvm-tll/build/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc.tmp;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\build\CMakeFiles\8bf664675b37f850393f40398ea3296c\HexagonCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenAsmWriter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDAGISel.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenInstrInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;D:\Project\ollvm-tll\build\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\Project\ollvm-tll\lib\Target\Hexagon\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule D:/Project/ollvm-tll/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/Project/ollvm-tll -BD:/Project/ollvm-tll/build --check-stamp-file D:/Project/ollvm-tll/build/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="D:\Project\ollvm-tll\build\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="D:\Project\ollvm-tll\build\ZERO_CHECK.vcxproj">
      <Project>{991F28C1-BAA2-3294-A8DB-19EEB6478608}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\Project\ollvm-tll\build\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{CFADA3AD-9E25-396B-9ABE-5EB7D06EC363}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\Project\ollvm-tll\build\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{CD111E96-FFF2-3391-A865-D4796CC65128}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>