<!DOCTYPE html>

<html lang="zh-TW" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>7.12. The mgb4 driver &#8212; The Linux Kernel unknown version 說明文件</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=03e43079" />
    <link rel="stylesheet" type="text/css" href="../../_static/basic.css?v=b08954a9" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=adfc0c0d" />
    <script src="../../_static/documentation_options.js?v=b446b479"></script>
    <script src="../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/translations.js?v=cbf116e0"></script>
    <link rel="canonical" href="https://projects.localizethedocs.org/linux-docs-l10n/admin-guide/media/mgb4.html" />
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜尋" href="../../search.html" />
    <link rel="next" title="7.13. OMAP 3 Image Signal Processor (ISP) driver" href="omap3isp.html" />
    <link rel="prev" title="7.11. ARM Mali-C55 Image Signal Processor driver" href="mali-c55.html" />

   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  

  
  

<script type="text/javascript" src="../../ltd-provenance.js"></script>
<script type="text/javascript" src="../../ltd-current.js"></script>
<script type="text/javascript" src="../../../../ltd-config.js"></script>
<script type="text/javascript" src="../../../../ltd-flyout.js"></script>

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo of The Linux Kernel"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.19.0</p>







<search id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">快速搜尋</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="前往" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script>


<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">提交補釘</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">行為守則</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">維護者手冊</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">核心 API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">子系統</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">撰寫文件</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">開發工具</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">測試指南</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">即時補釘</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Administration</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#general-guides-to-kernel-administration">General guides to kernel administration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#booting-the-kernel">Booting the kernel</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#tracking-down-and-identifying-problems">Tracking down and identifying problems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#core-kernel-subsystems">Core-kernel subsystems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#block-layer-and-filesystem-administration">Block-layer and filesystem administration</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#device-specific-guides">Device-specific guides</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../acpi/index.html">ACPI 支援</a></li>
<li class="toctree-l3"><a class="reference internal" href="../aoe/index.html">ATA over Ethernet (AoE)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auxdisplay/index.html">Auxiliary Display Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../braille-console.html">Linux Braille Console</a></li>
<li class="toctree-l3"><a class="reference internal" href="../btmrvl.html">btmrvl driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dell_rbu.html">Dell Remote BIOS Update driver (dell_rbu)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../edid.html">EDID</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hw_random.html">Hardware random number generators</a></li>
<li class="toctree-l3"><a class="reference internal" href="../laptops/index.html">Laptop Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lcd-panel-cgram.html">Parallel port LCD/Keypad Panel support</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">Media subsystem admin and user guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvme-multipath.html">Linux NVMe multipath</a></li>
<li class="toctree-l3"><a class="reference internal" href="../parport.html">Parport</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pnp.html">Linux Plug and Play Documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rapidio.html">RapidIO Subsystem Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rtc.html">Real Time Clock (RTC) Drivers for Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="../serial-console.html">Linux Serial Console</a></li>
<li class="toctree-l3"><a class="reference internal" href="../svga.html">Video Mode Selection Support 2.13</a></li>
<li class="toctree-l3"><a class="reference internal" href="../thermal/index.html">Thermal Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../thunderbolt.html">USB4 and Thunderbolt</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vga-softcursor.html">Software cursor for VGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../video-output.html">Video Output Switcher Control</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#workload-analysis">Workload analysis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#everything-else">Everything else</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">建置系統</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reporting-issues.html">回報議題</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">使用者空間工具</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">使用者空間 API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">韌體</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">韌體與裝置樹</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU 架構</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">未排序的文件</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>本頁</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/admin-guide/media/mgb4.rst.txt"
            rel="nofollow">顯示原始碼</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="the-mgb4-driver">
<h1><span class="section-number">7.12. </span>The mgb4 driver<a class="headerlink" href="#the-mgb4-driver" title="連結到這個標頭">¶</a></h1>
<dl class="simple">
<dt>Copyright © 2023 - 2025 Digiteq Automotive</dt><dd><p>author: Martin Tůma &lt;<a class="reference external" href="mailto:martin&#46;tuma&#37;&#52;&#48;digiteqautomotive&#46;com">martin<span>&#46;</span>tuma<span>&#64;</span>digiteqautomotive<span>&#46;</span>com</a>&gt;</p>
</dd>
</dl>
<p>This is a v4l2 device driver for the Digiteq Automotive FrameGrabber 4, a PCIe
card capable of capturing and generating FPD-Link III and GMSL2/3 video streams
as used in the automotive industry.</p>
<section id="sysfs-interface">
<h2><span class="section-number">7.12.1. </span>sysfs interface<a class="headerlink" href="#sysfs-interface" title="連結到這個標頭">¶</a></h2>
<p>The mgb4 driver provides a sysfs interface, that is used to configure video
stream related parameters (some of them must be set properly before the v4l2
device can be opened) and obtain the video device/stream status.</p>
<p>There are two types of parameters - global / PCI card related, found under
<code class="docutils literal notranslate"><span class="pre">/sys/class/video4linux/videoX/device</span></code> and module specific found under
<code class="docutils literal notranslate"><span class="pre">/sys/class/video4linux/videoX</span></code>.</p>
<section id="global-pci-card-parameters">
<h3><span class="section-number">7.12.1.1. </span>Global (PCI card) parameters<a class="headerlink" href="#global-pci-card-parameters" title="連結到這個標頭">¶</a></h3>
<dl>
<dt><strong>module_type</strong> (R):</dt><dd><p>Module type.</p>
<div class="line-block">
<div class="line">0 - No module present</div>
<div class="line">1 - FPDL3</div>
<div class="line">2 - GMSL (one serializer, two daisy chained deserializers)</div>
<div class="line">3 - GMSL (one serializer, two deserializers)</div>
<div class="line">4 - GMSL (two deserializers with two daisy chain outputs)</div>
</div>
</dd>
<dt><strong>module_version</strong> (R):</dt><dd><p>Module version number. Zero in case of a missing module.</p>
</dd>
<dt><strong>fw_type</strong> (R):</dt><dd><p>Firmware type.</p>
<div class="line-block">
<div class="line">1 - FPDL3</div>
<div class="line">2 - GMSL</div>
</div>
</dd>
<dt><strong>fw_version</strong> (R):</dt><dd><p>Firmware version number.</p>
</dd>
<dt><strong>serial_number</strong> (R):</dt><dd><p>Card serial number. The format is:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>PRODUCT-REVISION-SERIES-SERIAL
</pre></div>
</div>
<p>where each component is a 8b number.</p>
</dd>
</dl>
</section>
<section id="common-fpdl3-gmsl-input-parameters">
<h3><span class="section-number">7.12.1.2. </span>Common FPDL3/GMSL input parameters<a class="headerlink" href="#common-fpdl3-gmsl-input-parameters" title="連結到這個標頭">¶</a></h3>
<dl>
<dt><strong>input_id</strong> (R):</dt><dd><p>Input number ID, zero based.</p>
</dd>
<dt><strong>oldi_lane_width</strong> (RW):</dt><dd><p>Number of deserializer output lanes.</p>
<div class="line-block">
<div class="line">0 - single</div>
<div class="line">1 - dual (default)</div>
</div>
</dd>
<dt><strong>color_mapping</strong> (RW):</dt><dd><p>Mapping of the incoming bits in the signal to the colour bits of the pixels.</p>
<div class="line-block">
<div class="line">0 - OLDI/JEIDA</div>
<div class="line">1 - SPWG/VESA (default)</div>
</div>
</dd>
<dt><strong>link_status</strong> (R):</dt><dd><p>Video link status. If the link is locked, chips are properly connected and
communicating at the same speed and protocol. The link can be locked without
an active video stream.</p>
<p>A value of 0 is equivalent to the V4L2_IN_ST_NO_SYNC flag of the V4L2
VIDIOC_ENUMINPUT status bits.</p>
<div class="line-block">
<div class="line">0 - unlocked</div>
<div class="line">1 - locked</div>
</div>
</dd>
<dt><strong>stream_status</strong> (R):</dt><dd><p>Video stream status. A stream is detected if the link is locked, the input
pixel clock is running and the DE signal is moving.</p>
<p>A value of 0 is equivalent to the V4L2_IN_ST_NO_SIGNAL flag of the V4L2
VIDIOC_ENUMINPUT status bits.</p>
<div class="line-block">
<div class="line">0 - not detected</div>
<div class="line">1 - detected</div>
</div>
</dd>
<dt><strong>video_width</strong> (R):</dt><dd><p>Video stream width. This is the actual width as detected by the HW.</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in the width
field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>video_height</strong> (R):</dt><dd><p>Video stream height. This is the actual height as detected by the HW.</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in the height
field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>vsync_status</strong> (R):</dt><dd><p>The type of VSYNC pulses as detected by the video format detector.</p>
<p>The value is equivalent to the flags returned by VIDIOC_QUERY_DV_TIMINGS in
the polarities field of the v4l2_bt_timings struct.</p>
<div class="line-block">
<div class="line">0 - active low</div>
<div class="line">1 - active high</div>
<div class="line">2 - not available</div>
</div>
</dd>
<dt><strong>hsync_status</strong> (R):</dt><dd><p>The type of HSYNC pulses as detected by the video format detector.</p>
<p>The value is equivalent to the flags returned by VIDIOC_QUERY_DV_TIMINGS in
the polarities field of the v4l2_bt_timings struct.</p>
<div class="line-block">
<div class="line">0 - active low</div>
<div class="line">1 - active high</div>
<div class="line">2 - not available</div>
</div>
</dd>
<dt><strong>vsync_gap_length</strong> (RW):</dt><dd><p>If the incoming video signal does not contain synchronization VSYNC and
HSYNC pulses, these must be generated internally in the FPGA to achieve
the correct frame ordering. This value indicates, how many &quot;empty&quot; pixels
(pixels with deasserted Data Enable signal) are necessary to generate the
internal VSYNC pulse.</p>
</dd>
<dt><strong>hsync_gap_length</strong> (RW):</dt><dd><p>If the incoming video signal does not contain synchronization VSYNC and
HSYNC pulses, these must be generated internally in the FPGA to achieve
the correct frame ordering. This value indicates, how many &quot;empty&quot; pixels
(pixels with deasserted Data Enable signal) are necessary to generate the
internal HSYNC pulse. The value must be greater than 1 and smaller than
vsync_gap_length.</p>
</dd>
<dt><strong>pclk_frequency</strong> (R):</dt><dd><p>Input pixel clock frequency in kHz.</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in
the pixelclock field of the v4l2_bt_timings struct.</p>
<p><em>Note: The frequency_range parameter must be set properly first to get
a valid frequency here.</em></p>
</dd>
<dt><strong>hsync_width</strong> (R):</dt><dd><p>Width of the HSYNC signal in PCLK clock ticks.</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in
the hsync field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>vsync_width</strong> (R):</dt><dd><p>Width of the VSYNC signal in PCLK clock ticks.</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in
the vsync field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>hback_porch</strong> (R):</dt><dd><p>Number of PCLK pulses between deassertion of the HSYNC signal and the first
valid pixel in the video line (marked by DE=1).</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in
the hbackporch field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>hfront_porch</strong> (R):</dt><dd><p>Number of PCLK pulses between the end of the last valid pixel in the video
line (marked by DE=1) and assertion of the HSYNC signal.</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in
the hfrontporch field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>vback_porch</strong> (R):</dt><dd><p>Number of video lines between deassertion of the VSYNC signal and the video
line with the first valid pixel (marked by DE=1).</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in
the vbackporch field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>vfront_porch</strong> (R):</dt><dd><p>Number of video lines between the end of the last valid pixel line (marked
by DE=1) and assertion of the VSYNC signal.</p>
<p>The value is identical to what VIDIOC_QUERY_DV_TIMINGS returns in
the vfrontporch field of the v4l2_bt_timings struct.</p>
</dd>
<dt><strong>frequency_range</strong> (RW)</dt><dd><p>PLL frequency range of the OLDI input clock generator. The PLL frequency is
derived from the Pixel Clock Frequency (PCLK) and is equal to PCLK if
oldi_lane_width is set to &quot;single&quot; and PCLK/2 if oldi_lane_width is set to
&quot;dual&quot;.</p>
<div class="line-block">
<div class="line">0 - PLL &lt; 50MHz (default)</div>
<div class="line">1 - PLL &gt;= 50MHz</div>
</div>
<p><em>Note: This parameter can not be changed while the input v4l2 device is
open.</em></p>
</dd>
</dl>
</section>
<section id="common-fpdl3-gmsl-output-parameters">
<h3><span class="section-number">7.12.1.3. </span>Common FPDL3/GMSL output parameters<a class="headerlink" href="#common-fpdl3-gmsl-output-parameters" title="連結到這個標頭">¶</a></h3>
<dl>
<dt><strong>output_id</strong> (R):</dt><dd><p>Output number ID, zero based.</p>
</dd>
<dt><strong>video_source</strong> (RW):</dt><dd><p>Output video source. If set to 0 or 1, the source is the corresponding card
input and the v4l2 output devices are disabled. If set to 2 or 3, the source
is the corresponding v4l2 video output device. The default is
the corresponding v4l2 output, i.e. 2 for OUT1 and 3 for OUT2.</p>
<div class="line-block">
<div class="line">0 - input 0</div>
<div class="line">1 - input 1</div>
<div class="line">2 - v4l2 output 0</div>
<div class="line">3 - v4l2 output 1</div>
</div>
<p><em>Note: This parameter can not be changed while ANY of the input/output v4l2
devices is open.</em></p>
</dd>
<dt><strong>display_width</strong> (RW):</dt><dd><p>Display width. There is no autodetection of the connected display, so the
proper value must be set before the start of streaming. The default width
is 1280.</p>
<p><em>Note: This parameter can not be changed while the output v4l2 device is
open.</em></p>
</dd>
<dt><strong>display_height</strong> (RW):</dt><dd><p>Display height. There is no autodetection of the connected display, so the
proper value must be set before the start of streaming. The default height
is 640.</p>
<p><em>Note: This parameter can not be changed while the output v4l2 device is
open.</em></p>
</dd>
<dt><strong>frame_rate</strong> (RW):</dt><dd><p>Output video signal frame rate limit in frames per second. Due to
the limited output pixel clock steps, the card can not always generate
a frame rate perfectly matching the value required by the connected display.
Using this parameter one can limit the frame rate by &quot;crippling&quot; the signal
so that the lines are not equal (the porches of the last line differ) but
the signal appears like having the exact frame rate to the connected display.
The default frame rate limit is 60Hz.</p>
</dd>
<dt><strong>hsync_polarity</strong> (RW):</dt><dd><p>HSYNC signal polarity.</p>
<div class="line-block">
<div class="line">0 - active low (default)</div>
<div class="line">1 - active high</div>
</div>
</dd>
<dt><strong>vsync_polarity</strong> (RW):</dt><dd><p>VSYNC signal polarity.</p>
<div class="line-block">
<div class="line">0 - active low (default)</div>
<div class="line">1 - active high</div>
</div>
</dd>
<dt><strong>de_polarity</strong> (RW):</dt><dd><p>DE signal polarity.</p>
<div class="line-block">
<div class="line">0 - active low</div>
<div class="line">1 - active high (default)</div>
</div>
</dd>
<dt><strong>pclk_frequency</strong> (RW):</dt><dd><p>Output pixel clock frequency. Allowed values are between 25000-190000(kHz)
and there is a non-linear stepping between two consecutive allowed
frequencies. The driver finds the nearest allowed frequency to the given
value and sets it. When reading this property, you get the exact
frequency set by the driver. The default frequency is 61150kHz.</p>
<p><em>Note: This parameter can not be changed while the output v4l2 device is
open.</em></p>
</dd>
<dt><strong>hsync_width</strong> (RW):</dt><dd><p>Width of the HSYNC signal in pixels. The default value is 40.</p>
</dd>
<dt><strong>vsync_width</strong> (RW):</dt><dd><p>Width of the VSYNC signal in video lines. The default value is 20.</p>
</dd>
<dt><strong>hback_porch</strong> (RW):</dt><dd><p>Number of PCLK pulses between deassertion of the HSYNC signal and the first
valid pixel in the video line (marked by DE=1). The default value is 50.</p>
</dd>
<dt><strong>hfront_porch</strong> (RW):</dt><dd><p>Number of PCLK pulses between the end of the last valid pixel in the video
line (marked by DE=1) and assertion of the HSYNC signal. The default value
is 50.</p>
</dd>
<dt><strong>vback_porch</strong> (RW):</dt><dd><p>Number of video lines between deassertion of the VSYNC signal and the video
line with the first valid pixel (marked by DE=1). The default value is 31.</p>
</dd>
<dt><strong>vfront_porch</strong> (RW):</dt><dd><p>Number of video lines between the end of the last valid pixel line (marked
by DE=1) and assertion of the VSYNC signal. The default value is 30.</p>
</dd>
</dl>
</section>
<section id="fpdl3-specific-input-parameters">
<h3><span class="section-number">7.12.1.4. </span>FPDL3 specific input parameters<a class="headerlink" href="#fpdl3-specific-input-parameters" title="連結到這個標頭">¶</a></h3>
<dl>
<dt><strong>fpdl3_input_width</strong> (RW):</dt><dd><p>Number of deserializer input lines.</p>
<div class="line-block">
<div class="line">0 - auto (default)</div>
<div class="line">1 - single</div>
<div class="line">2 - dual</div>
</div>
</dd>
</dl>
</section>
<section id="fpdl3-specific-output-parameters">
<h3><span class="section-number">7.12.1.5. </span>FPDL3 specific output parameters<a class="headerlink" href="#fpdl3-specific-output-parameters" title="連結到這個標頭">¶</a></h3>
<dl>
<dt><strong>fpdl3_output_width</strong> (RW):</dt><dd><p>Number of serializer output lines.</p>
<div class="line-block">
<div class="line">0 - auto (default)</div>
<div class="line">1 - single</div>
<div class="line">2 - dual</div>
</div>
</dd>
</dl>
</section>
<section id="gmsl-specific-input-parameters">
<h3><span class="section-number">7.12.1.6. </span>GMSL specific input parameters<a class="headerlink" href="#gmsl-specific-input-parameters" title="連結到這個標頭">¶</a></h3>
<dl>
<dt><strong>gmsl_mode</strong> (RW):</dt><dd><p>GMSL speed mode.</p>
<div class="line-block">
<div class="line">0 - 12Gb/s (default)</div>
<div class="line">1 - 6Gb/s</div>
<div class="line">2 - 3Gb/s</div>
<div class="line">3 - 1.5Gb/s</div>
</div>
</dd>
<dt><strong>gmsl_stream_id</strong> (RW):</dt><dd><p>The GMSL multi-stream contains up to four video streams. This parameter
selects which stream is captured by the video input. The value is the
zero-based index of the stream. The default stream id is 0.</p>
<p><em>Note: This parameter can not be changed while the input v4l2 device is
open.</em></p>
</dd>
<dt><strong>gmsl_fec</strong> (RW):</dt><dd><p>GMSL Forward Error Correction (FEC).</p>
<div class="line-block">
<div class="line">0 - disabled</div>
<div class="line">1 - enabled (default)</div>
</div>
</dd>
</dl>
</section>
</section>
<section id="mtd-partitions">
<h2><span class="section-number">7.12.2. </span>MTD partitions<a class="headerlink" href="#mtd-partitions" title="連結到這個標頭">¶</a></h2>
<dl class="simple">
<dt>The mgb4 driver creates a MTD device with two partitions:</dt><dd><ul class="simple">
<li><p>mgb4-fw.X - FPGA firmware.</p></li>
<li><p>mgb4-data.X - Factory settings, e.g. card serial number.</p></li>
</ul>
</dd>
</dl>
<p>The <em>mgb4-fw</em> partition is writable and is used for FW updates, <em>mgb4-data</em> is
read-only. The <em>X</em> attached to the partition name represents the card number.
Depending on the CONFIG_MTD_PARTITIONED_MASTER kernel configuration, you may
also have a third partition named <em>mgb4-flash</em> available in the system. This
partition represents the whole, unpartitioned, card's FLASH memory and one should
not fiddle with it...</p>
</section>
<section id="iio-triggers">
<h2><span class="section-number">7.12.3. </span>IIO (triggers)<a class="headerlink" href="#iio-triggers" title="連結到這個標頭">¶</a></h2>
<p>The mgb4 driver creates an Industrial I/O (IIO) device that provides trigger and
signal level status capability. The following scan elements are available:</p>
<dl>
<dt><strong>activity</strong>:</dt><dd><p>The trigger levels and pending status.</p>
<div class="line-block">
<div class="line">bit 1 - trigger 1 pending</div>
<div class="line">bit 2 - trigger 2 pending</div>
<div class="line">bit 5 - trigger 1 level</div>
<div class="line">bit 6 - trigger 2 level</div>
</div>
</dd>
<dt><strong>timestamp</strong>:</dt><dd><p>The trigger event timestamp.</p>
</dd>
</dl>
<p>The iio device can operate either in &quot;raw&quot; mode where you can fetch the signal
levels (activity bits 5 and 6) using sysfs access or in triggered buffer mode.
In the triggered buffer mode you can follow the signal level changes (activity
bits 1 and 2) using the iio device in /dev. If you enable the timestamps, you
will also get the exact trigger event time that can be matched to a video frame
(every mgb4 video frame has a timestamp with the same clock source).</p>
<p><em>Note: although the activity sample always contains all the status bits, it makes
no sense to get the pending bits in raw mode or the level bits in the triggered
buffer mode - the values do not represent valid data in such case.</em></p>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &#169;The kernel development community.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.3</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="../../_sources/admin-guide/media/mgb4.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>