===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 21.9988 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9481 ( 11.5%)    3.9481 ( 17.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.2700 (  9.5%)    3.2700 ( 14.9%)    Parse modules
    0.5930 (  1.7%)    0.5930 (  2.7%)    Verify circuit
   17.1214 ( 50.0%)   10.6080 ( 48.2%)  'firrtl.circuit' Pipeline
    0.5615 (  1.6%)    0.5615 (  2.6%)    LowerFIRRTLAnnotations
    2.7048 (  7.9%)    1.3526 (  6.1%)    'firrtl.module' Pipeline
    1.2435 (  3.6%)    0.6246 (  2.8%)      DropName
    1.4568 (  4.3%)    0.7316 (  3.3%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1209 (  0.4%)    0.0605 (  0.3%)    'firrtl.module' Pipeline
    0.1181 (  0.3%)    0.0591 (  0.3%)      LowerCHIRRTLPass
    0.1533 (  0.4%)    0.1533 (  0.7%)    InferWidths
    0.3577 (  1.0%)    0.3577 (  1.6%)    MemToRegOfVec
    0.6067 (  1.8%)    0.6067 (  2.8%)    InferResets
    0.0702 (  0.2%)    0.0702 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1176 (  0.3%)    0.1176 (  0.5%)    WireDFT
    0.4627 (  1.4%)    0.4627 (  2.1%)    LowerFIRRTLTypes
    0.6298 (  1.8%)    0.3151 (  1.4%)    'firrtl.module' Pipeline
    0.6080 (  1.8%)    0.3044 (  1.4%)      ExpandWhens
    0.0172 (  0.1%)    0.0095 (  0.0%)      SFCCompat
    1.0152 (  3.0%)    1.0152 (  4.6%)    CheckCombCycles
    0.0701 (  0.2%)    0.0701 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.1071 (  6.2%)    1.0537 (  4.8%)    'firrtl.module' Pipeline
    1.8480 (  5.4%)    0.9312 (  4.2%)      Canonicalizer
    0.2546 (  0.7%)    0.1336 (  0.6%)      InferReadWrite
    0.1854 (  0.5%)    0.1854 (  0.8%)    PrefixModules
    0.0624 (  0.2%)    0.0624 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4418 (  1.3%)    0.4418 (  2.0%)    Inliner
    1.6697 (  4.9%)    1.6697 (  7.6%)    IMConstProp
    0.0637 (  0.2%)    0.0637 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0617 (  0.2%)    0.0617 (  0.3%)    AddSeqMemPorts
    0.0614 (  0.2%)    0.0614 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2602 (  0.8%)    0.2602 (  1.2%)    CreateSiFiveMetadata
    0.0418 (  0.1%)    0.0418 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.9507 (  2.8%)    0.4755 (  2.2%)    'firrtl.module' Pipeline
    0.3127 (  0.9%)    0.1612 (  0.7%)      DropName
    0.6334 (  1.8%)    0.3219 (  1.5%)      Canonicalizer
    0.7324 (  2.1%)    0.7324 (  3.3%)    IMDeadCodeElim
    0.0625 (  0.2%)    0.0625 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.3383 (  3.9%)    1.3383 (  6.1%)  LowerFIRRTLToHW
    0.0622 (  0.2%)    0.0622 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    (A) circt::firrtl::NLATable
    0.9035 (  2.6%)    0.9035 (  4.1%)  LowerSeqToSV
    0.2418 (  0.7%)    0.2418 (  1.1%)  HWMemSimImpl
    5.2693 ( 15.4%)    2.6461 ( 12.0%)  'hw.module' Pipeline
    0.9583 (  2.8%)    0.5196 (  2.4%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    3.4378 ( 10.0%)    1.7933 (  8.2%)    Canonicalizer
    0.6914 (  2.0%)    0.3622 (  1.6%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.1710 (  0.5%)    0.0913 (  0.4%)    HWCleanup
    0.4713 (  1.4%)    0.2358 (  1.1%)  'hw.module' Pipeline
    0.0456 (  0.1%)    0.0233 (  0.1%)    HWLegalizeModules
    0.4165 (  1.2%)    0.2105 (  1.0%)    PrettifyVerilog
    0.2861 (  0.8%)    0.2861 (  1.3%)  StripDebugInfoWithPred
    1.6188 (  4.7%)    1.6188 (  7.4%)  ExportVerilog
    0.0053 (  0.0%)    0.0053 (  0.0%)  Rest
   34.2527 (100.0%)   21.9988 (100.0%)  Total

{
  totalTime: 22.05,
  maxMemory: 854339584
}
