Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/mips_txt_isim_beh.exe" -prj "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/stlctl.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/mudv.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/mfw.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/grf.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/fs.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/efw.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/dfw.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/ctl.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/aluctl.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/alu.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/mips.v" into library work
Analyzing Verilog file "/media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/../../src/tmp1/mips_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83372 KB
Fuse CPU Usage: 1930 ms
Compiling module stlctl
Compiling module fs
Compiling module grf
Compiling module ctl
Compiling module aluctl
Compiling module dfw
Compiling module efw
Compiling module alu
Compiling module mudv
Compiling module mfw
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable /media/shared/SharedFile/ISE Files/ProcessorDesign/ise/proj/PipelinedProcessor_v5/mips_txt_isim_beh.exe
Fuse Memory Usage: 88000 KB
Fuse CPU Usage: 2060 ms
GCC CPU Usage: 970 ms
