<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: cpu/qn908x/include/cpu_conf.h File Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.warn("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <p>üê∏üîé</p>
                <p>Search</p>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('qn908x_2include_2cpu__conf_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">cpu_conf.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__qn908x.html">NXP QN908x</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Implementation specific CPU configuration options.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implementation specific CPU configuration options. </p>
<dl class="section author"><dt>Author</dt><dd>iosabi <a href="#" onclick="location.href='mai'+'lto:'+'ios'+'ab'+'i@p'+'ro'+'ton'+'ma'+'il.'+'co'+'m'; return false;">iosab<span class="obfuscator">.nosp@m.</span>i@pr<span class="obfuscator">.nosp@m.</span>otonm<span class="obfuscator">.nosp@m.</span>ail.<span class="obfuscator">.nosp@m.</span>com</a> </dd></dl>
</div><div class="textblock"><code>#include &quot;cpu_conf_common.h&quot;</code><br />
<code>#include &quot;vendor/QN908XC.h&quot;</code><br />
<code>#include &quot;vendor/QN908XC_features.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for cpu_conf.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="qn908x_2include_2cpu__conf_8h__incl.svg" width="563" height="131"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab21ceefa03d013b301695903254d1c22" id="r_ab21ceefa03d013b301695903254d1c22"><td class="memItemLeft" align="right" valign="top"><a id="ab21ceefa03d013b301695903254d1c22" name="ab21ceefa03d013b301695903254d1c22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_OSC32M_DIV</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ab21ceefa03d013b301695903254d1c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal OSC32M clock input /2 divider enabled. <br /></td></tr>
<tr class="separator:ab21ceefa03d013b301695903254d1c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec60efd9afa6bca24210ee9645a16ba" id="r_acec60efd9afa6bca24210ee9645a16ba"><td class="memItemLeft" align="right" valign="top"><a id="acec60efd9afa6bca24210ee9645a16ba" name="acec60efd9afa6bca24210ee9645a16ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_XTAL_DIV</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:acec60efd9afa6bca24210ee9645a16ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">External XTAL 32 MHz clock input /2 divider enabled. <br /></td></tr>
<tr class="separator:acec60efd9afa6bca24210ee9645a16ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c40c04a1fb9385d1ae3eb76f12e3c0" id="r_ae1c40c04a1fb9385d1ae3eb76f12e3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1c40c04a1fb9385d1ae3eb76f12e3c0">CONFIG_CPU_CLK_AHB_DIV</a>&#160;&#160;&#160;1u</td></tr>
<tr class="memdesc:ae1c40c04a1fb9385d1ae3eb76f12e3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB clock divider.  <br /></td></tr>
<tr class="separator:ae1c40c04a1fb9385d1ae3eb76f12e3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac88c320f5c2962d7b9dd4d94ec3601" id="r_a2ac88c320f5c2962d7b9dd4d94ec3601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ac88c320f5c2962d7b9dd4d94ec3601">CONFIG_CPU_CLK_APB_DIV</a>&#160;&#160;&#160;1u</td></tr>
<tr class="memdesc:a2ac88c320f5c2962d7b9dd4d94ec3601"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB clock divider.  <br /></td></tr>
<tr class="separator:a2ac88c320f5c2962d7b9dd4d94ec3601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d84a853abec9444f238ba708a92f98" id="r_a78d84a853abec9444f238ba708a92f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78d84a853abec9444f238ba708a92f98">QN908X_CRP</a></td></tr>
<tr class="memdesc:a78d84a853abec9444f238ba708a92f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default "Code Read Protection" allows everything.  <br /></td></tr>
<tr class="separator:a78d84a853abec9444f238ba708a92f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37df38969905b0337ef586ec70dda3ae" id="r_a37df38969905b0337ef586ec70dda3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37df38969905b0337ef586ec70dda3ae">CORTEXM_VECTOR_RESERVED_0X20</a>&#160;&#160;&#160;<a class="el" href="#a78d84a853abec9444f238ba708a92f98">QN908X_CRP</a></td></tr>
<tr class="memdesc:a37df38969905b0337ef586ec70dda3ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">The "Code Read Protection" is stored at the offset 0x20.  <br /></td></tr>
<tr class="separator:a37df38969905b0337ef586ec70dda3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ARM Cortex-M specific CPU configuration</h2></td></tr>
<tr class="memitem:a811633719ff60ee247e64b333d4b8675" id="r_a811633719ff60ee247e64b333d4b8675"><td class="memItemLeft" align="right" valign="top"><a id="a811633719ff60ee247e64b333d4b8675" name="a811633719ff60ee247e64b333d4b8675"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DEFAULT_IRQ_PRIO</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a811633719ff60ee247e64b333d4b8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c13d219504576c5c69399033b0ae39" id="r_af6c13d219504576c5c69399033b0ae39"><td class="memItemLeft" align="right" valign="top"><a id="af6c13d219504576c5c69399033b0ae39" name="af6c13d219504576c5c69399033b0ae39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IRQ_NUMOF</b>&#160;&#160;&#160;(NUMBER_OF_INT_VECTORS - 16)</td></tr>
<tr class="memdesc:af6c13d219504576c5c69399033b0ae39"><td class="mdescLeft">&#160;</td><td class="mdescRight">NUMBER_OF_INT_VECTORS in the QN908XC.h is defined as including the standard ARM interrupt vectors and headers, however CPU_IRQ_NUMOF does not include the first 15 interrupt values and the stack pointer. <br /></td></tr>
<tr class="separator:af6c13d219504576c5c69399033b0ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33eb792f7cf98b55b73fea8239c5f45" id="r_ad33eb792f7cf98b55b73fea8239c5f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad33eb792f7cf98b55b73fea8239c5f45">CPU_FLASH_BASE</a>&#160;&#160;&#160;(QN908X_ROM_START_ADDR)</td></tr>
<tr class="memdesc:ad33eb792f7cf98b55b73fea8239c5f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">The flash is aliased at several addresses in the memory range.  <br /></td></tr>
<tr class="separator:ad33eb792f7cf98b55b73fea8239c5f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068d66ec00df58226463686398eee529" id="r_a068d66ec00df58226463686398eee529"><td class="memItemLeft" align="right" valign="top"><a id="a068d66ec00df58226463686398eee529" name="a068d66ec00df58226463686398eee529"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HAS_BITBAND</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a068d66ec00df58226463686398eee529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit-Band configuration. <br /></td></tr>
<tr class="separator:a068d66ec00df58226463686398eee529"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Clocks configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>External and internal clocks configuration.</p>
<p>The QN908x has an internal 32 MHz RCO for the high frequency clock source and a 32 KHz RCO for the low frequency clock source, as well as external connections for a crystal oscillator (XTAL) of either 16 MHz or 32 MHz for the high frequency clock source and another connection for a 32.768 KHz XTAL for the low frequency clock normally used for accurate Bluetooth timing. Note that the "32 KHz" clock source is not exactly the same frequency whether you use the internal or external one. </p>
</td></tr>
<tr class="memitem:a613677f6e07e7c5b0d6dfc40f6f85803" id="r_a613677f6e07e7c5b0d6dfc40f6f85803"><td class="memItemLeft" align="right" valign="top"><a id="a613677f6e07e7c5b0d6dfc40f6f85803" name="a613677f6e07e7c5b0d6dfc40f6f85803"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_BOARD_HAS_XTAL32K</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a613677f6e07e7c5b0d6dfc40f6f85803"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the board has a 32.768 KHz crystal in XTAL32_IN / XTAL32_OUT. <br /></td></tr>
<tr class="separator:a613677f6e07e7c5b0d6dfc40f6f85803"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">32K low frequency clock selector</h2></td></tr>
<tr class="memitem:a2d47a4a00a8fce2953ddbc6b2418cbf0" id="r_a2d47a4a00a8fce2953ddbc6b2418cbf0"><td class="memItemLeft" align="right" valign="top"><a id="a2d47a4a00a8fce2953ddbc6b2418cbf0" name="a2d47a4a00a8fce2953ddbc6b2418cbf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_32K_XTAL</b></td></tr>
<tr class="memdesc:a2d47a4a00a8fce2953ddbc6b2418cbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled when the 32K low frequency uses the external crystal. <br /></td></tr>
<tr class="separator:a2d47a4a00a8fce2953ddbc6b2418cbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d935b4d7feb110605f9d54c772695a2" id="r_a9d935b4d7feb110605f9d54c772695a2"><td class="memItemLeft" align="right" valign="top"><a id="a9d935b4d7feb110605f9d54c772695a2" name="a9d935b4d7feb110605f9d54c772695a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_32K_RCO</b></td></tr>
<tr class="memdesc:a9d935b4d7feb110605f9d54c772695a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled when the 32K low frequency uses the internal oscillator. <br /></td></tr>
<tr class="separator:a9d935b4d7feb110605f9d54c772695a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac80bd3f39d681a2dc3508ba66e8ef701" id="r_ac80bd3f39d681a2dc3508ba66e8ef701"><td class="memItemLeft" align="right" valign="top"><a id="ac80bd3f39d681a2dc3508ba66e8ef701" name="ac80bd3f39d681a2dc3508ba66e8ef701"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_BOARD_HAS_XTAL</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ac80bd3f39d681a2dc3508ba66e8ef701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the board has a 16 or 32 MHz crystal in XTAL_IN / XTAL_OUT. <br /></td></tr>
<tr class="separator:ac80bd3f39d681a2dc3508ba66e8ef701"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">External high frequency "XTAL" crystal frequency</h2></td></tr>
<tr class="memitem:ab53b48e776d81f7ccaa6e24346798281" id="r_ab53b48e776d81f7ccaa6e24346798281"><td class="memItemLeft" align="right" valign="top"><a id="ab53b48e776d81f7ccaa6e24346798281" name="ab53b48e776d81f7ccaa6e24346798281"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_XTAL_16M</b></td></tr>
<tr class="memdesc:ab53b48e776d81f7ccaa6e24346798281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled when the external XTAL is a 16 MHz one. <br /></td></tr>
<tr class="separator:ab53b48e776d81f7ccaa6e24346798281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef28ed38d55044db3d90236b2c9bc25b" id="r_aef28ed38d55044db3d90236b2c9bc25b"><td class="memItemLeft" align="right" valign="top"><a id="aef28ed38d55044db3d90236b2c9bc25b" name="aef28ed38d55044db3d90236b2c9bc25b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_XTAL_32M</b></td></tr>
<tr class="memdesc:aef28ed38d55044db3d90236b2c9bc25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled when the external XTAL is a 32 MHz one. <br /></td></tr>
<tr class="separator:aef28ed38d55044db3d90236b2c9bc25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">System clock configuration selector</h2></td></tr>
<tr class="memitem:ac1db534672c8c6b57c54c8d91ffe991c" id="r_ac1db534672c8c6b57c54c8d91ffe991c"><td class="memItemLeft" align="right" valign="top"><a id="ac1db534672c8c6b57c54c8d91ffe991c" name="ac1db534672c8c6b57c54c8d91ffe991c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_SYS_XTAL</b></td></tr>
<tr class="memdesc:ac1db534672c8c6b57c54c8d91ffe991c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock is external crystal source (including divider). <br /></td></tr>
<tr class="separator:ac1db534672c8c6b57c54c8d91ffe991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469c4f0eaed654e3d3071e78c4600b5d" id="r_a469c4f0eaed654e3d3071e78c4600b5d"><td class="memItemLeft" align="right" valign="top"><a id="a469c4f0eaed654e3d3071e78c4600b5d" name="a469c4f0eaed654e3d3071e78c4600b5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_SYS_OSC32M</b></td></tr>
<tr class="memdesc:a469c4f0eaed654e3d3071e78c4600b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock is internal 32 MHz oscillator source (including divider). <br /></td></tr>
<tr class="separator:a469c4f0eaed654e3d3071e78c4600b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012f8706461f582028fff32a647f433d" id="r_a012f8706461f582028fff32a647f433d"><td class="memItemLeft" align="right" valign="top"><a id="a012f8706461f582028fff32a647f433d" name="a012f8706461f582028fff32a647f433d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CPU_CLK_SYS_32K</b></td></tr>
<tr class="memdesc:a012f8706461f582028fff32a647f433d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock is the low frequency clock (32 or 32.768 KHz) <br /></td></tr>
<tr class="separator:a012f8706461f582028fff32a647f433d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Code Read Protection</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>Image "Code Read Protection" field definitions.</p>
<p>The Code Read Protection (CRP) is a 32-bit field stored in one of the reserved fields in the Cortex-M interrupt vector and therefore part of the image. It allows to enable or disable access to the flash from the In-System Programming (ISP) interface to read, erase or write flash pages, as well as external SWD access for debugging or programming the flash. Not all the CRP values are valid and an invalid value may render the flash inaccessible and effectively brick the device.</p>
<p>To select the access level define the <a class="el" href="#a78d84a853abec9444f238ba708a92f98">QN908X_CRP</a> macro from the global compile options, otherwise the default value in this module will be used (allowing everything). The value of the uint32_t CRP field in the Image vector table should be the "or" of the following QN908X_CRP_* macros. Every field must be either enabled or disabled, otherwise it would result in an invalid CRP value. </p>
</td></tr>
<tr class="memitem:a83c593caa29d5dfde0b49b205e6d239f" id="r_a83c593caa29d5dfde0b49b205e6d239f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83c593caa29d5dfde0b49b205e6d239f">QN908X_CRP_PROTECT_PAGES</a>(X)</td></tr>
<tr class="memdesc:a83c593caa29d5dfde0b49b205e6d239f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of pages to protect (0 to 255).  <br /></td></tr>
<tr class="separator:a83c593caa29d5dfde0b49b205e6d239f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa075454591c643597cfa68e723335b3c" id="r_aa075454591c643597cfa68e723335b3c"><td class="memItemLeft" align="right" valign="top"><a id="aa075454591c643597cfa68e723335b3c" name="aa075454591c643597cfa68e723335b3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_MASS_ERASE_ALLOW</b>&#160;&#160;&#160;(0x800)</td></tr>
<tr class="memdesc:aa075454591c643597cfa68e723335b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mass erase from ISP allowed. <br /></td></tr>
<tr class="separator:aa075454591c643597cfa68e723335b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bd9b9c2a320129bdf6847c7b68dceb" id="r_a12bd9b9c2a320129bdf6847c7b68dceb"><td class="memItemLeft" align="right" valign="top"><a id="a12bd9b9c2a320129bdf6847c7b68dceb" name="a12bd9b9c2a320129bdf6847c7b68dceb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_MASS_ERASE_DISALLOW</b>&#160;&#160;&#160;(0x400)</td></tr>
<tr class="memdesc:a12bd9b9c2a320129bdf6847c7b68dceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mass erase from ISP not allowed. <br /></td></tr>
<tr class="separator:a12bd9b9c2a320129bdf6847c7b68dceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e1d1db62033cc665d5e5c37d32c7c2" id="r_a27e1d1db62033cc665d5e5c37d32c7c2"><td class="memItemLeft" align="right" valign="top"><a id="a27e1d1db62033cc665d5e5c37d32c7c2" name="a27e1d1db62033cc665d5e5c37d32c7c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_PAGE_ERASE_WRITE_ALLOW</b>&#160;&#160;&#160;(0x2000)</td></tr>
<tr class="memdesc:a27e1d1db62033cc665d5e5c37d32c7c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page erase/write from ISP (for unprotected pages) allowed. <br /></td></tr>
<tr class="separator:a27e1d1db62033cc665d5e5c37d32c7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd18829c028fd5492994be9d03367941" id="r_abd18829c028fd5492994be9d03367941"><td class="memItemLeft" align="right" valign="top"><a id="abd18829c028fd5492994be9d03367941" name="abd18829c028fd5492994be9d03367941"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_PAGE_ERASE_WRITE_DISALLOW</b>&#160;&#160;&#160;(0x1000)</td></tr>
<tr class="memdesc:abd18829c028fd5492994be9d03367941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page erase/write from ISP (for unprotected pages) not allowed. <br /></td></tr>
<tr class="separator:abd18829c028fd5492994be9d03367941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55e5863616210824c28982b9b665d2d" id="r_ad55e5863616210824c28982b9b665d2d"><td class="memItemLeft" align="right" valign="top"><a id="ad55e5863616210824c28982b9b665d2d" name="ad55e5863616210824c28982b9b665d2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_FLASH_READ_ALLOW</b>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="memdesc:ad55e5863616210824c28982b9b665d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash read (for unprotected pages) from ISP allowed or not. <br /></td></tr>
<tr class="separator:ad55e5863616210824c28982b9b665d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3de32701d4a85ddf3ec654ee7e21d93" id="r_ae3de32701d4a85ddf3ec654ee7e21d93"><td class="memItemLeft" align="right" valign="top"><a id="ae3de32701d4a85ddf3ec654ee7e21d93" name="ae3de32701d4a85ddf3ec654ee7e21d93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_FLASH_READ_DISALLOW</b>&#160;&#160;&#160;(0x4000)</td></tr>
<tr class="memdesc:ae3de32701d4a85ddf3ec654ee7e21d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash read (for unprotected pages) from ISP not allowed. <br /></td></tr>
<tr class="separator:ae3de32701d4a85ddf3ec654ee7e21d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26cb529c08fb481e04f3e441a76fd8f8" id="r_a26cb529c08fb481e04f3e441a76fd8f8"><td class="memItemLeft" align="right" valign="top"><a id="a26cb529c08fb481e04f3e441a76fd8f8" name="a26cb529c08fb481e04f3e441a76fd8f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_ISP_ENTRY_ALLOW</b>&#160;&#160;&#160;(0x20000)</td></tr>
<tr class="memdesc:a26cb529c08fb481e04f3e441a76fd8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISP entry is allowed (via CHIP_MODE pin). <br /></td></tr>
<tr class="separator:a26cb529c08fb481e04f3e441a76fd8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b1b6ad8f55f8d9e5f246841c3ffd0b" id="r_aa0b1b6ad8f55f8d9e5f246841c3ffd0b"><td class="memItemLeft" align="right" valign="top"><a id="aa0b1b6ad8f55f8d9e5f246841c3ffd0b" name="aa0b1b6ad8f55f8d9e5f246841c3ffd0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_ISP_ENTRY_DISALLOW</b>&#160;&#160;&#160;(0x10000)</td></tr>
<tr class="memdesc:aa0b1b6ad8f55f8d9e5f246841c3ffd0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISP entry via CHIP_MODE pin is not allowed. <br /></td></tr>
<tr class="separator:aa0b1b6ad8f55f8d9e5f246841c3ffd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837ae53ddac409b614cec40ce01ac252" id="r_a837ae53ddac409b614cec40ce01ac252"><td class="memItemLeft" align="right" valign="top"><a id="a837ae53ddac409b614cec40ce01ac252" name="a837ae53ddac409b614cec40ce01ac252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_EXTERNAL_ACCESS_ALLOW</b>&#160;&#160;&#160;(0x80000)</td></tr>
<tr class="memdesc:a837ae53ddac409b614cec40ce01ac252"><td class="mdescLeft">&#160;</td><td class="mdescRight">External access is allowed (including SWD interface). <br /></td></tr>
<tr class="separator:a837ae53ddac409b614cec40ce01ac252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5bf8f445d7596f16806076f1f462c4" id="r_a1f5bf8f445d7596f16806076f1f462c4"><td class="memItemLeft" align="right" valign="top"><a id="a1f5bf8f445d7596f16806076f1f462c4" name="a1f5bf8f445d7596f16806076f1f462c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>QN908X_CRP_EXTERNAL_ACCESS_DISALLOW</b>&#160;&#160;&#160;(0x40000)</td></tr>
<tr class="memdesc:a1f5bf8f445d7596f16806076f1f462c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">External access is not allowed (including SWD interface). <br /></td></tr>
<tr class="separator:a1f5bf8f445d7596f16806076f1f462c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ae1c40c04a1fb9385d1ae3eb76f12e3c0" name="ae1c40c04a1fb9385d1ae3eb76f12e3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c40c04a1fb9385d1ae3eb76f12e3c0">&#9670;&#160;</a></span>CONFIG_CPU_CLK_AHB_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CPU_CLK_AHB_DIV&#160;&#160;&#160;1u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB clock divider. </p>
<p>The AHB clock is derived from the System clock using this divider value, between 1 and 8192, and serves as a clock source for ARM core, FSP, SCT, Quad-SPI, Flexcomm (UART, SPI, I2C), GPIO, BLE_AHB and DMA. Note: When BLE is enabled, the AHB clock must be at least the BLE clock (either 8 or 16 MHz) limiting the range of allowed values for this divider so that the AHB clock is 8, 16 or 32 MHz. </p>

</div>
</div>
<a id="a2ac88c320f5c2962d7b9dd4d94ec3601" name="a2ac88c320f5c2962d7b9dd4d94ec3601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac88c320f5c2962d7b9dd4d94ec3601">&#9670;&#160;</a></span>CONFIG_CPU_CLK_APB_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_CPU_CLK_APB_DIV&#160;&#160;&#160;1u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB clock divider. </p>
<p>The APB clock is derived from the AHB clock using this divide value, between 1 and 16, and serves as the clock source for several peripherals, such as the RTC, ADC, DAC, Capacitive Sense (CS) and optionally the WDT. </p>

</div>
</div>
<a id="a37df38969905b0337ef586ec70dda3ae" name="a37df38969905b0337ef586ec70dda3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37df38969905b0337ef586ec70dda3ae">&#9670;&#160;</a></span>CORTEXM_VECTOR_RESERVED_0X20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEXM_VECTOR_RESERVED_0X20&#160;&#160;&#160;<a class="el" href="#a78d84a853abec9444f238ba708a92f98">QN908X_CRP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The "Code Read Protection" is stored at the offset 0x20. </p>
<p>To modify the CRP field define the macro <a class="el" href="#a78d84a853abec9444f238ba708a92f98">QN908X_CRP</a>. </p>

</div>
</div>
<a id="ad33eb792f7cf98b55b73fea8239c5f45" name="ad33eb792f7cf98b55b73fea8239c5f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33eb792f7cf98b55b73fea8239c5f45">&#9670;&#160;</a></span>CPU_FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_FLASH_BASE&#160;&#160;&#160;(QN908X_ROM_START_ADDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The flash is aliased at several addresses in the memory range. </p>
<p>In particular, address 0 can be mapped to RAM or flash, so it is possible to run from address 0 from flash, or even turn off the flash altogether and run from RAM to save power. This setting uses the ROM_START_ADDR value set in the Makefile. </p>

</div>
</div>
<a id="a78d84a853abec9444f238ba708a92f98" name="a78d84a853abec9444f238ba708a92f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d84a853abec9444f238ba708a92f98">&#9670;&#160;</a></span>QN908X_CRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QN908X_CRP</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code hl_define" href="#a83c593caa29d5dfde0b49b205e6d239f">QN908X_CRP_PROTECT_PAGES</a>(0) \</div>
<div class="line">     | <a class="code hl_define" href="#aa075454591c643597cfa68e723335b3c">QN908X_CRP_MASS_ERASE_ALLOW</a> \</div>
<div class="line">     | <a class="code hl_define" href="#a27e1d1db62033cc665d5e5c37d32c7c2">QN908X_CRP_PAGE_ERASE_WRITE_ALLOW</a> \</div>
<div class="line">     | <a class="code hl_define" href="#ad55e5863616210824c28982b9b665d2d">QN908X_CRP_FLASH_READ_ALLOW</a> \</div>
<div class="line">     | <a class="code hl_define" href="#a26cb529c08fb481e04f3e441a76fd8f8">QN908X_CRP_ISP_ENTRY_ALLOW</a> \</div>
<div class="line">     | <a class="code hl_define" href="#a837ae53ddac409b614cec40ce01ac252">QN908X_CRP_EXTERNAL_ACCESS_ALLOW</a>)</div>
<div class="ttc" id="aqn908x_2include_2cpu__conf_8h_html_a26cb529c08fb481e04f3e441a76fd8f8"><div class="ttname"><a href="#a26cb529c08fb481e04f3e441a76fd8f8">QN908X_CRP_ISP_ENTRY_ALLOW</a></div><div class="ttdeci">#define QN908X_CRP_ISP_ENTRY_ALLOW</div><div class="ttdoc">ISP entry is allowed (via CHIP_MODE pin).</div><div class="ttdef"><b>Definition</b> cpu_conf.h:266</div></div>
<div class="ttc" id="aqn908x_2include_2cpu__conf_8h_html_a27e1d1db62033cc665d5e5c37d32c7c2"><div class="ttname"><a href="#a27e1d1db62033cc665d5e5c37d32c7c2">QN908X_CRP_PAGE_ERASE_WRITE_ALLOW</a></div><div class="ttdeci">#define QN908X_CRP_PAGE_ERASE_WRITE_ALLOW</div><div class="ttdoc">Page erase/write from ISP (for unprotected pages) allowed.</div><div class="ttdef"><b>Definition</b> cpu_conf.h:248</div></div>
<div class="ttc" id="aqn908x_2include_2cpu__conf_8h_html_a837ae53ddac409b614cec40ce01ac252"><div class="ttname"><a href="#a837ae53ddac409b614cec40ce01ac252">QN908X_CRP_EXTERNAL_ACCESS_ALLOW</a></div><div class="ttdeci">#define QN908X_CRP_EXTERNAL_ACCESS_ALLOW</div><div class="ttdoc">External access is allowed (including SWD interface).</div><div class="ttdef"><b>Definition</b> cpu_conf.h:275</div></div>
<div class="ttc" id="aqn908x_2include_2cpu__conf_8h_html_a83c593caa29d5dfde0b49b205e6d239f"><div class="ttname"><a href="#a83c593caa29d5dfde0b49b205e6d239f">QN908X_CRP_PROTECT_PAGES</a></div><div class="ttdeci">#define QN908X_CRP_PROTECT_PAGES(X)</div><div class="ttdoc">Number of pages to protect (0 to 255).</div><div class="ttdef"><b>Definition</b> cpu_conf.h:234</div></div>
<div class="ttc" id="aqn908x_2include_2cpu__conf_8h_html_aa075454591c643597cfa68e723335b3c"><div class="ttname"><a href="#aa075454591c643597cfa68e723335b3c">QN908X_CRP_MASS_ERASE_ALLOW</a></div><div class="ttdeci">#define QN908X_CRP_MASS_ERASE_ALLOW</div><div class="ttdoc">Mass erase from ISP allowed.</div><div class="ttdef"><b>Definition</b> cpu_conf.h:239</div></div>
<div class="ttc" id="aqn908x_2include_2cpu__conf_8h_html_ad55e5863616210824c28982b9b665d2d"><div class="ttname"><a href="#ad55e5863616210824c28982b9b665d2d">QN908X_CRP_FLASH_READ_ALLOW</a></div><div class="ttdeci">#define QN908X_CRP_FLASH_READ_ALLOW</div><div class="ttdoc">Flash read (for unprotected pages) from ISP allowed or not.</div><div class="ttdef"><b>Definition</b> cpu_conf.h:257</div></div>
</div><!-- fragment -->
<p>Default "Code Read Protection" allows everything. </p>

</div>
</div>
<a id="a83c593caa29d5dfde0b49b205e6d239f" name="a83c593caa29d5dfde0b49b205e6d239f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c593caa29d5dfde0b49b205e6d239f">&#9670;&#160;</a></span>QN908X_CRP_PROTECT_PAGES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QN908X_CRP_PROTECT_PAGES</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>X</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(255 - (X))</div>
</div><!-- fragment -->
<p>Number of pages to protect (0 to 255). </p>
<p>This defines the number of pages to protect starting from 0. A value of 0 in this macro means that no page is protected. The maximum number allowed to be passed to this macro is 255, however there are 256 pages in the flash. The last page is protected if any other page is protected.</p>
<p>Protected pages can't be erased or written to by the ISP. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_157461c8b34e67414276dd466865c17a.html">qn908x</a></li><li class="navelem"><a class="el" href="dir_0cd03abdfb880e5ba643be3e9a7ce660.html">include</a></li><li class="navelem"><a class="el" href="qn908x_2include_2cpu__conf_8h.html">cpu_conf.h</a></li>
    <li class="footer">Generated on Tue Oct 8 2024 10:09:04 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
