<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p331" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_331{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_331{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_331{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_331{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-1.06px;}
#t5_331{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t6_331{left:70px;bottom:1054px;letter-spacing:-0.16px;}
#t7_331{left:181px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#t8_331{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t9_331{left:70px;bottom:979px;letter-spacing:0.14px;}
#ta_331{left:152px;bottom:979px;letter-spacing:0.16px;word-spacing:0.01px;}
#tb_331{left:70px;bottom:956px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#tc_331{left:363px;bottom:956px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#td_331{left:456px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#te_331{left:70px;bottom:930px;}
#tf_331{left:96px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_331{left:70px;bottom:907px;}
#th_331{left:96px;bottom:910px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#ti_331{left:70px;bottom:884px;}
#tj_331{left:96px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_331{left:96px;bottom:871px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#tl_331{left:96px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_331{left:70px;bottom:828px;}
#tn_331{left:96px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_331{left:70px;bottom:805px;}
#tp_331{left:96px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_331{left:70px;bottom:782px;}
#tr_331{left:96px;bottom:785px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_331{left:70px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_331{left:70px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_331{left:70px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_331{left:70px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#tw_331{left:70px;bottom:686px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tx_331{left:486px;bottom:686px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#ty_331{left:70px;bottom:669px;letter-spacing:-0.16px;}
#tz_331{left:181px;bottom:669px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t10_331{left:70px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_331{left:70px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.94px;}
#t12_331{left:70px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_331{left:70px;bottom:586px;}
#t14_331{left:96px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_331{left:96px;bottom:573px;letter-spacing:-0.19px;}
#t16_331{left:70px;bottom:546px;}
#t17_331{left:96px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_331{left:70px;bottom:524px;}
#t19_331{left:96px;bottom:527px;letter-spacing:-0.2px;word-spacing:-0.46px;}
#t1a_331{left:96px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1b_331{left:96px;bottom:493px;letter-spacing:-0.16px;}
#t1c_331{left:141px;bottom:500px;}
#t1d_331{left:147px;bottom:493px;}
#t1e_331{left:70px;bottom:467px;}
#t1f_331{left:96px;bottom:470px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1g_331{left:96px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_331{left:70px;bottom:431px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1i_331{left:70px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_331{left:70px;bottom:388px;}
#t1k_331{left:96px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1l_331{left:96px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t1m_331{left:96px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1n_331{left:70px;bottom:331px;}
#t1o_331{left:96px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1p_331{left:96px;bottom:318px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t1q_331{left:96px;bottom:301px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1r_331{left:96px;bottom:284px;letter-spacing:-0.13px;}
#t1s_331{left:96px;bottom:260px;}
#t1t_331{left:122px;bottom:260px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1u_331{left:122px;bottom:243px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1v_331{left:122px;bottom:226px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#t1w_331{left:96px;bottom:202px;}
#t1x_331{left:122px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1y_331{left:122px;bottom:185px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1z_331{left:70px;bottom:116px;letter-spacing:-0.13px;}
#t20_331{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_331{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_331{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_331{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_331{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_331{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_331{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_331{font-size:11px;font-family:Verdana_13-;color:#000;}
.s8_331{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts331" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg331Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg331" style="-webkit-user-select: none;"><object width="935" height="1210" data="331/331.svg" type="image/svg+xml" id="pdf331" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_331" class="t s1_331">Vol. 1 </span><span id="t2_331" class="t s1_331">13-15 </span>
<span id="t3_331" class="t s2_331">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_331" class="t s3_331">HDC state is XSAVE-managed but hardware duty cycling is not XSAVE-enabled. The XSAVE feature set can operate </span>
<span id="t5_331" class="t s3_331">on HDC state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage HDC state </span>
<span id="t6_331" class="t s3_331">(IA32_XSS[13] </span><span id="t7_331" class="t s3_331">= 1). Software can otherwise use hardware duty cycling and access the IA32_PM_CTL1 MSR (using </span>
<span id="t8_331" class="t s3_331">RDMSR and WRMSR) even if the XSAVE feature set is not enabled or has not been configured to manage HDC state. </span>
<span id="t9_331" class="t s4_331">13.5.11 </span><span id="ta_331" class="t s4_331">UINTR State </span>
<span id="tb_331" class="t s3_331">The register state used by user interrupts (</span><span id="tc_331" class="t s5_331">UINTR state</span><span id="td_331" class="t s3_331">) comprises 48 bytes in memory with the following layout: </span>
<span id="te_331" class="t s6_331">• </span><span id="tf_331" class="t s3_331">Bytes 7:0 are for the IA32_UINTR_HANDLER MSR. </span>
<span id="tg_331" class="t s6_331">• </span><span id="th_331" class="t s3_331">Bytes 15:8 are for the IA32_UINTR_STACKADJUST MSR. </span>
<span id="ti_331" class="t s6_331">• </span><span id="tj_331" class="t s3_331">Bytes 23:16 are for the IA32_UINTR_MISC MSR with exception of the last bit (bit 7 of byte 23), which is used </span>
<span id="tk_331" class="t s3_331">for UIF. (Because UIF is not part of the IA32_UINTR_MISC MSR, software that reads a value from bytes 23:16 </span>
<span id="tl_331" class="t s3_331">should clear bit 63 of that 64-bit value before attempting to write it to the IA32_UINTR_MISC MSR.). </span>
<span id="tm_331" class="t s6_331">• </span><span id="tn_331" class="t s3_331">Bytes 31:24 are for the IA32_UINTR_PD MSR. </span>
<span id="to_331" class="t s6_331">• </span><span id="tp_331" class="t s3_331">Bytes 39:32 are for the IA32_UINTR_RR MSR. </span>
<span id="tq_331" class="t s6_331">• </span><span id="tr_331" class="t s3_331">Bytes 47:40 are for the IA32_UINTR_TT MSR. </span>
<span id="ts_331" class="t s3_331">As noted in Section 13.1, the XSAVE feature set manages UINTR state as supervisor state component 14. Thus, </span>
<span id="tt_331" class="t s3_331">UINTR state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="tu_331" class="t s3_331">CPUID.(EAX=0DH,ECX=14):EAX enumerates the size (in bytes) required for UINTR state. </span>
<span id="tv_331" class="t s3_331">UINTR state is XSAVE-managed but user interrupts are not XSAVE-enabled. The XSAVE feature set can operate on </span>
<span id="tw_331" class="t s3_331">UINTR state only if the feature set is enabled (CR4.OSXSAVE </span><span id="tx_331" class="t s3_331">= 1) and has been configured to manage UINTR state </span>
<span id="ty_331" class="t s3_331">(IA32_XSS[14] </span><span id="tz_331" class="t s3_331">= 1). Software can otherwise use user interrupts and access the MSRs (using RDMSR and WRMSR) </span>
<span id="t10_331" class="t s3_331">even if the XSAVE feature set is not enabled or has not been configured to manage UINTR state. </span>
<span id="t11_331" class="t s3_331">The management of the UINTR state component by XSAVES follows the architecture of the XSAVE feature set. The </span>
<span id="t12_331" class="t s3_331">following items identify points that are specific to saving the UINTR state component: </span>
<span id="t13_331" class="t s6_331">• </span><span id="t14_331" class="t s3_331">XSAVES writes the user-interrupt registers to the user-interrupt state component using the format specified </span>
<span id="t15_331" class="t s3_331">above. </span>
<span id="t16_331" class="t s6_331">• </span><span id="t17_331" class="t s3_331">XSAVES stores zeros to bits and bytes identified above as reserved. </span>
<span id="t18_331" class="t s6_331">• </span><span id="t19_331" class="t s3_331">The values saved for the IA32_UINTR_HANDLER, IA32_UINTR_STACKADJUST, IA32_UINTR_PD, and </span>
<span id="t1a_331" class="t s3_331">IA32_UINTR_TT MSRs are always canonical relative to the maximum linear-address width enumerated by </span>
<span id="t1b_331" class="t s3_331">CPUID </span>
<span id="t1c_331" class="t s7_331">1 </span>
<span id="t1d_331" class="t s3_331">. </span>
<span id="t1e_331" class="t s6_331">• </span><span id="t1f_331" class="t s3_331">After saving the user-interrupt state component, XSAVES clears UINV. (UINV is IA32_UINTR_MISC[39:32]; </span>
<span id="t1g_331" class="t s3_331">XSAVES does not modify the remainder of that MSR.) </span>
<span id="t1h_331" class="t s3_331">The management of the user-interrupt state component by XRSTORS follows the architecture of the XSAVE feature </span>
<span id="t1i_331" class="t s3_331">set. The following items identify points that are specific to restoring the user-interrupt state component: </span>
<span id="t1j_331" class="t s6_331">• </span><span id="t1k_331" class="t s3_331">Before restoring the user-interrupt state component, XRSTORS verifies that UINV is 0. If it is not, XRSTORS </span>
<span id="t1l_331" class="t s3_331">causes a general-protection fault (#GP) before loading any part of the user-interrupt state component. (UINV </span>
<span id="t1m_331" class="t s3_331">is IA32_UINTR_MISC[39:32]; XRSTORS does not check the contents of the remainder of that MSR.) </span>
<span id="t1n_331" class="t s6_331">• </span><span id="t1o_331" class="t s3_331">If the instruction mask and XSAVE area used by XRSTORS indicates that the user-interrupt state component </span>
<span id="t1p_331" class="t s3_331">should be loaded from the XSAVE area, XRSTORS reads the user-interrupt registers from the XSAVE area using </span>
<span id="t1q_331" class="t s3_331">the format identified above. The values read cause a general-protection fault (#GP) in any of the following </span>
<span id="t1r_331" class="t s3_331">cases: </span>
<span id="t1s_331" class="t s3_331">— </span><span id="t1t_331" class="t s3_331">If the value to be loaded into any one of the IA32_UINTR_HANDLER, IA32_UINTR_STACKADJUST, </span>
<span id="t1u_331" class="t s3_331">IA32_UINTR_PD, or IA32_UINTR_TT MSRs is not canonical relative to the maximum linear-address width </span>
<span id="t1v_331" class="t s3_331">enumerated by CPUID. </span>
<span id="t1w_331" class="t s3_331">— </span><span id="t1x_331" class="t s3_331">If the value to be loaded into the IA32_UINTR_MISC MSR sets any of bits 62:40. These bits are reserved in </span>
<span id="t1y_331" class="t s3_331">the MSR. (Bit 63 is also reserved in the MSR, but the XSAVE feature set uses bit 63 of this value for UIF.) </span>
<span id="t1z_331" class="t s8_331">1. </span><span id="t20_331" class="t s8_331">They might not be canonical relative to the current paging mode if it supports only smaller linear addresses. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
