/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_master_burst_v2_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_master_burst_v2_0_7 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_master_burst_v2_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_master_burst_v2_0_7 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.lin64.cmf
