{
	"BASE_DIR":"~/projects/sycamore_projects",
	"PROJECT_NAME":"example_project",
	"BUILD_TOOL":"xilinx",
	"TEMPLATE":"wishbone_template.json",
	"INTERFACE":{
		"filename":"uart_io_handler.v",
		"bind":{
			"phy_uart_in":{
				"port":"RX",
				"direction":"input"
			},
			"phy_uart_out":{
				"port":"TX",
				"direction":"output"
			}
		}
	},
	"SLAVES":{
		"gpio1":{
			"filename":"wb_gpio.v",
			"bind":{
				"gpio_out[7:0]":{
					"port":"led[7:0]",
					"direction":"output"
				},
				"gpio_in[3:0]":{
					"port":"switch[3:0]",
					"direction":"input"
				},
				"gpio_in[4]":{
					"port":"btn_north",
					"direction":"input"
				},
				"gpio_in[5]":{
					"port":"btn_south",
					"direction":"input"
				},
				"gpio_in[6]":{
					"port":"btn_east",
					"direction":"input"
				},
				"gpio_in[7]":{
					"port":"btn_west",
					"direction":"input"
				}
			}
		},
		"mem1":{
			"filename":"wb_bram.v"
		}
	},

	"CONSTRAINTS":{
		"constraint_files":[
			"sycamore_serial.ucf"
		],
		"board":"xilinx-s3esk",
		"device":"xc3s500efg320",
		"bind": {
		}
	}
}
