

================================================================
== Vitis HLS Report for 'convolution2_fix_Pipeline_VITIS_LOOP_247_2'
================================================================
* Date:           Wed Aug 24 16:18:51 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  5.408 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.187 us|  0.187 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_247_2  |       16|       16|         1|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------------+---------+----+---+----+-----+
    |        Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+------------------+---------+----+---+----+-----+
    |mux_164_36_1_1_x_U337  |mux_164_36_1_1_x  |        0|   0|  0|  65|    0|
    +-----------------------+------------------+---------+----+---+----+-----+
    |Total                  |                  |        0|   0|  0|  65|    0|
    +-----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln247_fu_197_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln247_fu_191_p2  |      icmp|   0|  0|  10|           5|           6|
    |out_0_d0              |    select|   0|  0|  35|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  58|          11|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_r_1  |   9|          2|    5|         10|
    |r_fu_70               |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |r_fu_70      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  convolution2_fix_Pipeline_VITIS_LOOP_247_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  convolution2_fix_Pipeline_VITIS_LOOP_247_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  convolution2_fix_Pipeline_VITIS_LOOP_247_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  convolution2_fix_Pipeline_VITIS_LOOP_247_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  convolution2_fix_Pipeline_VITIS_LOOP_247_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  convolution2_fix_Pipeline_VITIS_LOOP_247_2|  return value|
|parc_V_0_21_reload    |   in|   36|     ap_none|                          parc_V_0_21_reload|        scalar|
|parc_V_1_23_reload    |   in|   36|     ap_none|                          parc_V_1_23_reload|        scalar|
|parc_V_2_24_reload    |   in|   36|     ap_none|                          parc_V_2_24_reload|        scalar|
|parc_V_3_25_reload    |   in|   36|     ap_none|                          parc_V_3_25_reload|        scalar|
|parc_V_4_26_reload    |   in|   36|     ap_none|                          parc_V_4_26_reload|        scalar|
|parc_V_5_27_reload    |   in|   36|     ap_none|                          parc_V_5_27_reload|        scalar|
|parc_V_6_28_reload    |   in|   36|     ap_none|                          parc_V_6_28_reload|        scalar|
|parc_V_7_29_reload    |   in|   36|     ap_none|                          parc_V_7_29_reload|        scalar|
|parc_V_8_210_reload   |   in|   36|     ap_none|                         parc_V_8_210_reload|        scalar|
|parc_V_9_211_reload   |   in|   36|     ap_none|                         parc_V_9_211_reload|        scalar|
|parc_V_10_212_reload  |   in|   36|     ap_none|                        parc_V_10_212_reload|        scalar|
|parc_V_11_213_reload  |   in|   36|     ap_none|                        parc_V_11_213_reload|        scalar|
|parc_V_12_214_reload  |   in|   36|     ap_none|                        parc_V_12_214_reload|        scalar|
|parc_V_13_215_reload  |   in|   36|     ap_none|                        parc_V_13_215_reload|        scalar|
|parc_V_14_216_reload  |   in|   36|     ap_none|                        parc_V_14_216_reload|        scalar|
|parc_V_15_217_reload  |   in|   36|     ap_none|                        parc_V_15_217_reload|        scalar|
|out_0_address0        |  out|    4|   ap_memory|                                       out_0|         array|
|out_0_ce0             |  out|    1|   ap_memory|                                       out_0|         array|
|out_0_we0             |  out|    1|   ap_memory|                                       out_0|         array|
|out_0_d0              |  out|   35|   ap_memory|                                       out_0|         array|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 4 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%parc_V_15_217_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_15_217_reload"   --->   Operation 5 'read' 'parc_V_15_217_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%parc_V_14_216_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_14_216_reload"   --->   Operation 6 'read' 'parc_V_14_216_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%parc_V_13_215_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_13_215_reload"   --->   Operation 7 'read' 'parc_V_13_215_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%parc_V_12_214_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_12_214_reload"   --->   Operation 8 'read' 'parc_V_12_214_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%parc_V_11_213_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_11_213_reload"   --->   Operation 9 'read' 'parc_V_11_213_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%parc_V_10_212_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_10_212_reload"   --->   Operation 10 'read' 'parc_V_10_212_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%parc_V_9_211_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_9_211_reload"   --->   Operation 11 'read' 'parc_V_9_211_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%parc_V_8_210_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_8_210_reload"   --->   Operation 12 'read' 'parc_V_8_210_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%parc_V_7_29_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_7_29_reload"   --->   Operation 13 'read' 'parc_V_7_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%parc_V_6_28_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_6_28_reload"   --->   Operation 14 'read' 'parc_V_6_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%parc_V_5_27_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_5_27_reload"   --->   Operation 15 'read' 'parc_V_5_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%parc_V_4_26_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_4_26_reload"   --->   Operation 16 'read' 'parc_V_4_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%parc_V_3_25_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_3_25_reload"   --->   Operation 17 'read' 'parc_V_3_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%parc_V_2_24_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_2_24_reload"   --->   Operation 18 'read' 'parc_V_2_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%parc_V_1_23_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_1_23_reload"   --->   Operation 19 'read' 'parc_V_1_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%parc_V_0_21_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_0_21_reload"   --->   Operation 20 'read' 'parc_V_0_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 23 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln247 = icmp_eq  i5 %r_1, i5 16" [model_functions.cpp:247]   --->   Operation 25 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %r_1, i5 1" [model_functions.cpp:247]   --->   Operation 27 'add' 'add_ln247' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %.exitStub" [model_functions.cpp:247]   --->   Operation 28 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_1_cast = zext i5 %r_1"   --->   Operation 29 'zext' 'r_1_cast' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [model_functions.cpp:135]   --->   Operation 30 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1548 = trunc i5 %r_1"   --->   Operation 31 'trunc' 'trunc_ln1548' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.06ns)   --->   "%tmp = mux i36 @_ssdm_op_Mux.ap_auto.16i36.i4, i36 %parc_V_0_21_reload_read, i36 %parc_V_1_23_reload_read, i36 %parc_V_2_24_reload_read, i36 %parc_V_3_25_reload_read, i36 %parc_V_4_26_reload_read, i36 %parc_V_5_27_reload_read, i36 %parc_V_6_28_reload_read, i36 %parc_V_7_29_reload_read, i36 %parc_V_8_210_reload_read, i36 %parc_V_9_211_reload_read, i36 %parc_V_10_212_reload_read, i36 %parc_V_11_213_reload_read, i36 %parc_V_12_214_reload_read, i36 %parc_V_13_215_reload_read, i36 %parc_V_14_216_reload_read, i36 %parc_V_15_217_reload_read, i4 %trunc_ln1548"   --->   Operation 32 'mux' 'tmp' <Predicate = (!icmp_ln247)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1548_1 = trunc i36 %tmp"   --->   Operation 33 'trunc' 'trunc_ln1548_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %tmp, i32 35"   --->   Operation 34 'bitselect' 'tmp_50' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i35 %out_0, i64 0, i64 %r_1_cast" [model_functions.cpp:249]   --->   Operation 35 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln248 = select i1 %tmp_50, i35 0, i35 %trunc_ln1548_1" [model_functions.cpp:248]   --->   Operation 36 'select' 'select_ln248' <Predicate = (!icmp_ln247)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln248 = store i35 %select_ln248, i4 %out_0_addr" [model_functions.cpp:248]   --->   Operation 37 'store' 'store_ln248' <Predicate = (!icmp_ln247)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln247 = store i5 %add_ln247, i5 %r" [model_functions.cpp:247]   --->   Operation 38 'store' 'store_ln247' <Predicate = (!icmp_ln247)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln247)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ parc_V_0_21_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_1_23_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_2_24_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_3_25_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_4_26_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_5_27_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_6_28_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_7_29_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_8_210_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_9_211_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_10_212_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_11_213_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_12_214_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_13_215_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_14_216_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parc_V_15_217_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                         (alloca           ) [ 01]
parc_V_15_217_reload_read (read             ) [ 00]
parc_V_14_216_reload_read (read             ) [ 00]
parc_V_13_215_reload_read (read             ) [ 00]
parc_V_12_214_reload_read (read             ) [ 00]
parc_V_11_213_reload_read (read             ) [ 00]
parc_V_10_212_reload_read (read             ) [ 00]
parc_V_9_211_reload_read  (read             ) [ 00]
parc_V_8_210_reload_read  (read             ) [ 00]
parc_V_7_29_reload_read   (read             ) [ 00]
parc_V_6_28_reload_read   (read             ) [ 00]
parc_V_5_27_reload_read   (read             ) [ 00]
parc_V_4_26_reload_read   (read             ) [ 00]
parc_V_3_25_reload_read   (read             ) [ 00]
parc_V_2_24_reload_read   (read             ) [ 00]
parc_V_1_23_reload_read   (read             ) [ 00]
parc_V_0_21_reload_read   (read             ) [ 00]
store_ln0                 (store            ) [ 00]
br_ln0                    (br               ) [ 00]
r_1                       (load             ) [ 00]
specpipeline_ln0          (specpipeline     ) [ 00]
icmp_ln247                (icmp             ) [ 01]
empty                     (speclooptripcount) [ 00]
add_ln247                 (add              ) [ 00]
br_ln247                  (br               ) [ 00]
r_1_cast                  (zext             ) [ 00]
specloopname_ln135        (specloopname     ) [ 00]
trunc_ln1548              (trunc            ) [ 00]
tmp                       (mux              ) [ 00]
trunc_ln1548_1            (trunc            ) [ 00]
tmp_50                    (bitselect        ) [ 00]
out_0_addr                (getelementptr    ) [ 00]
select_ln248              (select           ) [ 00]
store_ln248               (store            ) [ 00]
store_ln247               (store            ) [ 00]
br_ln0                    (br               ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="parc_V_0_21_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_0_21_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="parc_V_1_23_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_1_23_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="parc_V_2_24_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_2_24_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="parc_V_3_25_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_3_25_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="parc_V_4_26_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_4_26_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="parc_V_5_27_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_5_27_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="parc_V_6_28_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_6_28_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="parc_V_7_29_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_7_29_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="parc_V_8_210_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_8_210_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="parc_V_9_211_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_9_211_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="parc_V_10_212_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_10_212_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="parc_V_11_213_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_11_213_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="parc_V_12_214_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_12_214_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="parc_V_13_215_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_13_215_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="parc_V_14_216_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_14_216_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="parc_V_15_217_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parc_V_15_217_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i36"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i36.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="r_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="parc_V_15_217_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="36" slack="0"/>
<pin id="76" dir="0" index="1" bw="36" slack="0"/>
<pin id="77" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_15_217_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="parc_V_14_216_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="36" slack="0"/>
<pin id="82" dir="0" index="1" bw="36" slack="0"/>
<pin id="83" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_14_216_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="parc_V_13_215_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="36" slack="0"/>
<pin id="88" dir="0" index="1" bw="36" slack="0"/>
<pin id="89" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_13_215_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="parc_V_12_214_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="36" slack="0"/>
<pin id="94" dir="0" index="1" bw="36" slack="0"/>
<pin id="95" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_12_214_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="parc_V_11_213_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="36" slack="0"/>
<pin id="100" dir="0" index="1" bw="36" slack="0"/>
<pin id="101" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_11_213_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="parc_V_10_212_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="36" slack="0"/>
<pin id="106" dir="0" index="1" bw="36" slack="0"/>
<pin id="107" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_10_212_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="parc_V_9_211_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="36" slack="0"/>
<pin id="112" dir="0" index="1" bw="36" slack="0"/>
<pin id="113" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_9_211_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="parc_V_8_210_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="36" slack="0"/>
<pin id="118" dir="0" index="1" bw="36" slack="0"/>
<pin id="119" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_8_210_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="parc_V_7_29_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="36" slack="0"/>
<pin id="124" dir="0" index="1" bw="36" slack="0"/>
<pin id="125" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_7_29_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="parc_V_6_28_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="36" slack="0"/>
<pin id="130" dir="0" index="1" bw="36" slack="0"/>
<pin id="131" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_6_28_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="parc_V_5_27_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="36" slack="0"/>
<pin id="136" dir="0" index="1" bw="36" slack="0"/>
<pin id="137" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_5_27_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="parc_V_4_26_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="36" slack="0"/>
<pin id="142" dir="0" index="1" bw="36" slack="0"/>
<pin id="143" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_4_26_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="parc_V_3_25_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="36" slack="0"/>
<pin id="148" dir="0" index="1" bw="36" slack="0"/>
<pin id="149" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_3_25_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="parc_V_2_24_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="36" slack="0"/>
<pin id="154" dir="0" index="1" bw="36" slack="0"/>
<pin id="155" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_2_24_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="parc_V_1_23_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="36" slack="0"/>
<pin id="160" dir="0" index="1" bw="36" slack="0"/>
<pin id="161" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_1_23_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="parc_V_0_21_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="36" slack="0"/>
<pin id="166" dir="0" index="1" bw="36" slack="0"/>
<pin id="167" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="parc_V_0_21_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_0_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="35" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln248_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="35" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="5" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="r_1_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln247_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln247_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="r_1_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_1_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln1548_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1548/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="36" slack="0"/>
<pin id="214" dir="0" index="1" bw="36" slack="0"/>
<pin id="215" dir="0" index="2" bw="36" slack="0"/>
<pin id="216" dir="0" index="3" bw="36" slack="0"/>
<pin id="217" dir="0" index="4" bw="36" slack="0"/>
<pin id="218" dir="0" index="5" bw="36" slack="0"/>
<pin id="219" dir="0" index="6" bw="36" slack="0"/>
<pin id="220" dir="0" index="7" bw="36" slack="0"/>
<pin id="221" dir="0" index="8" bw="36" slack="0"/>
<pin id="222" dir="0" index="9" bw="36" slack="0"/>
<pin id="223" dir="0" index="10" bw="36" slack="0"/>
<pin id="224" dir="0" index="11" bw="36" slack="0"/>
<pin id="225" dir="0" index="12" bw="36" slack="0"/>
<pin id="226" dir="0" index="13" bw="36" slack="0"/>
<pin id="227" dir="0" index="14" bw="36" slack="0"/>
<pin id="228" dir="0" index="15" bw="36" slack="0"/>
<pin id="229" dir="0" index="16" bw="36" slack="0"/>
<pin id="230" dir="0" index="17" bw="4" slack="0"/>
<pin id="231" dir="1" index="18" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln1548_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="36" slack="0"/>
<pin id="252" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1548_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_50_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="36" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln248_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="35" slack="0"/>
<pin id="265" dir="0" index="2" bw="35" slack="0"/>
<pin id="266" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln248/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln247_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="r_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="188" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="211"><net_src comp="188" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="233"><net_src comp="164" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="234"><net_src comp="158" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="235"><net_src comp="152" pin="2"/><net_sink comp="212" pin=3"/></net>

<net id="236"><net_src comp="146" pin="2"/><net_sink comp="212" pin=4"/></net>

<net id="237"><net_src comp="140" pin="2"/><net_sink comp="212" pin=5"/></net>

<net id="238"><net_src comp="134" pin="2"/><net_sink comp="212" pin=6"/></net>

<net id="239"><net_src comp="128" pin="2"/><net_sink comp="212" pin=7"/></net>

<net id="240"><net_src comp="122" pin="2"/><net_sink comp="212" pin=8"/></net>

<net id="241"><net_src comp="116" pin="2"/><net_sink comp="212" pin=9"/></net>

<net id="242"><net_src comp="110" pin="2"/><net_sink comp="212" pin=10"/></net>

<net id="243"><net_src comp="104" pin="2"/><net_sink comp="212" pin=11"/></net>

<net id="244"><net_src comp="98" pin="2"/><net_sink comp="212" pin=12"/></net>

<net id="245"><net_src comp="92" pin="2"/><net_sink comp="212" pin=13"/></net>

<net id="246"><net_src comp="86" pin="2"/><net_sink comp="212" pin=14"/></net>

<net id="247"><net_src comp="80" pin="2"/><net_sink comp="212" pin=15"/></net>

<net id="248"><net_src comp="74" pin="2"/><net_sink comp="212" pin=16"/></net>

<net id="249"><net_src comp="208" pin="1"/><net_sink comp="212" pin=17"/></net>

<net id="253"><net_src comp="212" pin="18"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="212" pin="18"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="250" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="275"><net_src comp="197" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="70" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="271" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {1 }
 - Input state : 
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_0_21_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_1_23_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_2_24_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_3_25_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_4_26_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_5_27_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_6_28_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_7_29_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_8_210_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_9_211_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_10_212_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_11_213_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_12_214_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_13_215_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_14_216_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : parc_V_15_217_reload | {1 }
	Port: convolution2_fix_Pipeline_VITIS_LOOP_247_2 : out_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		r_1 : 1
		icmp_ln247 : 2
		add_ln247 : 2
		br_ln247 : 3
		r_1_cast : 2
		trunc_ln1548 : 2
		tmp : 3
		trunc_ln1548_1 : 4
		tmp_50 : 4
		out_0_addr : 3
		select_ln248 : 5
		store_ln248 : 6
		store_ln247 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|    mux   |               tmp_fu_212              |    0    |    65   |
|----------|---------------------------------------|---------|---------|
|  select  |          select_ln248_fu_262          |    0    |    35   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln247_fu_197           |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln247_fu_191           |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|          |  parc_V_15_217_reload_read_read_fu_74 |    0    |    0    |
|          |  parc_V_14_216_reload_read_read_fu_80 |    0    |    0    |
|          |  parc_V_13_215_reload_read_read_fu_86 |    0    |    0    |
|          |  parc_V_12_214_reload_read_read_fu_92 |    0    |    0    |
|          |  parc_V_11_213_reload_read_read_fu_98 |    0    |    0    |
|          | parc_V_10_212_reload_read_read_fu_104 |    0    |    0    |
|          |  parc_V_9_211_reload_read_read_fu_110 |    0    |    0    |
|   read   |  parc_V_8_210_reload_read_read_fu_116 |    0    |    0    |
|          |  parc_V_7_29_reload_read_read_fu_122  |    0    |    0    |
|          |  parc_V_6_28_reload_read_read_fu_128  |    0    |    0    |
|          |  parc_V_5_27_reload_read_read_fu_134  |    0    |    0    |
|          |  parc_V_4_26_reload_read_read_fu_140  |    0    |    0    |
|          |  parc_V_3_25_reload_read_read_fu_146  |    0    |    0    |
|          |  parc_V_2_24_reload_read_read_fu_152  |    0    |    0    |
|          |  parc_V_1_23_reload_read_read_fu_158  |    0    |    0    |
|          |  parc_V_0_21_reload_read_read_fu_164  |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |            r_1_cast_fu_203            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |          trunc_ln1548_fu_208          |    0    |    0    |
|          |         trunc_ln1548_1_fu_250         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|             tmp_50_fu_254             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   122   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|r_reg_276|    5   |
+---------+--------+
|  Total  |    5   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   122  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   122  |
+-----------+--------+--------+
