--- before_pass
+++ after_pass
@@ -11,7 +11,7 @@ parser ParserImpl(packet_in packet, out
     }
 }
 control IngressImpl(inout headers hdr, inout metadata meta, inout standard_metadata_t standard_metadata) {
-    register<bit<1>>(1) testRegister;
+    register<bit<1>>(32w1) testRegister;
     table debug_table {
         key = {
             meta.test: exact;
@@ -23,7 +23,7 @@ control IngressImpl(inout headers hdr, i
     }
     apply {
         bit<1> registerData;
-        testRegister.read(registerData, 0);
+        testRegister.read(registerData, 32w0);
         meta.test = (bool)registerData;
         debug_table.apply();
     }
