

================================================================
== Vivado HLS Report for 'k2c_batch_norm'
================================================================
* Date:           Wed Apr 10 00:29:35 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    84.609|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|        94|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|     10|      0|   201|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|   1991|  2590|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   524|
|Register         |        -|      -|    539|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|     15|   2530|  3315|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     37|     15|    41|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |face_classifier_ccud_U40  |face_classifier_ccud  |        0|      3|  128|  320|
    |face_classifier_cfYi_U43  |face_classifier_cfYi  |        0|      0|  779|  469|
    |face_classifier_cg8j_U39  |face_classifier_cg8j  |        0|      2|  177|  385|
    |face_classifier_chbi_U41  |face_classifier_chbi  |        0|      0|  128|  947|
    |face_classifier_cibs_U42  |face_classifier_cibs  |        0|      0|  779|  469|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5| 1991| 2590|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |offset_1_fu_205_p2  |     *    |     10|  0|  46|          64|          64|
    |i_38_fu_220_p2      |     +    |      0|  0|  26|          19|           1|
    |phitmp_fu_199_p2    |     +    |      0|  0|  71|          64|           1|
    |exitcond_fu_215_p2  |   icmp   |      0|  0|  29|          64|          64|
    |tmp_fu_194_p2       |   icmp   |      0|  0|  29|          64|          64|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |     10|  0| 201|         275|         194|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  437|         99|    1|         99|
    |grp_fu_175_opcode      |   15|          3|    2|          6|
    |grp_fu_175_p0          |   15|          3|   32|         96|
    |grp_fu_175_p1          |   15|          3|   32|         96|
    |i_1_reg_164            |    9|          2|   19|         38|
    |i_reg_152              |    9|          2|   64|        128|
    |inputs_shape_address0  |   15|          3|    3|          9|
    |offset_reg_140         |    9|          2|   64|        128|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  524|        117|  217|        600|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  98|   0|   98|          0|
    |i_1_cast_reg_276  |  19|   0|   64|         45|
    |i_1_reg_164       |  19|   0|   19|          0|
    |i_38_reg_286      |  19|   0|   19|          0|
    |i_reg_152         |  64|   0|   64|          0|
    |idx_reg_296       |  64|   0|   64|          0|
    |offset_reg_140    |  64|   0|   64|          0|
    |phitmp_reg_256    |  64|   0|   64|          0|
    |step_reg_271      |  64|   0|   64|          0|
    |tmp_25_reg_313    |  32|   0|   32|          0|
    |tmp_26_reg_328    |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 539|   0|  584|         45|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   k2c_batch_norm  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   k2c_batch_norm  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   k2c_batch_norm  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   k2c_batch_norm  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   k2c_batch_norm  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   k2c_batch_norm  | return value |
|outputs_array_address0  | out |   19|  ap_memory |   outputs_array   |     array    |
|outputs_array_ce0       | out |    1|  ap_memory |   outputs_array   |     array    |
|outputs_array_we0       | out |    1|  ap_memory |   outputs_array   |     array    |
|outputs_array_d0        | out |   32|  ap_memory |   outputs_array   |     array    |
|inputs_array_address0   | out |   19|  ap_memory |    inputs_array   |     array    |
|inputs_array_ce0        | out |    1|  ap_memory |    inputs_array   |     array    |
|inputs_array_q0         |  in |   32|  ap_memory |    inputs_array   |     array    |
|inputs_ndim_read        |  in |   64|   ap_none  |  inputs_ndim_read |    scalar    |
|inputs_numel_read       |  in |   64|   ap_none  | inputs_numel_read |    scalar    |
|inputs_shape_address0   | out |    3|  ap_memory |    inputs_shape   |     array    |
|inputs_shape_ce0        | out |    1|  ap_memory |    inputs_shape   |     array    |
|inputs_shape_q0         |  in |   64|  ap_memory |    inputs_shape   |     array    |
|mean_array_address0     | out |   19|  ap_memory |     mean_array    |     array    |
|mean_array_ce0          | out |    1|  ap_memory |     mean_array    |     array    |
|mean_array_q0           |  in |   32|  ap_memory |     mean_array    |     array    |
|stdev_array_address0    | out |   19|  ap_memory |    stdev_array    |     array    |
|stdev_array_ce0         | out |    1|  ap_memory |    stdev_array    |     array    |
|stdev_array_q0          |  in |   32|  ap_memory |    stdev_array    |     array    |
|gamma_array_address0    | out |   19|  ap_memory |    gamma_array    |     array    |
|gamma_array_ce0         | out |    1|  ap_memory |    gamma_array    |     array    |
|gamma_array_q0          |  in |   32|  ap_memory |    gamma_array    |     array    |
|beta_array_address0     | out |   19|  ap_memory |     beta_array    |     array    |
|beta_array_ce0          | out |    1|  ap_memory |     beta_array    |     array    |
|beta_array_q0           |  in |   32|  ap_memory |     beta_array    |     array    |
+------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	4  / (!tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%inputs_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %inputs_numel_read)"   --->   Operation 99 'read' 'inputs_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%inputs_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %inputs_ndim_read)"   --->   Operation 100 'read' 'inputs_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.66ns)   --->   "br label %1" [../C-Code-Original/include/k2c_normalization_layers.c:33]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%offset = phi i64 [ 1, %0 ], [ %offset_1, %2 ]"   --->   Operation 102 'phi' 'offset' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%i = phi i64 [ 1, %0 ], [ %phitmp, %2 ]" [../C-Code-Original/include/k2c_normalization_layers.c:33]   --->   Operation 103 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (2.83ns)   --->   "%tmp = icmp ult i64 %i, %inputs_ndim_read_1" [../C-Code-Original/include/k2c_normalization_layers.c:33]   --->   Operation 104 'icmp' 'tmp' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [../C-Code-Original/include/k2c_normalization_layers.c:33]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%inputs_shape_addr = getelementptr [5 x i64]* %inputs_shape, i64 0, i64 %i" [../C-Code-Original/include/k2c_normalization_layers.c:34]   --->   Operation 106 'getelementptr' 'inputs_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.15ns)   --->   "%inputs_shape_load = load i64* %inputs_shape_addr, align 8" [../C-Code-Original/include/k2c_normalization_layers.c:34]   --->   Operation 107 'load' 'inputs_shape_load' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 108 [1/1] (3.56ns)   --->   "%phitmp = add i64 %i, 1" [../C-Code-Original/include/k2c_normalization_layers.c:33]   --->   Operation 108 'add' 'phitmp' <Predicate = (tmp)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%inputs_shape_addr_1 = getelementptr [5 x i64]* %inputs_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_normalization_layers.c:36]   --->   Operation 109 'getelementptr' 'inputs_shape_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (2.15ns)   --->   "%step = load i64* %inputs_shape_addr_1, align 8" [../C-Code-Original/include/k2c_normalization_layers.c:36]   --->   Operation 110 'load' 'step' <Predicate = (!tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 14.5>
ST_3 : Operation 111 [1/2] (2.15ns)   --->   "%inputs_shape_load = load i64* %inputs_shape_addr, align 8" [../C-Code-Original/include/k2c_normalization_layers.c:34]   --->   Operation 111 'load' 'inputs_shape_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 112 [1/1] (12.3ns)   --->   "%offset_1 = mul i64 %inputs_shape_load, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:34]   --->   Operation 112 'mul' 'offset_1' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_normalization_layers.c:33]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.15>
ST_4 : Operation 114 [1/2] (2.15ns)   --->   "%step = load i64* %inputs_shape_addr_1, align 8" [../C-Code-Original/include/k2c_normalization_layers.c:36]   --->   Operation 114 'load' 'step' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 115 [1/1] (1.66ns)   --->   "br label %4" [../C-Code-Original/include/k2c_normalization_layers.c:38]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.66>

State 5 <SV = 3> <Delay = 5.08>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%i_1 = phi i19 [ 0, %3 ], [ %i_38, %5 ]"   --->   Operation 116 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%i_1_cast = zext i19 %i_1 to i64" [../C-Code-Original/include/k2c_normalization_layers.c:38]   --->   Operation 117 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (2.83ns)   --->   "%exitcond = icmp eq i64 %i_1_cast, %inputs_numel_read_1" [../C-Code-Original/include/k2c_normalization_layers.c:38]   --->   Operation 118 'icmp' 'exitcond' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (2.25ns)   --->   "%i_38 = add i19 %i_1, 1" [../C-Code-Original/include/k2c_normalization_layers.c:38]   --->   Operation 119 'add' 'i_38' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [../C-Code-Original/include/k2c_normalization_layers.c:38]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [23/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 121 'udiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_normalization_layers.c:45]   --->   Operation 122 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.08>
ST_6 : Operation 123 [22/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 123 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 5.08>
ST_7 : Operation 124 [21/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 124 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 5.08>
ST_8 : Operation 125 [20/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 125 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.08>
ST_9 : Operation 126 [19/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 126 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.08>
ST_10 : Operation 127 [18/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 127 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.08>
ST_11 : Operation 128 [17/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 128 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.08>
ST_12 : Operation 129 [16/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 129 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.08>
ST_13 : Operation 130 [15/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 130 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.08>
ST_14 : Operation 131 [14/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 131 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 5.08>
ST_15 : Operation 132 [13/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 132 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 5.08>
ST_16 : Operation 133 [12/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 133 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 5.08>
ST_17 : Operation 134 [11/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 134 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 5.08>
ST_18 : Operation 135 [10/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 135 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 5.08>
ST_19 : Operation 136 [9/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 136 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 5.08>
ST_20 : Operation 137 [8/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 137 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 5.08>
ST_21 : Operation 138 [7/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 138 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 5.08>
ST_22 : Operation 139 [6/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 139 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 5.08>
ST_23 : Operation 140 [5/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 140 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 5.08>
ST_24 : Operation 141 [4/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 141 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 5.08>
ST_25 : Operation 142 [3/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 142 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 5.08>
ST_26 : Operation 143 [2/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 143 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 10.1>
ST_27 : Operation 144 [1/23] (5.08ns)   --->   "%tmp_s = udiv i64 %i_1_cast, %offset" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 144 'udiv' 'tmp_s' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [68/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 145 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 5.08>
ST_28 : Operation 146 [67/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 146 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 5.08>
ST_29 : Operation 147 [66/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 147 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 5.08>
ST_30 : Operation 148 [65/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 148 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 5.08>
ST_31 : Operation 149 [64/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 149 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 5.08>
ST_32 : Operation 150 [63/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 150 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 5.08>
ST_33 : Operation 151 [62/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 151 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 5.08>
ST_34 : Operation 152 [61/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 152 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 5.08>
ST_35 : Operation 153 [60/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 153 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 5.08>
ST_36 : Operation 154 [59/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 154 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 5.08>
ST_37 : Operation 155 [58/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 155 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 5.08>
ST_38 : Operation 156 [57/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 156 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 5.08>
ST_39 : Operation 157 [56/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 157 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 5.08>
ST_40 : Operation 158 [55/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 158 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 5.08>
ST_41 : Operation 159 [54/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 159 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 5.08>
ST_42 : Operation 160 [53/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 160 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 5.08>
ST_43 : Operation 161 [52/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 161 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 5.08>
ST_44 : Operation 162 [51/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 162 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 5.08>
ST_45 : Operation 163 [50/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 163 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 5.08>
ST_46 : Operation 164 [49/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 164 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 5.08>
ST_47 : Operation 165 [48/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 165 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 5.08>
ST_48 : Operation 166 [47/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 166 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 5.08>
ST_49 : Operation 167 [46/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 167 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 5.08>
ST_50 : Operation 168 [45/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 168 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 5.08>
ST_51 : Operation 169 [44/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 169 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 5.08>
ST_52 : Operation 170 [43/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 170 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 5.08>
ST_53 : Operation 171 [42/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 171 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 5.08>
ST_54 : Operation 172 [41/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 172 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 5.08>
ST_55 : Operation 173 [40/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 173 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 5.08>
ST_56 : Operation 174 [39/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 174 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 5.08>
ST_57 : Operation 175 [38/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 175 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 5.08>
ST_58 : Operation 176 [37/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 176 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 5.08>
ST_59 : Operation 177 [36/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 177 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 5.08>
ST_60 : Operation 178 [35/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 178 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 5.08>
ST_61 : Operation 179 [34/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 179 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 5.08>
ST_62 : Operation 180 [33/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 180 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 5.08>
ST_63 : Operation 181 [32/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 181 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 5.08>
ST_64 : Operation 182 [31/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 182 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 5.08>
ST_65 : Operation 183 [30/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 183 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 5.08>
ST_66 : Operation 184 [29/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 184 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 5.08>
ST_67 : Operation 185 [28/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 185 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 5.08>
ST_68 : Operation 186 [27/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 186 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 5.08>
ST_69 : Operation 187 [26/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 187 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 5.08>
ST_70 : Operation 188 [25/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 188 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 5.08>
ST_71 : Operation 189 [24/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 189 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 5.08>
ST_72 : Operation 190 [23/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 190 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 5.08>
ST_73 : Operation 191 [22/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 191 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 5.08>
ST_74 : Operation 192 [21/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 192 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 5.08>
ST_75 : Operation 193 [20/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 193 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 5.08>
ST_76 : Operation 194 [19/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 194 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 5.08>
ST_77 : Operation 195 [18/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 195 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 5.08>
ST_78 : Operation 196 [17/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 196 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 5.08>
ST_79 : Operation 197 [16/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 197 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 5.08>
ST_80 : Operation 198 [15/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 198 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 5.08>
ST_81 : Operation 199 [14/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 199 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 5.08>
ST_82 : Operation 200 [13/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 200 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 5.08>
ST_83 : Operation 201 [12/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 201 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 5.08>
ST_84 : Operation 202 [11/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 202 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 5.08>
ST_85 : Operation 203 [10/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 203 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 5.08>
ST_86 : Operation 204 [9/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 204 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 5.08>
ST_87 : Operation 205 [8/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 205 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 5.08>
ST_88 : Operation 206 [7/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 206 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 5.08>
ST_89 : Operation 207 [6/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 207 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 5.08>
ST_90 : Operation 208 [5/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 208 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 5.08>
ST_91 : Operation 209 [4/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 209 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 5.08>
ST_92 : Operation 210 [3/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 210 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 5.08>
ST_93 : Operation 211 [2/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 211 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 92> <Delay = 8.34>
ST_94 : Operation 212 [1/68] (5.08ns)   --->   "%idx = urem i64 %tmp_s, %step" [../C-Code-Original/include/k2c_normalization_layers.c:39]   --->   Operation 212 'urem' 'idx' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 213 [1/1] (0.00ns)   --->   "%inputs_array_addr = getelementptr [300000 x float]* %inputs_array, i64 0, i64 %i_1_cast" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 213 'getelementptr' 'inputs_array_addr' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 214 [2/2] (3.25ns)   --->   "%inputs_array_load = load float* %inputs_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 214 'load' 'inputs_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_94 : Operation 215 [1/1] (0.00ns)   --->   "%mean_array_addr = getelementptr [300000 x float]* %mean_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 215 'getelementptr' 'mean_array_addr' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 216 [2/2] (3.25ns)   --->   "%mean_array_load = load float* %mean_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 216 'load' 'mean_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 95 <SV = 93> <Delay = 29.8>
ST_95 : Operation 217 [1/2] (3.25ns)   --->   "%inputs_array_load = load float* %inputs_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 217 'load' 'inputs_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_95 : Operation 218 [1/2] (3.25ns)   --->   "%mean_array_load = load float* %mean_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 218 'load' 'mean_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_95 : Operation 219 [1/1] (26.5ns)   --->   "%tmp_25 = fsub float %inputs_array_load, %mean_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 219 'fsub' 'tmp_25' <Predicate = true> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 220 [1/1] (0.00ns)   --->   "%stdev_array_addr = getelementptr [300000 x float]* %stdev_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 220 'getelementptr' 'stdev_array_addr' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 221 [2/2] (3.25ns)   --->   "%stdev_array_load = load float* %stdev_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 221 'load' 'stdev_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 96 <SV = 94> <Delay = 84.6>
ST_96 : Operation 222 [1/2] (3.25ns)   --->   "%stdev_array_load = load float* %stdev_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 222 'load' 'stdev_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_96 : Operation 223 [2/2] (81.3ns)   --->   "%tmp_26 = fdiv float %tmp_25, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 223 'fdiv' 'tmp_26' <Predicate = true> <Delay = 81.3> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 1> <II = 1> <Delay = 81.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 95> <Delay = 81.3>
ST_97 : Operation 224 [1/2] (81.3ns)   --->   "%tmp_26 = fdiv float %tmp_25, %stdev_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 224 'fdiv' 'tmp_26' <Predicate = true> <Delay = 81.3> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 1> <II = 1> <Delay = 81.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 225 [1/1] (0.00ns)   --->   "%gamma_array_addr = getelementptr [300000 x float]* %gamma_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 225 'getelementptr' 'gamma_array_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 226 [2/2] (3.25ns)   --->   "%gamma_array_load = load float* %gamma_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 226 'load' 'gamma_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_97 : Operation 227 [1/1] (0.00ns)   --->   "%beta_array_addr = getelementptr [300000 x float]* %beta_array, i64 0, i64 %idx" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 227 'getelementptr' 'beta_array_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 228 [2/2] (3.25ns)   --->   "%beta_array_load = load float* %beta_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 228 'load' 'beta_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 98 <SV = 96> <Delay = 33.0>
ST_98 : Operation 229 [1/2] (3.25ns)   --->   "%gamma_array_load = load float* %gamma_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 229 'load' 'gamma_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_98 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_27 = fmul float %tmp_26, %gamma_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 230 'fmul' 'tmp_27' <Predicate = true> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 231 [1/2] (3.25ns)   --->   "%beta_array_load = load float* %beta_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 231 'load' 'beta_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_98 : Operation 232 [1/1] (26.5ns) (out node of the LUT)   --->   "%tmp_28 = fadd float %tmp_27, %beta_array_load" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 232 'fadd' 'tmp_28' <Predicate = true> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 233 [1/1] (0.00ns)   --->   "%outputs_array_addr = getelementptr [300000 x float]* %outputs_array, i64 0, i64 %i_1_cast" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 233 'getelementptr' 'outputs_array_addr' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 234 [1/1] (3.25ns)   --->   "store float %tmp_28, float* %outputs_array_addr, align 4" [../C-Code-Original/include/k2c_normalization_layers.c:40]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_98 : Operation 235 [1/1] (0.00ns)   --->   "br label %4" [../C-Code-Original/include/k2c_normalization_layers.c:38]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inputs_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inputs_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stdev_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gamma_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ beta_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inputs_numel_read_1 (read         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
inputs_ndim_read_1  (read         ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_101        (br           ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
offset              (phi          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i                   (phi          ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (icmp         ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_105        (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_shape_addr   (getelementptr) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phitmp              (add          ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_shape_addr_1 (getelementptr) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_shape_load   (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
offset_1            (mul          ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_113        (br           ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
step                (load         ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_115        (br           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i_1                 (phi          ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1_cast            (zext         ) [ 000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
exitcond            (icmp         ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i_38                (add          ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_120        (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_122        (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (udiv         ) [ 000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111110000]
idx                 (urem         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
inputs_array_addr   (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
mean_array_addr     (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
inputs_array_load   (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mean_array_load     (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25              (fsub         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
stdev_array_addr    (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
stdev_array_load    (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
tmp_26              (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
gamma_array_addr    (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
beta_array_addr     (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
gamma_array_load    (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27              (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_array_load     (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28              (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
outputs_array_addr  (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234        (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_235        (br           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_ndim_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputs_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputs_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mean_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stdev_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stdev_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gamma_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="beta_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="inputs_numel_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="64" slack="0"/>
<pin id="30" dir="0" index="1" bw="64" slack="0"/>
<pin id="31" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_numel_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="inputs_ndim_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="64" slack="0"/>
<pin id="36" dir="0" index="1" bw="64" slack="0"/>
<pin id="37" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="inputs_shape_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="64" slack="0"/>
<pin id="44" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_shape_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="3" slack="0"/>
<pin id="49" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputs_shape_load/2 step/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="inputs_shape_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="1" slack="0"/>
<pin id="57" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_shape_addr_1/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="inputs_array_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="19" slack="89"/>
<pin id="66" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_array_addr/94 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="19" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputs_array_load/94 "/>
</bind>
</comp>

<comp id="75" class="1004" name="mean_array_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="64" slack="0"/>
<pin id="79" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_array_addr/94 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="19" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mean_array_load/94 "/>
</bind>
</comp>

<comp id="88" class="1004" name="stdev_array_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="1"/>
<pin id="92" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stdev_array_addr/95 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="19" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stdev_array_load/95 "/>
</bind>
</comp>

<comp id="101" class="1004" name="gamma_array_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="64" slack="3"/>
<pin id="105" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_array_addr/97 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="19" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gamma_array_load/97 "/>
</bind>
</comp>

<comp id="114" class="1004" name="beta_array_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="3"/>
<pin id="118" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_array_addr/97 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="19" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beta_array_load/97 "/>
</bind>
</comp>

<comp id="127" class="1004" name="outputs_array_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="19" slack="93"/>
<pin id="131" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_array_addr/98 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_234_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="19" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/98 "/>
</bind>
</comp>

<comp id="140" class="1005" name="offset_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="offset (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="offset_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="64" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="64" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="1"/>
<pin id="166" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="19" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_25/95 tmp_28/98 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_27_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_27/98 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_26/96 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="phitmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="offset_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="1"/>
<pin id="208" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="offset_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_1_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exitcond_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="3"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_38_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="19" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_38/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="19" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="2"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="23"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="idx/27 "/>
</bind>
</comp>

<comp id="238" class="1005" name="inputs_numel_read_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="3"/>
<pin id="240" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="inputs_numel_read_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="inputs_ndim_read_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputs_ndim_read_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="inputs_shape_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputs_shape_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="phitmp_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="261" class="1005" name="inputs_shape_addr_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputs_shape_addr_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="offset_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="step_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="23"/>
<pin id="273" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_1_cast_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_1_cast "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_38_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="19" slack="0"/>
<pin id="288" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_s_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="296" class="1005" name="idx_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="303" class="1005" name="inputs_array_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="1"/>
<pin id="305" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="inputs_array_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="mean_array_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="19" slack="1"/>
<pin id="310" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mean_array_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_25_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="318" class="1005" name="stdev_array_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="19" slack="1"/>
<pin id="320" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="stdev_array_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="stdev_array_load_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stdev_array_load "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_26_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="333" class="1005" name="gamma_array_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="19" slack="1"/>
<pin id="335" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="gamma_array_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="beta_array_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="19" slack="1"/>
<pin id="340" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="beta_array_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="18" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="61"><net_src comp="53" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="40" pin=2"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="69" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="82" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="121" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="187"><net_src comp="108" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="188"><net_src comp="183" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="193"><net_src comp="95" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="156" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="156" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="47" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="140" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="168" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="168" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="211" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="140" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="232" pin="2"/><net_sink comp="75" pin=2"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="28" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="246"><net_src comp="34" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="254"><net_src comp="40" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="259"><net_src comp="199" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="264"><net_src comp="53" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="269"><net_src comp="205" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="274"><net_src comp="47" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="279"><net_src comp="211" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="289"><net_src comp="220" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="294"><net_src comp="226" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="299"><net_src comp="232" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="306"><net_src comp="62" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="311"><net_src comp="75" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="316"><net_src comp="175" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="321"><net_src comp="88" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="326"><net_src comp="95" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="331"><net_src comp="189" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="336"><net_src comp="101" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="341"><net_src comp="114" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs_array | {98 }
	Port: inputs_array | {}
	Port: inputs_shape | {}
	Port: mean_array | {}
	Port: stdev_array | {}
	Port: gamma_array | {}
	Port: beta_array | {}
 - Input state : 
	Port: k2c_batch_norm : outputs_array | {}
	Port: k2c_batch_norm : inputs_array | {94 95 }
	Port: k2c_batch_norm : inputs_ndim_read | {1 }
	Port: k2c_batch_norm : inputs_numel_read | {1 }
	Port: k2c_batch_norm : inputs_shape | {2 3 4 }
	Port: k2c_batch_norm : mean_array | {94 95 }
	Port: k2c_batch_norm : stdev_array | {95 96 }
	Port: k2c_batch_norm : gamma_array | {97 98 }
	Port: k2c_batch_norm : beta_array | {97 98 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_105 : 2
		inputs_shape_addr : 1
		inputs_shape_load : 2
		phitmp : 1
		step : 1
	State 3
		offset_1 : 1
	State 4
	State 5
		i_1_cast : 1
		exitcond : 2
		i_38 : 1
		StgValue_120 : 3
		tmp_s : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		idx : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		inputs_array_load : 1
		mean_array_addr : 1
		mean_array_load : 2
	State 95
		tmp_25 : 1
		stdev_array_load : 1
	State 96
		tmp_26 : 1
	State 97
		gamma_array_load : 1
		beta_array_load : 1
	State 98
		tmp_27 : 1
		tmp_28 : 2
		StgValue_234 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   udiv   |           grp_fu_226           |    0    |   779   |   469   |
|----------|--------------------------------|---------|---------|---------|
|   urem   |           grp_fu_232           |    0    |   779   |   469   |
|----------|--------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_189           |    0    |   128   |   947   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_175           |    2    |   177   |   385   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |          tmp_27_fu_183         |    3    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|
|    add   |          phitmp_fu_199         |    0    |    0    |    71   |
|          |           i_38_fu_220          |    0    |    0    |    26   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |           tmp_fu_194           |    0    |    0    |    29   |
|          |         exitcond_fu_215        |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         offset_1_fu_205        |    10   |    0    |    46   |
|----------|--------------------------------|---------|---------|---------|
|   read   | inputs_numel_read_1_read_fu_28 |    0    |    0    |    0    |
|          |  inputs_ndim_read_1_read_fu_34 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |         i_1_cast_fu_211        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    15   |   1991  |   2791  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  beta_array_addr_reg_338  |   19   |
|  gamma_array_addr_reg_333 |   19   |
|      i_1_cast_reg_276     |   64   |
|        i_1_reg_164        |   19   |
|        i_38_reg_286       |   19   |
|         i_reg_152         |   64   |
|        idx_reg_296        |   64   |
| inputs_array_addr_reg_303 |   19   |
| inputs_ndim_read_1_reg_243|   64   |
|inputs_numel_read_1_reg_238|   64   |
|inputs_shape_addr_1_reg_261|    3   |
| inputs_shape_addr_reg_251 |    3   |
|  mean_array_addr_reg_308  |   19   |
|      offset_1_reg_266     |   64   |
|       offset_reg_140      |   64   |
|       phitmp_reg_256      |   64   |
|  stdev_array_addr_reg_318 |   19   |
|  stdev_array_load_reg_323 |   32   |
|        step_reg_271       |   64   |
|       tmp_25_reg_313      |   32   |
|       tmp_26_reg_328      |   32   |
|       tmp_s_reg_291       |   64   |
+---------------------------+--------+
|           Total           |   875  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_47 |  p0  |   4  |   3  |   12   ||    21   |
|  grp_access_fu_69 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_121 |  p0  |   2  |  19  |   38   ||    9    |
|   offset_reg_140  |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_175    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_175    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_189    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p0  |   2  |  19  |   38   ||    9    |
|     grp_fu_232    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   688  || 20.0575 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |  1991  |  2791  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   120  |
|  Register |    -   |    -   |   875  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   20   |  2866  |  2911  |
+-----------+--------+--------+--------+--------+
