#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 30 22:12:27 2023
# Process ID: 24532
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23664 C:\Users\R9000X\Desktop\jiekou_lab\lab4\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab4/RVfpga_Soc/RVfpga_Soc.xpr
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets wb_gpio_wrapper_0_wb_inta_o]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins syscon_wrapper_0/gpio_irq]
undo
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins syscon_wrapper_0/gpio_irq]
undo
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins syscon_wrapper_0/gpio_irq]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {8}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins wb_uart_wrapper_0/uart_irq] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins PWM_w_Int_0/Interrupt_out] [get_bd_pins xlconcat_0/In1]
startgroup
make_bd_pins_external  [get_bd_pins xlconcat_0/dout]
endgroup
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {2007 537} [get_bd_ports o_uart_tx]
set_property location {2011 36} [get_bd_ports o_led]
set_property location {2002 -461} [get_bd_ports dmi_reg_rdata_0]
set_property location {2015 -377} [get_bd_intf_ports ram]
set_property location {2008 494} [get_bd_ports o_uart_tx]
set_property location {2010 438} [get_bd_ports o_uart_tx]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_nets Sen_Seg_Display_0_AN] [get_bd_nets Sen_Seg_Display_0_Digits_Bits] [get_bd_cells Sen_Seg_Display_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
endgroup
delete_bd_objs [get_bd_ports AN_0]
delete_bd_objs [get_bd_ports Digits_Bits_0]
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/AN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/Digits_Bits]
endgroup
set_property location {2011 262} [get_bd_ports Digits_Bits_0]
set_property location {2016 255} [get_bd_ports AN_0]
set_property location {2016 268} [get_bd_ports AN_0]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run swerv_soc_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
