;redcode
;assert 1
	SPL 0, <-51
	SUB 360, 50
	SUB 336, 7
	MOV -507, <-20
	MOV -507, <-20
	ADD 270, <60
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #-105
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	DJN @0, -9
	DJN @0, -9
	SUB #0, 1
	SUB 336, 7
	SUB @29, 106
	SUB #0, -5
	SPL 0, <-102
	SPL 0, <-102
	SUB @13, 0
	SLT 0, 10
	JMP 300, 99
	SPL 100, 13
	MOV -9, <60
	SUB #0, -5
	SUB @29, 106
	SUB @29, 146
	SUB @29, 146
	SUB 0, -51
	SUB 0, -51
	JMZ 300, 99
	JMZ 300, 99
	SUB #0, -5
	SUB #0, -5
	SUB 336, 7
	SUB 336, 7
	MOV -9, <60
	SUB 336, 7
	ADD -9, <60
	SUB 360, 50
	SUB 360, 50
	SUB 360, 50
	SPL 0, <-54
	JMP -110, 9
	JMP 6, <0
	JMZ 63, <0
	SPL 0, <-51
	SPL 0, <-51
	JMP 6, <0
	SUB 360, 50
