{
  "design": {
    "design_info": {
      "boundary_crc": "0xFAE0E4A41CE32281",
      "device": "xc7z010clg400-1",
      "name": "main",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "xlconcat_1": "",
      "xlconstant_0": "",
      "rst_ps7_0_50M": "",
      "axi_master_burst_axi3_0": "",
      "gpu_control_0": "",
      "util_vector_logic_0": "",
      "gpu_wrapper_vhdl_0": "",
      "xlslice_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "MDIO_ETHERNET_0_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "ENET0_GMII_RX_CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_ENET0_GMII_RX_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ENET0_GMII_TX_CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_ENET0_GMII_TX_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ENET0_GMII_RX_DV_0": {
        "direction": "I"
      },
      "ENET0_GMII_TXD": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "ip_prop"
          }
        }
      },
      "ENET0_GMII_TX_EN_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ENET0_GMII_RXD": {
        "direction": "I",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "main_processing_system7_0_1",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "1"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#UART 1#UART 1#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx#rx#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 24 .. 25"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "1"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "main_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "main_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "main_xlconcat_1_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "IN1_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "main_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "main_rst_ps7_0_50M_0"
      },
      "axi_master_burst_axi3_0": {
        "vlnv": "xilinx.com:module_ref:axi_master_burst_axi3:1.0",
        "xci_name": "main_axi_master_burst_axi3_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_master_burst_axi3",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M00_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "main_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "16",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI3",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M00_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M00_AXI_awlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M00_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M00_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M00_AXI_awlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M00_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M00_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M00_AXI_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "M00_AXI_awuser",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M00_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M00_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M00_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M00_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M00_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "M00_AXI_buser",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M00_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M00_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M00_AXI_arlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M00_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M00_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M00_AXI_arlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M00_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M00_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M00_AXI_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "M00_AXI_aruser",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M00_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M00_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M00_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M00_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M00_AXI_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "main_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "framebuffer_baseaddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pixel_x": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "pixel_y": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "width": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "height": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "pixel_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "pixel_valid": {
            "direction": "I"
          },
          "draw": {
            "direction": "I"
          },
          "pixel_ready": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M00_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "gpu_control_0": {
        "vlnv": "xilinx.com:user:gpu_control:1.0",
        "xci_name": "main_gpu_control_0_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "main_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "gpu_wrapper_vhdl_0": {
        "vlnv": "xilinx.com:module_ref:gpu_wrapper_vhdl:1.0",
        "xci_name": "main_gpu_wrapper_vhdl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gpu_wrapper_vhdl",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "user_transform_matrix": {
            "mode": "Master",
            "vlnv": "xilinx.com:user:transform_matrix_rtl:1.0",
            "port_maps": {
              "matrix_00": {
                "physical_name": "matrix_00",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_01": {
                "physical_name": "matrix_01",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_02": {
                "physical_name": "matrix_02",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_03": {
                "physical_name": "matrix_03",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_04": {
                "physical_name": "matrix_04",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_05": {
                "physical_name": "matrix_05",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_06": {
                "physical_name": "matrix_06",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_07": {
                "physical_name": "matrix_07",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_08": {
                "physical_name": "matrix_08",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_09": {
                "physical_name": "matrix_09",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_10": {
                "physical_name": "matrix_10",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_11": {
                "physical_name": "matrix_11",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_12": {
                "physical_name": "matrix_12",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_13": {
                "physical_name": "matrix_13",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_14": {
                "physical_name": "matrix_14",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_15": {
                "physical_name": "matrix_15",
                "direction": "I",
                "left": "17",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "main_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "vertex_count": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "mem_wr_addr": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "mem_wr_data": {
            "direction": "I",
            "left": "17",
            "right": "0"
          },
          "mem_wr_en": {
            "direction": "I"
          },
          "output_color": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "output_valid": {
            "direction": "O"
          },
          "pixel_x_out": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "pixel_y_out": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "width": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "height": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "frame_end": {
            "direction": "O"
          },
          "draw": {
            "direction": "O"
          },
          "out_ready": {
            "direction": "I"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "main_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "gpu_wrapper_vhdl_0_user_transform_matrix": {
        "interface_ports": [
          "gpu_wrapper_vhdl_0/user_transform_matrix",
          "gpu_control_0/transform_matrix"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "gpu_control_0/S00_AXI"
        ]
      },
      "axi_master_burst_axi3_0_M00_AXI": {
        "interface_ports": [
          "axi_master_burst_axi3_0/M00_AXI",
          "processing_system7_0/S_AXI_GP0"
        ]
      },
      "processing_system7_0_MDIO_ETHERNET_0": {
        "interface_ports": [
          "MDIO_ETHERNET_0_0",
          "processing_system7_0/MDIO_ETHERNET_0"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "processing_system7_0/S_AXI_GP0_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "axi_master_burst_axi3_0/clk",
          "gpu_control_0/s00_axi_aclk",
          "gpu_wrapper_vhdl_0/clk"
        ]
      },
      "gpu_control_0_vertices_size": {
        "ports": [
          "gpu_control_0/vertex_count",
          "gpu_wrapper_vhdl_0/vertex_count"
        ]
      },
      "gpu_control_0_start": {
        "ports": [
          "gpu_control_0/start",
          "gpu_wrapper_vhdl_0/start"
        ]
      },
      "gpu_control_0_mem_wr_addr": {
        "ports": [
          "gpu_control_0/mem_wr_addr",
          "gpu_wrapper_vhdl_0/mem_wr_addr"
        ]
      },
      "gpu_control_0_mem_wr_data": {
        "ports": [
          "gpu_control_0/mem_wr_data",
          "gpu_wrapper_vhdl_0/mem_wr_data"
        ]
      },
      "gpu_control_0_mem_wr_en": {
        "ports": [
          "gpu_control_0/mem_wr_en",
          "gpu_wrapper_vhdl_0/mem_wr_en"
        ]
      },
      "ENET0_GMII_RX_CLK_0_1": {
        "ports": [
          "ENET0_GMII_RX_CLK_0",
          "processing_system7_0/ENET0_GMII_RX_CLK"
        ]
      },
      "ENET0_GMII_TX_CLK_0_1": {
        "ports": [
          "ENET0_GMII_TX_CLK_0",
          "processing_system7_0/ENET0_GMII_TX_CLK"
        ]
      },
      "ENET0_GMII_RX_DV_0_1": {
        "ports": [
          "ENET0_GMII_RX_DV_0",
          "processing_system7_0/ENET0_GMII_RX_DV"
        ]
      },
      "processing_system7_0_ENET0_GMII_TX_EN": {
        "ports": [
          "processing_system7_0/ENET0_GMII_TX_EN",
          "ENET0_GMII_TX_EN_0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xlconcat_1/In1"
        ]
      },
      "In0_0_1": {
        "ports": [
          "ENET0_GMII_RXD",
          "xlconcat_1/In0"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "processing_system7_0/ENET0_GMII_RXD"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn1": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "gpu_control_0/s00_axi_aresetn",
          "util_vector_logic_0/Op1"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "gpu_control_0_address": {
        "ports": [
          "gpu_control_0/address",
          "axi_master_burst_axi3_0/framebuffer_baseaddr"
        ]
      },
      "axi_master_burst_axi3_0_pixel_ready": {
        "ports": [
          "axi_master_burst_axi3_0/pixel_ready",
          "gpu_wrapper_vhdl_0/out_ready"
        ]
      },
      "gpu_wrapper_vhdl_0_output_color": {
        "ports": [
          "gpu_wrapper_vhdl_0/output_color",
          "axi_master_burst_axi3_0/pixel_data"
        ]
      },
      "gpu_wrapper_vhdl_0_output_valid": {
        "ports": [
          "gpu_wrapper_vhdl_0/output_valid",
          "axi_master_burst_axi3_0/pixel_valid"
        ]
      },
      "gpu_wrapper_vhdl_0_pixel_x_out": {
        "ports": [
          "gpu_wrapper_vhdl_0/pixel_x_out",
          "axi_master_burst_axi3_0/pixel_x"
        ]
      },
      "gpu_wrapper_vhdl_0_pixel_y_out": {
        "ports": [
          "gpu_wrapper_vhdl_0/pixel_y_out",
          "axi_master_burst_axi3_0/pixel_y"
        ]
      },
      "gpu_wrapper_vhdl_0_width": {
        "ports": [
          "gpu_wrapper_vhdl_0/width",
          "axi_master_burst_axi3_0/width"
        ]
      },
      "gpu_wrapper_vhdl_0_height": {
        "ports": [
          "gpu_wrapper_vhdl_0/height",
          "axi_master_burst_axi3_0/height"
        ]
      },
      "gpu_wrapper_vhdl_0_frame_end": {
        "ports": [
          "gpu_wrapper_vhdl_0/frame_end",
          "gpu_control_0/status"
        ]
      },
      "gpu_wrapper_vhdl_0_draw": {
        "ports": [
          "gpu_wrapper_vhdl_0/draw",
          "axi_master_burst_axi3_0/draw"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "axi_master_burst_axi3_0/reset",
          "gpu_wrapper_vhdl_0/reset"
        ]
      },
      "processing_system7_0_ENET0_GMII_TXD": {
        "ports": [
          "processing_system7_0/ENET0_GMII_TXD",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "ENET0_GMII_TXD"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_gpu_control_0_S00_AXI_reg": {
                "address_block": "/gpu_control_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "128K"
              }
            }
          }
        }
      },
      "/axi_master_burst_axi3_0": {
        "address_spaces": {
          "M00_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_GP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_processing_system7_0_GP0_IOP": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_IOP",
                "offset": "0xE0000000",
                "range": "4M"
              },
              "SEG_processing_system7_0_GP0_M_AXI_GP0": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}