{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 31 17:15:52 2026 " "Info: Processing started: Sat Jan 31 17:15:52 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[6\] " "Warning: Node \"texts:texts_u0\|bar_x\[6\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[5\] " "Warning: Node \"texts:texts_u0\|bar_x\[5\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[8\] " "Warning: Node \"texts:texts_u0\|bar_x\[8\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~6 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~6\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~5 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~5\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~0 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~0\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~1 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~1\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~4 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~4\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~7 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~7\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~2 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~2\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~3 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~3\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register snake:snake_u0\|body_e\[27\] register finite_state_machine:finite_state_machine_u0\|state_register.levelup 46.11 MHz 21.688 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 46.11 MHz between source register \"snake:snake_u0\|body_e\[27\]\" and destination register \"finite_state_machine:finite_state_machine_u0\|state_register.levelup\" (period= 21.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.277 ns + Longest register register " "Info: + Longest register to register delay is 11.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[27\] 1 REG LCFF_X14_Y24_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y24_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[27] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.322 ns) 1.288 ns snake:snake_u0\|snake_hit_body_c2\[27\] 2 COMB LCCOMB_X13_Y23_N0 1 " "Info: 2: + IC(0.966 ns) + CELL(0.322 ns) = 1.288 ns; Loc. = LCCOMB_X13_Y23_N0; Fanout = 1; COMB Node = 'snake:snake_u0\|snake_hit_body_c2\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { snake:snake_u0|body_e[27] snake:snake_u0|snake_hit_body_c2[27] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(0.178 ns) 3.778 ns finite_state_machine:finite_state_machine_u0\|hit~23 3 COMB LCCOMB_X25_Y9_N22 1 " "Info: 3: + IC(2.312 ns) + CELL(0.178 ns) = 3.778 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|hit~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { snake:snake_u0|snake_hit_body_c2[27] finite_state_machine:finite_state_machine_u0|hit~23 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 4.247 ns finite_state_machine:finite_state_machine_u0\|hit~24 4 COMB LCCOMB_X25_Y9_N8 1 " "Info: 4: + IC(0.291 ns) + CELL(0.178 ns) = 4.247 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|hit~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { finite_state_machine:finite_state_machine_u0|hit~23 finite_state_machine:finite_state_machine_u0|hit~24 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.278 ns) 6.030 ns finite_state_machine:finite_state_machine_u0\|hit~35 5 COMB LCCOMB_X22_Y17_N16 1 " "Info: 5: + IC(1.505 ns) + CELL(0.278 ns) = 6.030 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|hit~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { finite_state_machine:finite_state_machine_u0|hit~24 finite_state_machine:finite_state_machine_u0|hit~35 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.178 ns) 7.101 ns finite_state_machine:finite_state_machine_u0\|hit~56 6 COMB LCCOMB_X23_Y13_N10 3 " "Info: 6: + IC(0.893 ns) + CELL(0.178 ns) = 7.101 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 3; COMB Node = 'finite_state_machine:finite_state_machine_u0\|hit~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { finite_state_machine:finite_state_machine_u0|hit~35 finite_state_machine:finite_state_machine_u0|hit~56 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.177 ns) 9.089 ns finite_state_machine:finite_state_machine_u0\|Selector2~1 7 COMB LCCOMB_X43_Y17_N16 4 " "Info: 7: + IC(1.811 ns) + CELL(0.177 ns) = 9.089 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 4; COMB Node = 'finite_state_machine:finite_state_machine_u0\|Selector2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { finite_state_machine:finite_state_machine_u0|hit~56 finite_state_machine:finite_state_machine_u0|Selector2~1 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.178 ns) 9.804 ns finite_state_machine:finite_state_machine_u0\|state_register~28 8 COMB LCCOMB_X44_Y17_N30 2 " "Info: 8: + IC(0.537 ns) + CELL(0.178 ns) = 9.804 ns; Loc. = LCCOMB_X44_Y17_N30; Fanout = 2; COMB Node = 'finite_state_machine:finite_state_machine_u0\|state_register~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { finite_state_machine:finite_state_machine_u0|Selector2~1 finite_state_machine:finite_state_machine_u0|state_register~28 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.178 ns) 10.474 ns finite_state_machine:finite_state_machine_u0\|state_register~29 9 COMB LCCOMB_X43_Y17_N8 2 " "Info: 9: + IC(0.492 ns) + CELL(0.178 ns) = 10.474 ns; Loc. = LCCOMB_X43_Y17_N8; Fanout = 2; COMB Node = 'finite_state_machine:finite_state_machine_u0\|state_register~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { finite_state_machine:finite_state_machine_u0|state_register~28 finite_state_machine:finite_state_machine_u0|state_register~29 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.178 ns) 11.181 ns finite_state_machine:finite_state_machine_u0\|state_register~32 10 COMB LCCOMB_X44_Y17_N24 1 " "Info: 10: + IC(0.529 ns) + CELL(0.178 ns) = 11.181 ns; Loc. = LCCOMB_X44_Y17_N24; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|state_register~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { finite_state_machine:finite_state_machine_u0|state_register~29 finite_state_machine:finite_state_machine_u0|state_register~32 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.277 ns finite_state_machine:finite_state_machine_u0\|state_register.levelup 11 REG LCFF_X44_Y17_N25 6 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 11.277 ns; Loc. = LCFF_X44_Y17_N25; Fanout = 6; REG Node = 'finite_state_machine:finite_state_machine_u0\|state_register.levelup'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { finite_state_machine:finite_state_machine_u0|state_register~32 finite_state_machine:finite_state_machine_u0|state_register.levelup } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.941 ns ( 17.21 % ) " "Info: Total cell delay = 1.941 ns ( 17.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.336 ns ( 82.79 % ) " "Info: Total interconnect delay = 9.336 ns ( 82.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.277 ns" { snake:snake_u0|body_e[27] snake:snake_u0|snake_hit_body_c2[27] finite_state_machine:finite_state_machine_u0|hit~23 finite_state_machine:finite_state_machine_u0|hit~24 finite_state_machine:finite_state_machine_u0|hit~35 finite_state_machine:finite_state_machine_u0|hit~56 finite_state_machine:finite_state_machine_u0|Selector2~1 finite_state_machine:finite_state_machine_u0|state_register~28 finite_state_machine:finite_state_machine_u0|state_register~29 finite_state_machine:finite_state_machine_u0|state_register~32 finite_state_machine:finite_state_machine_u0|state_register.levelup } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.277 ns" { snake:snake_u0|body_e[27] {} snake:snake_u0|snake_hit_body_c2[27] {} finite_state_machine:finite_state_machine_u0|hit~23 {} finite_state_machine:finite_state_machine_u0|hit~24 {} finite_state_machine:finite_state_machine_u0|hit~35 {} finite_state_machine:finite_state_machine_u0|hit~56 {} finite_state_machine:finite_state_machine_u0|Selector2~1 {} finite_state_machine:finite_state_machine_u0|state_register~28 {} finite_state_machine:finite_state_machine_u0|state_register~29 {} finite_state_machine:finite_state_machine_u0|state_register~32 {} finite_state_machine:finite_state_machine_u0|state_register.levelup {} } { 0.000ns 0.966ns 2.312ns 0.291ns 1.505ns 0.893ns 1.811ns 0.537ns 0.492ns 0.529ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.278ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.172 ns - Smallest " "Info: - Smallest clock skew is -10.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns finite_state_machine:finite_state_machine_u0\|state_register.levelup 3 REG LCFF_X44_Y17_N25 6 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X44_Y17_N25; Fanout = 6; REG Node = 'finite_state_machine:finite_state_machine_u0\|state_register.levelup'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|state_register.levelup } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|state_register.levelup } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|state_register.levelup {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 13.033 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 13.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.879 ns) 4.226 ns items:items_u0\|item_y_register\[3\] 2 REG LCFF_X26_Y20_N9 91 " "Info: 2: + IC(2.321 ns) + CELL(0.879 ns) = 4.226 ns; Loc. = LCFF_X26_Y20_N9; Fanout = 91; REG Node = 'items:items_u0\|item_y_register\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { CLOCK_50 items:items_u0|item_y_register[3] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.457 ns) 5.627 ns snake:snake_u0\|ITEM_ATE~0 3 COMB LCCOMB_X26_Y20_N4 66 " "Info: 3: + IC(0.944 ns) + CELL(0.457 ns) = 5.627 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 66; COMB Node = 'snake:snake_u0\|ITEM_ATE~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.322 ns) 8.776 ns snake:snake_u0\|ITEM_ATE~2 4 COMB LCCOMB_X11_Y11_N14 1 " "Info: 4: + IC(2.827 ns) + CELL(0.322 ns) = 8.776 ns; Loc. = LCCOMB_X11_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 9.570 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X11_Y11_N22 7 " "Info: 5: + IC(0.303 ns) + CELL(0.491 ns) = 9.570 ns; Loc. = LCCOMB_X11_Y11_N22; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) 11.428 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G1 126 " "Info: 6: + IC(1.858 ns) + CELL(0.000 ns) = 11.428 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 13.033 ns snake:snake_u0\|body_e\[27\] 7 REG LCFF_X14_Y24_N1 4 " "Info: 7: + IC(1.003 ns) + CELL(0.602 ns) = 13.033 ns; Loc. = LCFF_X14_Y24_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[27] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 28.98 % ) " "Info: Total cell delay = 3.777 ns ( 28.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.256 ns ( 71.02 % ) " "Info: Total interconnect delay = 9.256 ns ( 71.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.033 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.033 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[27] {} } { 0.000ns 0.000ns 2.321ns 0.944ns 2.827ns 0.303ns 1.858ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.457ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|state_register.levelup } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|state_register.levelup {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.033 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.033 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[27] {} } { 0.000ns 0.000ns 2.321ns 0.944ns 2.827ns 0.303ns 1.858ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.457ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.277 ns" { snake:snake_u0|body_e[27] snake:snake_u0|snake_hit_body_c2[27] finite_state_machine:finite_state_machine_u0|hit~23 finite_state_machine:finite_state_machine_u0|hit~24 finite_state_machine:finite_state_machine_u0|hit~35 finite_state_machine:finite_state_machine_u0|hit~56 finite_state_machine:finite_state_machine_u0|Selector2~1 finite_state_machine:finite_state_machine_u0|state_register~28 finite_state_machine:finite_state_machine_u0|state_register~29 finite_state_machine:finite_state_machine_u0|state_register~32 finite_state_machine:finite_state_machine_u0|state_register.levelup } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.277 ns" { snake:snake_u0|body_e[27] {} snake:snake_u0|snake_hit_body_c2[27] {} finite_state_machine:finite_state_machine_u0|hit~23 {} finite_state_machine:finite_state_machine_u0|hit~24 {} finite_state_machine:finite_state_machine_u0|hit~35 {} finite_state_machine:finite_state_machine_u0|hit~56 {} finite_state_machine:finite_state_machine_u0|Selector2~1 {} finite_state_machine:finite_state_machine_u0|state_register~28 {} finite_state_machine:finite_state_machine_u0|state_register~29 {} finite_state_machine:finite_state_machine_u0|state_register~32 {} finite_state_machine:finite_state_machine_u0|state_register.levelup {} } { 0.000ns 0.966ns 2.312ns 0.291ns 1.505ns 0.893ns 1.811ns 0.537ns 0.492ns 0.529ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.278ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|state_register.levelup } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|state_register.levelup {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.033 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.033 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[27] {} } { 0.000ns 0.000ns 2.321ns 0.944ns 2.827ns 0.303ns 1.858ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.457ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 125 " "Warning: Circuit may not operate. Detected 125 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "snake:snake_u0\|body_e\[109\] snake:snake_u0\|body_e\[110\] CLOCK_50 4.742 ns " "Info: Found hold time violation between source  pin or register \"snake:snake_u0\|body_e\[109\]\" and destination pin or register \"snake:snake_u0\|body_e\[110\]\" for clock \"CLOCK_50\" (Hold time is 4.742 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.383 ns + Largest " "Info: + Largest clock skew is 5.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 13.021 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 13.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(0.879 ns) 4.226 ns items:items_u0\|item_y_register\[3\] 2 REG LCFF_X26_Y20_N9 91 " "Info: 2: + IC(2.321 ns) + CELL(0.879 ns) = 4.226 ns; Loc. = LCFF_X26_Y20_N9; Fanout = 91; REG Node = 'items:items_u0\|item_y_register\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { CLOCK_50 items:items_u0|item_y_register[3] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.457 ns) 5.627 ns snake:snake_u0\|ITEM_ATE~0 3 COMB LCCOMB_X26_Y20_N4 66 " "Info: 3: + IC(0.944 ns) + CELL(0.457 ns) = 5.627 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 66; COMB Node = 'snake:snake_u0\|ITEM_ATE~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.322 ns) 8.776 ns snake:snake_u0\|ITEM_ATE~2 4 COMB LCCOMB_X11_Y11_N14 1 " "Info: 4: + IC(2.827 ns) + CELL(0.322 ns) = 8.776 ns; Loc. = LCCOMB_X11_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 9.570 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X11_Y11_N22 7 " "Info: 5: + IC(0.303 ns) + CELL(0.491 ns) = 9.570 ns; Loc. = LCCOMB_X11_Y11_N22; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) 11.428 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G1 126 " "Info: 6: + IC(1.858 ns) + CELL(0.000 ns) = 11.428 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 13.021 ns snake:snake_u0\|body_e\[110\] 7 REG LCFF_X8_Y18_N27 4 " "Info: 7: + IC(0.991 ns) + CELL(0.602 ns) = 13.021 ns; Loc. = LCFF_X8_Y18_N27; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[110\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[110] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 29.01 % ) " "Info: Total cell delay = 3.777 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.244 ns ( 70.99 % ) " "Info: Total interconnect delay = 9.244 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.021 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[110] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.021 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[110] {} } { 0.000ns 0.000ns 2.321ns 0.944ns 2.827ns 0.303ns 1.858ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.457ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.638 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 7.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.879 ns) 3.162 ns items:items_u0\|item_y_register\[8\] 2 REG LCFF_X11_Y11_N27 136 " "Info: 2: + IC(1.257 ns) + CELL(0.879 ns) = 3.162 ns; Loc. = LCFF_X11_Y11_N27; Fanout = 136; REG Node = 'items:items_u0\|item_y_register\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { CLOCK_50 items:items_u0|item_y_register[8] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.178 ns) 3.711 ns snake:snake_u0\|ITEM_ATE~4 3 COMB LCCOMB_X11_Y11_N28 1 " "Info: 3: + IC(0.371 ns) + CELL(0.178 ns) = 3.711 ns; Loc. = LCCOMB_X11_Y11_N28; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { items:items_u0|item_y_register[8] snake:snake_u0|ITEM_ATE~4 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 4.187 ns snake:snake_u0\|ITEM_ATE 4 COMB LCCOMB_X11_Y11_N22 7 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 4.187 ns; Loc. = LCCOMB_X11_Y11_N22; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { snake:snake_u0|ITEM_ATE~4 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) 6.045 ns snake:snake_u0\|ITEM_ATE~clkctrl 5 COMB CLKCTRL_G1 126 " "Info: 5: + IC(1.858 ns) + CELL(0.000 ns) = 6.045 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 7.638 ns snake:snake_u0\|body_e\[109\] 6 REG LCFF_X8_Y18_N1 4 " "Info: 6: + IC(0.991 ns) + CELL(0.602 ns) = 7.638 ns; Loc. = LCFF_X8_Y18_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[109\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[109] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 37.48 % ) " "Info: Total cell delay = 2.863 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 62.52 % ) " "Info: Total interconnect delay = 4.775 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { CLOCK_50 items:items_u0|item_y_register[8] snake:snake_u0|ITEM_ATE~4 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[109] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[8] {} snake:snake_u0|ITEM_ATE~4 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[109] {} } { 0.000ns 0.000ns 1.257ns 0.371ns 0.298ns 1.858ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.021 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[110] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.021 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[110] {} } { 0.000ns 0.000ns 2.321ns 0.944ns 2.827ns 0.303ns 1.858ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.457ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { CLOCK_50 items:items_u0|item_y_register[8] snake:snake_u0|ITEM_ATE~4 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[109] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[8] {} snake:snake_u0|ITEM_ATE~4 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[109] {} } { 0.000ns 0.000ns 1.257ns 0.371ns 0.298ns 1.858ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.650 ns - Shortest register register " "Info: - Shortest register to register delay is 0.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[109\] 1 REG LCFF_X8_Y18_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y18_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[109\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[109] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.178 ns) 0.554 ns snake:snake_u0\|body_e\[110\]~feeder 2 COMB LCCOMB_X8_Y18_N26 1 " "Info: 2: + IC(0.376 ns) + CELL(0.178 ns) = 0.554 ns; Loc. = LCCOMB_X8_Y18_N26; Fanout = 1; COMB Node = 'snake:snake_u0\|body_e\[110\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { snake:snake_u0|body_e[109] snake:snake_u0|body_e[110]~feeder } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.650 ns snake:snake_u0\|body_e\[110\] 3 REG LCFF_X8_Y18_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.650 ns; Loc. = LCFF_X8_Y18_N27; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[110\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { snake:snake_u0|body_e[110]~feeder snake:snake_u0|body_e[110] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 42.15 % ) " "Info: Total cell delay = 0.274 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.376 ns ( 57.85 % ) " "Info: Total interconnect delay = 0.376 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { snake:snake_u0|body_e[109] snake:snake_u0|body_e[110]~feeder snake:snake_u0|body_e[110] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.650 ns" { snake:snake_u0|body_e[109] {} snake:snake_u0|body_e[110]~feeder {} snake:snake_u0|body_e[110] {} } { 0.000ns 0.376ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.021 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[110] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.021 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[110] {} } { 0.000ns 0.000ns 2.321ns 0.944ns 2.827ns 0.303ns 1.858ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.457ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { CLOCK_50 items:items_u0|item_y_register[8] snake:snake_u0|ITEM_ATE~4 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[109] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[8] {} snake:snake_u0|ITEM_ATE~4 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[109] {} } { 0.000ns 0.000ns 1.257ns 0.371ns 0.298ns 1.858ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { snake:snake_u0|body_e[109] snake:snake_u0|body_e[110]~feeder snake:snake_u0|body_e[110] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.650 ns" { snake:snake_u0|body_e[109] {} snake:snake_u0|body_e[110]~feeder {} snake:snake_u0|body_e[110] {} } { 0.000ns 0.376ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button_controller:button_controller_u0\|key_sync\[2\] KEY\[2\] CLOCK_50 3.929 ns register " "Info: tsu for register \"button_controller:button_controller_u0\|key_sync\[2\]\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is 3.929 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.822 ns + Longest pin register " "Info: + Longest pin to register delay is 6.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.178 ns) 6.726 ns button_controller:button_controller_u0\|key_sync\[2\]~feeder 2 COMB LCCOMB_X37_Y5_N6 1 " "Info: 2: + IC(5.674 ns) + CELL(0.178 ns) = 6.726 ns; Loc. = LCCOMB_X37_Y5_N6; Fanout = 1; COMB Node = 'button_controller:button_controller_u0\|key_sync\[2\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { KEY[2] button_controller:button_controller_u0|key_sync[2]~feeder } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.822 ns button_controller:button_controller_u0\|key_sync\[2\] 3 REG LCFF_X37_Y5_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.822 ns; Loc. = LCFF_X37_Y5_N7; Fanout = 1; REG Node = 'button_controller:button_controller_u0\|key_sync\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { button_controller:button_controller_u0|key_sync[2]~feeder button_controller:button_controller_u0|key_sync[2] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.148 ns ( 16.83 % ) " "Info: Total cell delay = 1.148 ns ( 16.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 83.17 % ) " "Info: Total interconnect delay = 5.674 ns ( 83.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { KEY[2] button_controller:button_controller_u0|key_sync[2]~feeder button_controller:button_controller_u0|key_sync[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { KEY[2] {} KEY[2]~combout {} button_controller:button_controller_u0|key_sync[2]~feeder {} button_controller:button_controller_u0|key_sync[2] {} } { 0.000ns 0.000ns 5.674ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns button_controller:button_controller_u0\|key_sync\[2\] 3 REG LCFF_X37_Y5_N7 1 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X37_Y5_N7; Fanout = 1; REG Node = 'button_controller:button_controller_u0\|key_sync\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|key_sync[2] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|key_sync[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|key_sync[2] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { KEY[2] button_controller:button_controller_u0|key_sync[2]~feeder button_controller:button_controller_u0|key_sync[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { KEY[2] {} KEY[2]~combout {} button_controller:button_controller_u0|key_sync[2]~feeder {} button_controller:button_controller_u0|key_sync[2] {} } { 0.000ns 0.000ns 5.674ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|key_sync[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|key_sync[2] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[2\] score:score_u0\|four_digit_counter:four_digit_counter_u0\|digit_1_register\[1\] 13.275 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[2\]\" through register \"score:score_u0\|four_digit_counter:four_digit_counter_u0\|digit_1_register\[1\]\" is 13.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.839 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 2.839 ns score:score_u0\|four_digit_counter:four_digit_counter_u0\|digit_1_register\[1\] 3 REG LCFF_X4_Y20_N9 12 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X4_Y20_N9; Fanout = 12; REG Node = 'score:score_u0\|four_digit_counter:four_digit_counter_u0\|digit_1_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLOCK_50~clkctrl score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] } "NODE_NAME" } } { "vhdl_files/utils/four_digit_counter.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/four_digit_counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.34 % ) " "Info: Total cell delay = 1.628 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.211 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { CLOCK_50 CLOCK_50~clkctrl score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/utils/four_digit_counter.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/four_digit_counter.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.159 ns + Longest register pin " "Info: + Longest register to pin delay is 10.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns score:score_u0\|four_digit_counter:four_digit_counter_u0\|digit_1_register\[1\] 1 REG LCFF_X4_Y20_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y20_N9; Fanout = 12; REG Node = 'score:score_u0\|four_digit_counter:four_digit_counter_u0\|digit_1_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] } "NODE_NAME" } } { "vhdl_files/utils/four_digit_counter.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/four_digit_counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.843 ns) + CELL(0.521 ns) 4.364 ns score:score_u0\|four_digit_counter:four_digit_counter_u0\|Mux11~0 2 COMB LCCOMB_X37_Y17_N6 1 " "Info: 2: + IC(3.843 ns) + CELL(0.521 ns) = 4.364 ns; Loc. = LCCOMB_X37_Y17_N6; Fanout = 1; COMB Node = 'score:score_u0\|four_digit_counter:four_digit_counter_u0\|Mux11~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.364 ns" { score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] score:score_u0|four_digit_counter:four_digit_counter_u0|Mux11~0 } "NODE_NAME" } } { "vhdl_files/utils/four_digit_counter.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/four_digit_counter.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.975 ns) + CELL(2.820 ns) 10.159 ns HEX1\[2\] 3 PIN PIN_H5 0 " "Info: 3: + IC(2.975 ns) + CELL(2.820 ns) = 10.159 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'HEX1\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { score:score_u0|four_digit_counter:four_digit_counter_u0|Mux11~0 HEX1[2] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.341 ns ( 32.89 % ) " "Info: Total cell delay = 3.341 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.818 ns ( 67.11 % ) " "Info: Total interconnect delay = 6.818 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.159 ns" { score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] score:score_u0|four_digit_counter:four_digit_counter_u0|Mux11~0 HEX1[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.159 ns" { score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] {} score:score_u0|four_digit_counter:four_digit_counter_u0|Mux11~0 {} HEX1[2] {} } { 0.000ns 3.843ns 2.975ns } { 0.000ns 0.521ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { CLOCK_50 CLOCK_50~clkctrl score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.159 ns" { score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] score:score_u0|four_digit_counter:four_digit_counter_u0|Mux11~0 HEX1[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.159 ns" { score:score_u0|four_digit_counter:four_digit_counter_u0|digit_1_register[1] {} score:score_u0|four_digit_counter:four_digit_counter_u0|Mux11~0 {} HEX1[2] {} } { 0.000ns 3.843ns 2.975ns } { 0.000ns 0.521ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[7\] LEDR\[7\] 6.718 ns Longest " "Info: Longest tpd from source pin \"SW\[7\]\" to destination pin \"LEDR\[7\]\" is 6.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.697 ns) + CELL(2.995 ns) 6.718 ns LEDR\[7\] 2 PIN PIN_U18 0 " "Info: 2: + IC(2.697 ns) + CELL(2.995 ns) = 6.718 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.692 ns" { SW[7] LEDR[7] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.021 ns ( 59.85 % ) " "Info: Total cell delay = 4.021 ns ( 59.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 40.15 % ) " "Info: Total interconnect delay = 2.697 ns ( 40.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { SW[7] LEDR[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { SW[7] {} SW[7]~combout {} LEDR[7] {} } { 0.000ns 0.000ns 2.697ns } { 0.000ns 1.026ns 2.995ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "button_controller:button_controller_u0\|sw_sync\[1\] SW\[1\] CLOCK_50 0.712 ns register " "Info: th for register \"button_controller:button_controller_u0\|sw_sync\[1\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 0.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.867 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1731 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1731; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns button_controller:button_controller_u0\|sw_sync\[1\] 3 REG LCFF_X44_Y15_N29 1 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X44_Y15_N29; Fanout = 1; REG Node = 'button_controller:button_controller_u0\|sw_sync\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|sw_sync[1] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|sw_sync[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|sw_sync[1] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.441 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 2; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.178 ns) 2.345 ns button_controller:button_controller_u0\|sw_sync\[1\]~feeder 2 COMB LCCOMB_X44_Y15_N28 1 " "Info: 2: + IC(1.141 ns) + CELL(0.178 ns) = 2.345 ns; Loc. = LCCOMB_X44_Y15_N28; Fanout = 1; COMB Node = 'button_controller:button_controller_u0\|sw_sync\[1\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { SW[1] button_controller:button_controller_u0|sw_sync[1]~feeder } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.441 ns button_controller:button_controller_u0\|sw_sync\[1\] 3 REG LCFF_X44_Y15_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.441 ns; Loc. = LCFF_X44_Y15_N29; Fanout = 1; REG Node = 'button_controller:button_controller_u0\|sw_sync\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { button_controller:button_controller_u0|sw_sync[1]~feeder button_controller:button_controller_u0|sw_sync[1] } "NODE_NAME" } } { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 53.26 % ) " "Info: Total cell delay = 1.300 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 46.74 % ) " "Info: Total interconnect delay = 1.141 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { SW[1] button_controller:button_controller_u0|sw_sync[1]~feeder button_controller:button_controller_u0|sw_sync[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.441 ns" { SW[1] {} SW[1]~combout {} button_controller:button_controller_u0|sw_sync[1]~feeder {} button_controller:button_controller_u0|sw_sync[1] {} } { 0.000ns 0.000ns 1.141ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|sw_sync[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|sw_sync[1] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { SW[1] button_controller:button_controller_u0|sw_sync[1]~feeder button_controller:button_controller_u0|sw_sync[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.441 ns" { SW[1] {} SW[1]~combout {} button_controller:button_controller_u0|sw_sync[1]~feeder {} button_controller:button_controller_u0|sw_sync[1] {} } { 0.000ns 0.000ns 1.141ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 31 17:15:54 2026 " "Info: Processing ended: Sat Jan 31 17:15:54 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
