# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../blinking_led.srcs/sources_1/new/timer.vhd" \
"../../../../blinking_led.srcs/sim_1/new/timer_test.vhd" \

# Do not sort compile order
nosort
