WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500119 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2500120 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2500120 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 19695096 heartbeat IPC: 0.5816 cumulative IPC: 0.5816 (Simulation time: 00 hr 02 min 26 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 17194978 cumulative IPC: 0.5816 (Simulation time: 00 hr 02 min 26 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 17194978 cumulative IPC: 0.5816 (Simulation time: 00 hr 02 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_281B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5816 instructions: 10000001 cycles: 17194978
CPU 0 Branch Prediction Accuracy: 56.49% MPKI: 73.51 Average ROB Occupancy at Mispredict: 12.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0358
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 73.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     241024 HIT:     197124 MISS:      43900
LLC LOAD         ACCESS:     104638 HIT:      82369 MISS:      22269
LLC RFO          ACCESS:      66951 HIT:      45364 MISS:      21587
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      69374 HIT:      69374 MISS:          0
LLC TRANSLATION  ACCESS:         61 HIT:         17 MISS:         44
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 850.1 cycles
cpu0_DTLB TOTAL        ACCESS:    2813995 HIT:    2647677 MISS:     166318
cpu0_DTLB LOAD         ACCESS:    2813995 HIT:    2647677 MISS:     166318
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.806 cycles
cpu0_ITLB TOTAL        ACCESS:         25 HIT:         25 MISS:          0
cpu0_ITLB LOAD         ACCESS:         25 HIT:         25 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3316178 HIT:    3018853 MISS:     297325
cpu0_L1D LOAD         ACCESS:    2634437 HIT:    2431124 MISS:     203313
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     681628 HIT:     587723 MISS:      93905
cpu0_L1D TRANSLATION  ACCESS:        113 HIT:          6 MISS:        107
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 144 cycles
cpu0_L1I TOTAL        ACCESS:         25 HIT:         25 MISS:          0
cpu0_L1I LOAD         ACCESS:         25 HIT:         25 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     352798 HIT:     181132 MISS:     171666
cpu0_L2C LOAD         ACCESS:     185421 HIT:      80783 MISS:     104638
cpu0_L2C RFO          ACCESS:      80563 HIT:      13612 MISS:      66951
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      86707 HIT:      86691 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:        107 HIT:         46 MISS:         61
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 237.6 cycles
cpu0_STLB TOTAL        ACCESS:     159674 HIT:     159561 MISS:        113
cpu0_STLB LOAD         ACCESS:     159674 HIT:     159561 MISS:        113
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 395.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4729
  ROW_BUFFER_MISS:      39090
 AVG DBUS CONGESTED CYCLE: 3.949
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2373
  FULL:      25651
