-o C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/compile -lc C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/library.cfg -fl C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/projlib.cfg -pli "D:/FPGA/Aldec/Active-HDL/bin/systf.dll" -epr C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/compile/SPI_TestBench.epr -O2 -sve -msg 5 -sv2k12 -work spi_testbench C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/../../verilog/top.v C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/../../verilog/modules/RegMap.v C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/../../verilog/modules/SPI.v C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/../../verilog/modules/MainController.v C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench/../../verilog/top_tb.v 