
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.53

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.40 fmax = 227.17

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency IR[18]$_SDFFE_PP0P_/CLK ^
  -0.35 target latency GPR[0][11]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.06    0.07    0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    0.69 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.08    0.00    0.69 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.74 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.74 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.06    0.07    0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.35   clock reconvergence pessimism
                         -0.04    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.59    1.59 ^ input external delay
     1    0.00    0.00    0.00    1.59 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.59 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.07    0.70    0.92    2.51 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.70    0.00    2.51 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.20    0.23    2.74 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.20    0.00    2.74 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.16    2.90 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    2.90 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.06    0.08    2.98 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.06    0.00    2.98 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.04    0.37    0.30    3.28 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.37    0.00    3.28 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.23    3.51 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    3.51 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.01    0.51    0.52    4.03 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.51    0.00    4.03 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.30    0.38    4.41 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.30    0.00    4.41 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.41   data arrival time

                          7.94    7.94   clock core_clock (rise edge)
                          0.00    7.94   clock source latency
     1    0.03    0.00    0.00    7.94 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.94 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    8.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    8.11 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.05    0.07    0.18    8.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00    8.29 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.29   clock reconvergence pessimism
                         -0.34    7.94   library setup time
                                  7.94   data required time
-----------------------------------------------------------------------------
                                  7.94   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                  3.53   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.59    1.59 ^ input external delay
     1    0.00    0.00    0.00    1.59 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.59 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.07    0.70    0.92    2.51 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.70    0.00    2.51 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.20    0.23    2.74 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.20    0.00    2.74 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.16    2.90 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    2.90 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.06    0.08    2.98 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.06    0.00    2.98 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.04    0.37    0.30    3.28 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.37    0.00    3.28 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.23    3.51 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    3.51 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.01    0.51    0.52    4.03 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.51    0.00    4.03 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.30    0.38    4.41 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.30    0.00    4.41 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.41   data arrival time

                          7.94    7.94   clock core_clock (rise edge)
                          0.00    7.94   clock source latency
     1    0.03    0.00    0.00    7.94 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.94 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    8.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    8.11 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.05    0.07    0.18    8.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00    8.29 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.29   clock reconvergence pessimism
                         -0.34    7.94   library setup time
                                  7.94   data required time
-----------------------------------------------------------------------------
                                  7.94   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                  3.53   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.7967595458030701

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4953149557113647

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5328

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.015537172555923462

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7375

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.65 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.25    0.90 v place50/X (sky130_fd_sc_hd__buf_4)
   0.47    1.37 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.10    1.48 v _1112_/Y (sky130_fd_sc_hd__nand2_1)
   0.35    1.83 ^ _1116_/Y (sky130_fd_sc_hd__a32oi_1)
   0.19    2.02 v _1132_/Y (sky130_fd_sc_hd__inv_1)
   0.27    2.30 v _1818_/COUT (sky130_fd_sc_hd__ha_1)
   0.39    2.68 v _1815_/COUT (sky130_fd_sc_hd__fa_1)
   0.07    2.75 ^ _1154_/Y (sky130_fd_sc_hd__inv_1)
   0.09    2.84 v _1155_/Y (sky130_fd_sc_hd__nand2_1)
   0.17    3.01 ^ _1223_/Y (sky130_fd_sc_hd__nand3_1)
   0.07    3.08 v _1226_/Y (sky130_fd_sc_hd__nand2_1)
   0.09    3.17 ^ _1227_/Y (sky130_fd_sc_hd__nand2_1)
   0.04    3.21 v _1228_/Y (sky130_fd_sc_hd__nor2_1)
   0.40    3.61 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.38    3.98 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    3.98 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           3.98   data arrival time

   7.94    7.94   clock core_clock (rise edge)
   0.00    7.94   clock source latency
   0.00    7.94 ^ clk (in)
   0.17    8.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    8.28 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    8.29 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    8.29   clock reconvergence pessimism
  -0.34    7.94   library setup time
           7.94   data required time
---------------------------------------------------------
           7.94   data required time
          -3.98   data arrival time
---------------------------------------------------------
           3.96   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.69 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.74 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.74 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.35   clock reconvergence pessimism
  -0.04    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3490

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3484

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.4096

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.5341

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
80.145591

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.00e-04   1.02e-05   7.45e-10   5.10e-04  46.2%
Combinational          4.58e-05   9.66e-05   2.57e-09   1.42e-04  12.9%
Clock                  2.52e-04   1.99e-04   1.55e-10   4.52e-04  40.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.98e-04   3.06e-04   3.47e-09   1.10e-03 100.0%
                          72.3%      27.7%       0.0%
