library ieee;
use ieee.std_logic_1164.all;

entity seven_segment_controller is

	port 
	(
		clk 				: in 	std_logic;	--clk input from top level module
		clk_out_main 	: out	std_logic;	--output to main block
		clk_out_kc		: out std_logic;	--output to key controller
		clk_out_gen		: out std_logic;
		clk_out_ssc		: out std_logic
	);

end seven_segment_controller;

architecture rtl of seven_segment_controller is

begin

end rtl;
