#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 20:04:49 2025
# Process ID: 3734748
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3734913
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.047 ; gain = 241.801 ; free physical = 120749 ; free virtual = 229975
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.582; parent = 2372.452; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.129; parent = 3039.051; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.016 ; gain = 326.770 ; free physical = 120656 ; free virtual = 229882
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.582; parent = 2372.452; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.098; parent = 3124.020; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3141.828 ; gain = 344.582 ; free physical = 120659 ; free virtual = 229885
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.582; parent = 2372.452; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.910; parent = 3141.832; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3141.828 ; gain = 344.582 ; free physical = 120659 ; free virtual = 229885
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.582; parent = 2372.452; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4114.910; parent = 3141.832; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3141.828 ; gain = 0.000 ; free physical = 120662 ; free virtual = 229889
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.547 ; gain = 0.000 ; free physical = 120724 ; free virtual = 229950
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3311.547 ; gain = 0.000 ; free physical = 120723 ; free virtual = 229949
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.547 ; gain = 514.301 ; free physical = 127174 ; free virtual = 230211
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.133; parent = 2392.003; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.613; parent = 3279.535; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.547 ; gain = 514.301 ; free physical = 127182 ; free virtual = 230219
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.133; parent = 2392.003; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.613; parent = 3279.535; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3311.547 ; gain = 514.301 ; free physical = 127182 ; free virtual = 230219
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.133; parent = 2392.003; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.613; parent = 3279.535; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3311.547 ; gain = 514.301 ; free physical = 127201 ; free virtual = 230239
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.133; parent = 2392.003; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.613; parent = 3279.535; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 149   
+---Registers : 
	               22 Bit    Registers := 153   
	               14 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3311.547 ; gain = 514.301 ; free physical = 127297 ; free virtual = 230349
Synthesis current peak Physical Memory [PSS] (MB): peak = 2797.611; parent = 2543.515; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.613; parent = 3279.535; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 3731.875 ; gain = 934.629 ; free physical = 126772 ; free virtual = 229823
Synthesis current peak Physical Memory [PSS] (MB): peak = 3269.521; parent = 3015.425; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4704.957; parent = 3731.879; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 3764.016 ; gain = 966.770 ; free physical = 126739 ; free virtual = 229790
Synthesis current peak Physical Memory [PSS] (MB): peak = 3296.635; parent = 3042.538; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4737.098; parent = 3764.020; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126474 ; free virtual = 229526
Synthesis current peak Physical Memory [PSS] (MB): peak = 3314.537; parent = 3060.440; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126505 ; free virtual = 229557
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.268; parent = 3062.171; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126505 ; free virtual = 229557
Synthesis current peak Physical Memory [PSS] (MB): peak = 3316.283; parent = 3062.187; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126511 ; free virtual = 229563
Synthesis current peak Physical Memory [PSS] (MB): peak = 3317.104; parent = 3063.007; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126511 ; free virtual = 229563
Synthesis current peak Physical Memory [PSS] (MB): peak = 3317.166; parent = 3063.069; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126512 ; free virtual = 229564
Synthesis current peak Physical Memory [PSS] (MB): peak = 3317.166; parent = 3063.069; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126512 ; free virtual = 229564
Synthesis current peak Physical Memory [PSS] (MB): peak = 3317.166; parent = 3063.069; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1835|
|3     |LUT2   |  7777|
|4     |LUT3   |   600|
|5     |LUT4   |  3000|
|6     |LUT5   |  3300|
|7     |LUT6   |  5700|
|8     |FDRE   |  4559|
|9     |IBUF   |  3903|
|10    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 4082.789 ; gain = 1285.543 ; free physical = 126512 ; free virtual = 229564
Synthesis current peak Physical Memory [PSS] (MB): peak = 3317.166; parent = 3063.069; children = 254.130
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5055.871; parent = 4082.793; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 4082.789 ; gain = 1115.824 ; free physical = 126551 ; free virtual = 229603
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 4082.797 ; gain = 1285.543 ; free physical = 126560 ; free virtual = 229611
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4082.797 ; gain = 0.000 ; free physical = 126689 ; free virtual = 229741
INFO: [Netlist 29-17] Analyzing 5739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4106.801 ; gain = 0.000 ; free physical = 126729 ; free virtual = 229781
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3904 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3903 instances

Synth Design complete, checksum: 28930c12
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 4106.801 ; gain = 2402.344 ; free physical = 126964 ; free virtual = 230016
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4657.992 ; gain = 551.191 ; free physical = 126264 ; free virtual = 229316
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:07:01 2025...
