\hypertarget{slm_8hh_source}{}\doxysection{slm.\+hh}
\label{slm_8hh_source}\index{slm.hh@{slm.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::slm\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} slm : uint64\_t \{}
\DoxyCodeLine{00005         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Unhalted core cycles}}
\DoxyCodeLine{00006         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycle}}
\DoxyCodeLine{00007         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00008         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00009         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Last level of cache references}}
\DoxyCodeLine{00010         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for LLC\_REFERENCES}}
\DoxyCodeLine{00011         LLC\_MISSES = 0x412e, \textcolor{comment}{// Last level of cache misses}}
\DoxyCodeLine{00012         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an alias for LLC\_MISSES}}
\DoxyCodeLine{00013         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Branch instructions retired}}
\DoxyCodeLine{00014         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted branch instruction retired}}
\DoxyCodeLine{00015         DECODE\_RESTRICTION = 0xe9, \textcolor{comment}{// Instruction length prediction delay}}
\DoxyCodeLine{00016         DECODE\_RESTRICTION\_\_MASK\_\_SLM\_DECODE\_RESTRICTION\_\_PREDECODE\_WRONG = 0x0100, \textcolor{comment}{// Number of times the prediction (from the predecode cache) for instruction length is incorrect}}
\DoxyCodeLine{00017         L2\_REJECT\_XQ = 0x30, \textcolor{comment}{// Rejected L2 requests to XQ}}
\DoxyCodeLine{00018         L2\_REJECT\_XQ\_\_MASK\_\_SLM\_L2\_REJECT\_XQ\_\_ALL = 0x000, \textcolor{comment}{// Number of demand and prefetch transactions that the L2 XQ rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-\/cacheable requests)}}
\DoxyCodeLine{00019         ICACHE = 0x80, \textcolor{comment}{// Instruction fetches}}
\DoxyCodeLine{00020         ICACHE\_\_MASK\_\_SLM\_ICACHE\_\_ACCESSES = 0x300, \textcolor{comment}{// Instruction fetches}}
\DoxyCodeLine{00021         ICACHE\_\_MASK\_\_SLM\_ICACHE\_\_MISSES = 0x200, \textcolor{comment}{// Count all instructions fetches that miss the icache or produce memory requests. This includes uncacheache fetches. Any instruction fetch miss is counted only once and not once for every cycle it is outstanding}}
\DoxyCodeLine{00022         ICACHE\_\_MASK\_\_SLM\_ICACHE\_\_HIT = 0x100, \textcolor{comment}{// Count all instructions fetches from the instruction cache}}
\DoxyCodeLine{00023         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Micro-\/ops retired}}
\DoxyCodeLine{00024         UOPS\_RETIRED\_\_MASK\_\_SLM\_UOPS\_RETIRED\_\_ANY = 0x1000, \textcolor{comment}{// Micro-\/ops retired}}
\DoxyCodeLine{00025         UOPS\_RETIRED\_\_MASK\_\_SLM\_UOPS\_RETIRED\_\_MS = 0x0100, \textcolor{comment}{// Micro-\/ops retired that were supplied fro MSROM}}
\DoxyCodeLine{00026         UOPS\_RETIRED\_\_MASK\_\_SLM\_UOPS\_RETIRED\_\_STALLED\_CYCLES = 0x1000 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no micro-\/ops retired}}
\DoxyCodeLine{00027         UOPS\_RETIRED\_\_MASK\_\_SLM\_UOPS\_RETIRED\_\_STALLS = 0x1000 | INTEL\_X86\_MOD\_EDGE | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Periods no micro-\/ops retired}}
\DoxyCodeLine{00028         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00029         INST\_RETIRED\_\_MASK\_\_SLM\_INST\_RETIRED\_\_ANY\_P = 0x0, \textcolor{comment}{// Instructions retired using generic counter (precise event)}}
\DoxyCodeLine{00030         INST\_RETIRED\_\_MASK\_\_SLM\_INST\_RETIRED\_\_ANY = 0x0, \textcolor{comment}{// Instructions retired using generic counter (precise event)}}
\DoxyCodeLine{00031         CYCLES\_DIV\_BUSY = 0xcd, \textcolor{comment}{// Cycles the divider is busy}}
\DoxyCodeLine{00032         CYCLES\_DIV\_BUSY\_\_MASK\_\_SLM\_CYCLES\_DIV\_BUSY\_\_ANY = 0x0100, \textcolor{comment}{// Number of cycles the divider is busy}}
\DoxyCodeLine{00033         RS\_FULL\_STALL = 0xcb, \textcolor{comment}{// RS full}}
\DoxyCodeLine{00034         RS\_FULL\_STALL\_\_MASK\_\_SLM\_RS\_FULL\_STALL\_\_MEC = 0x0100, \textcolor{comment}{// Number of cycles when the allocation pipeline is stalled due to the RS for the MEC cluster is full}}
\DoxyCodeLine{00035         RS\_FULL\_STALL\_\_MASK\_\_SLM\_RS\_FULL\_STALL\_\_ALL = 0x1f00, \textcolor{comment}{// Number of cycles when the allocation pipeline is stalled due any one of the RS being full}}
\DoxyCodeLine{00036         RS\_FULL\_STALL\_\_MASK\_\_SLM\_RS\_FULL\_STALL\_\_ANY = 0x1f00, \textcolor{comment}{// Number of cycles when the allocation pipeline is stalled due any one of the RS being full}}
\DoxyCodeLine{00037         LLC\_RQSTS = 0x2e, \textcolor{comment}{// L2 cache requests}}
\DoxyCodeLine{00038         LLC\_RQSTS\_\_MASK\_\_SLM\_LLC\_RQSTS\_\_MISS = 0x4100, \textcolor{comment}{// Number of L2 cache misses}}
\DoxyCodeLine{00039         LLC\_RQSTS\_\_MASK\_\_SLM\_LLC\_RQSTS\_\_ANY = 0x4f00, \textcolor{comment}{// Number of L2 cache references}}
\DoxyCodeLine{00040         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00041         MACHINE\_CLEARS\_\_MASK\_\_SLM\_MACHINE\_CLEARS\_\_SMC = 0x100, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00042         MACHINE\_CLEARS\_\_MASK\_\_SLM\_MACHINE\_CLEARS\_\_MEMORY\_ORDERING = 0x200, \textcolor{comment}{// Number of stalled cycles due to memory ordering}}
\DoxyCodeLine{00043         MACHINE\_CLEARS\_\_MASK\_\_SLM\_MACHINE\_CLEARS\_\_FP\_ASSIST = 0x400, \textcolor{comment}{// Number of stalled cycle due to FPU assist}}
\DoxyCodeLine{00044         MACHINE\_CLEARS\_\_MASK\_\_SLM\_MACHINE\_CLEARS\_\_ALL = 0x800, \textcolor{comment}{// Count any the machine clears}}
\DoxyCodeLine{00045         MACHINE\_CLEARS\_\_MASK\_\_SLM\_MACHINE\_CLEARS\_\_ANY = 0x800, \textcolor{comment}{// Count any the machine clears}}
\DoxyCodeLine{00046         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00047         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_ANY = 0x0, \textcolor{comment}{// Any retired branch instruction (Precise Event)}}
\DoxyCodeLine{00048         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// Any Retired branch instruction (Precise Event)}}
\DoxyCodeLine{00049         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_ALL\_TAKEN\_BRANCHES = 0x8000, \textcolor{comment}{// Retired branch instructions (Precise Event)}}
\DoxyCodeLine{00050         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_JCC = 0x7e00, \textcolor{comment}{// JCC instructions retired (Precise Event)}}
\DoxyCodeLine{00051         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_TAKEN\_JCC = 0xfe00, \textcolor{comment}{// Taken JCC instructions retired (Precise Event)}}
\DoxyCodeLine{00052         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_CALL = 0xf900, \textcolor{comment}{// Near call instructions retired (Precise Event)}}
\DoxyCodeLine{00053         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_REL\_CALL = 0xfd00, \textcolor{comment}{// Near relative call instructions retired (Precise Event)}}
\DoxyCodeLine{00054         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_IND\_CALL = 0xfb00, \textcolor{comment}{// Near indirect call instructions retired (Precise Event)}}
\DoxyCodeLine{00055         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_RETURN = 0xf700, \textcolor{comment}{// Near ret instructions retired (Precise Event)}}
\DoxyCodeLine{00056         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_NON\_RETURN\_IND = 0xeb00, \textcolor{comment}{// Number of near indirect jmp and near indirect call instructions retired (Precise Event)}}
\DoxyCodeLine{00057         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_FAR\_BRANCH = 0xbf00, \textcolor{comment}{// Far branch instructions retired (Precise Event)}}
\DoxyCodeLine{00058         BR\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_INST\_RETIRED\_\_FAR = 0xbf00, \textcolor{comment}{// Far branch instructions retired (Precise Event)}}
\DoxyCodeLine{00059         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted retired branch instructions (Precise Event)}}
\DoxyCodeLine{00060         BR\_MISP\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0000, \textcolor{comment}{// All mispredicted branches (Precise Event)}}
\DoxyCodeLine{00061         BR\_MISP\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_ANY = 0x0000, \textcolor{comment}{// All mispredicted branches (Precise Event)}}
\DoxyCodeLine{00062         BR\_MISP\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_JCC = 0x7e00, \textcolor{comment}{// Number of mispredicted conditional branch instructions retired (Precise Event)}}
\DoxyCodeLine{00063         BR\_MISP\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_NON\_RETURN\_IND = 0xeb00, \textcolor{comment}{// Number of mispredicted non-\/return branch instructions retired (Precise Event)}}
\DoxyCodeLine{00064         BR\_MISP\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_RETURN = 0xf700, \textcolor{comment}{// Number of mispredicted return branch instructions retired (Precise Event)}}
\DoxyCodeLine{00065         BR\_MISP\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_IND\_CALL = 0xfb00, \textcolor{comment}{// Number of mispredicted indirect call branch instructions retired (Precise Event)}}
\DoxyCodeLine{00066         BR\_MISP\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_TAKEN\_JCC = 0xfe00, \textcolor{comment}{// Number of mispredicted taken conditional branch instructions retired (Precise Event)}}
\DoxyCodeLine{00067         BR\_MISP\_INST\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted retired branch instructions (Precise Event)}}
\DoxyCodeLine{00068         BR\_MISP\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0000, \textcolor{comment}{// All mispredicted branches (Precise Event)}}
\DoxyCodeLine{00069         BR\_MISP\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_ANY = 0x0000, \textcolor{comment}{// All mispredicted branches (Precise Event)}}
\DoxyCodeLine{00070         BR\_MISP\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_JCC = 0x7e00, \textcolor{comment}{// Number of mispredicted conditional branch instructions retired (Precise Event)}}
\DoxyCodeLine{00071         BR\_MISP\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_NON\_RETURN\_IND = 0xeb00, \textcolor{comment}{// Number of mispredicted non-\/return branch instructions retired (Precise Event)}}
\DoxyCodeLine{00072         BR\_MISP\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_RETURN = 0xf700, \textcolor{comment}{// Number of mispredicted return branch instructions retired (Precise Event)}}
\DoxyCodeLine{00073         BR\_MISP\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_IND\_CALL = 0xfb00, \textcolor{comment}{// Number of mispredicted indirect call branch instructions retired (Precise Event)}}
\DoxyCodeLine{00074         BR\_MISP\_INST\_RETIRED\_\_MASK\_\_SLM\_BR\_MISP\_RETIRED\_\_TAKEN\_JCC = 0xfe00, \textcolor{comment}{// Number of mispredicted taken conditional branch instructions retired (Precise Event)}}
\DoxyCodeLine{00075         MS\_DECODED = 0xe7, \textcolor{comment}{// MS decoder}}
\DoxyCodeLine{00076         MS\_DECODED\_\_MASK\_\_SLM\_MS\_DECODED\_\_ENTRY = 0x0100, \textcolor{comment}{// Number of times the MSROM starts a flow of uops}}
\DoxyCodeLine{00077         BACLEARS = 0xe6, \textcolor{comment}{// Branch address calculator}}
\DoxyCodeLine{00078         BACLEARS\_\_MASK\_\_SLM\_BACLEARS\_\_ANY = 0x100, \textcolor{comment}{// BACLEARS asserted}}
\DoxyCodeLine{00079         BACLEARS\_\_MASK\_\_SLM\_BACLEARS\_\_ALL = 0x100, \textcolor{comment}{// BACLEARS asserted}}
\DoxyCodeLine{00080         BACLEARS\_\_MASK\_\_SLM\_BACLEARS\_\_RETURN = 0x800, \textcolor{comment}{// Number of baclears for return branches}}
\DoxyCodeLine{00081         BACLEARS\_\_MASK\_\_SLM\_BACLEARS\_\_COND = 0x1000, \textcolor{comment}{// Number of baclears for conditional branches}}
\DoxyCodeLine{00082         NO\_ALLOC\_CYCLES = 0xca, \textcolor{comment}{// Front-\/end allocation}}
\DoxyCodeLine{00083         NO\_ALLOC\_CYCLES\_\_MASK\_\_SLM\_NO\_ALLOC\_CYCLES\_\_ANY = 0x3f00, \textcolor{comment}{// Number of cycles when the front-\/end does not provide any instructions to be allocated for any reason}}
\DoxyCodeLine{00084         NO\_ALLOC\_CYCLES\_\_MASK\_\_SLM\_NO\_ALLOC\_CYCLES\_\_ALL = 0x3f00, \textcolor{comment}{// Number of cycles when the front-\/end does not provide any instructions to be allocated for any reason}}
\DoxyCodeLine{00085         NO\_ALLOC\_CYCLES\_\_MASK\_\_SLM\_NO\_ALLOC\_CYCLES\_\_NOT\_DELIVERED = 0x5000, \textcolor{comment}{// Number of cycles when the front-\/end does not provide any instructions to be allocated but the back-\/end is not stalled}}
\DoxyCodeLine{00086         NO\_ALLOC\_CYCLES\_\_MASK\_\_SLM\_NO\_ALLOC\_CYCLES\_\_MISPREDICTS = 0x400, \textcolor{comment}{// Number of cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted jump to retire}}
\DoxyCodeLine{00087         NO\_ALLOC\_CYCLES\_\_MASK\_\_SLM\_NO\_ALLOC\_CYCLES\_\_RAT\_STALL = 0x2000, \textcolor{comment}{// Number of cycles when no uops are allocated and a RAT stall is asserted}}
\DoxyCodeLine{00088         NO\_ALLOC\_CYCLES\_\_MASK\_\_SLM\_NO\_ALLOC\_CYCLES\_\_ROB\_FULL = 0x0100, \textcolor{comment}{// Number of cycles when no uops are allocated and the ROB is full (less than 2 entries available)}}
\DoxyCodeLine{00089         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00090         CPU\_CLK\_UNHALTED\_\_MASK\_\_SLM\_CPU\_CLK\_UNHALTED\_\_CORE\_P = 0x0, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00091         CPU\_CLK\_UNHALTED\_\_MASK\_\_SLM\_CPU\_CLK\_UNHALTED\_\_BUS = 0x100, \textcolor{comment}{// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU\_CLK\_UNHALTED:REF event}}
\DoxyCodeLine{00092         CPU\_CLK\_UNHALTED\_\_MASK\_\_SLM\_CPU\_CLK\_UNHALTED\_\_REF = 0x100, \textcolor{comment}{// Number of reference cycles that the core is not in a halted state. The core enters the halted state when it is running the HLT instruction. In mobile systems}}
\DoxyCodeLine{00093         MEM\_UOP\_RETIRED = 0x4, \textcolor{comment}{// Retired loads micro-\/ops}}
\DoxyCodeLine{00094         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_LD\_DCU\_MISS = 0x100, \textcolor{comment}{// Number of load uops retired that miss in L1 data cache. Note that prefetch misses will not be counted}}
\DoxyCodeLine{00095         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_LD\_L2\_HIT = 0x200, \textcolor{comment}{// Number of load uops retired that hit L2 (Precise Event)}}
\DoxyCodeLine{00096         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_LD\_L2\_MISS = 0x400, \textcolor{comment}{// Number of load uops retired that missed L2 (Precise Event)}}
\DoxyCodeLine{00097         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_LD\_DTLB\_MISS = 0x800, \textcolor{comment}{// Number of load uops retired that had a DTLB miss (Precise Event)}}
\DoxyCodeLine{00098         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_LD\_UTLB\_MISS = 0x1000, \textcolor{comment}{// Number of load uops retired that had a UTLB miss}}
\DoxyCodeLine{00099         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_HITM = 0x2000, \textcolor{comment}{// Number of load uops retired that got data from the other core or from the other module and the line was modified (Precise Event)}}
\DoxyCodeLine{00100         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_ANY\_LD = 0x4000, \textcolor{comment}{// Number of load uops retired}}
\DoxyCodeLine{00101         MEM\_UOP\_RETIRED\_\_MASK\_\_SLM\_MEM\_UOP\_RETIRED\_\_ANY\_ST = 0x8000, \textcolor{comment}{// Number of store uops retired}}
\DoxyCodeLine{00102         CORE\_REJECT\_L2Q = 0x31, \textcolor{comment}{// Demand and L1 prefetcher requests rejected by L2}}
\DoxyCodeLine{00103         CORE\_REJECT\_L2Q\_\_MASK\_\_SLM\_CORE\_REJECT\_L2Q\_\_ALL = 0x0000, \textcolor{comment}{// Number of requests that were not accepted into the L2Q because the L2Q was FULL}}
\DoxyCodeLine{00104         REHABQ = 0x03, \textcolor{comment}{// Memory reference queue}}
\DoxyCodeLine{00105         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_LD\_BLOCK\_ST\_FORWARD = 0x0100, \textcolor{comment}{// Number of retired loads that were prohibited from receiving forwarded data from the store because of address mismatch (Precise Event)}}
\DoxyCodeLine{00106         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_LD\_BLOCK\_STD\_NOTREADY = 0x0200, \textcolor{comment}{// Number of times forward was technically possible but did not occur because the store data was not available at the right time}}
\DoxyCodeLine{00107         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_ST\_SPLITS = 0x0400, \textcolor{comment}{// Number of retired stores that experienced cache line boundary splits}}
\DoxyCodeLine{00108         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_LD\_SPLITS = 0x0800, \textcolor{comment}{// Number of retired loads that experienced cache line boundary splits (Precise Event)}}
\DoxyCodeLine{00109         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_LOCK = 0x1000, \textcolor{comment}{// Number of retired memory operations with lock semantics. These are either implicit locked instructions such as XCHG or instructions with an explicit LOCK prefix}}
\DoxyCodeLine{00110         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_STA\_FULL = 0x2000, \textcolor{comment}{// Number of retired stores that are delayed because there is not a store address buffer available}}
\DoxyCodeLine{00111         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_ANY\_LD = 0x4000, \textcolor{comment}{// Number of load uops reissued from RehabQ}}
\DoxyCodeLine{00112         REHABQ\_\_MASK\_\_SLM\_REHABQ\_\_ANY\_ST = 0x8000, \textcolor{comment}{// Number of store uops reissued from RehabQ}}
\DoxyCodeLine{00113         FETCH\_STALL = 0x86, \textcolor{comment}{// Fetch stalls}}
\DoxyCodeLine{00114         FETCH\_STALL\_\_MASK\_\_SLM\_FETCH\_STALL\_\_ICACHE\_FILL\_PENDING\_CYCLES = 0x0400, \textcolor{comment}{// Number of cycles the NIP stalls because of an icache miss. This is a cumulative count of cycles the NIP stalled for all icache misses}}
\DoxyCodeLine{00115         PAGE\_WALKS = 0x5, \textcolor{comment}{// Page walker}}
\DoxyCodeLine{00116         PAGE\_WALKS\_\_MASK\_\_SLM\_PAGE\_WALKS\_\_CYCLES = 0x0300, \textcolor{comment}{// Total cycles for all the page walks. (I-\/side and D-\/side)}}
\DoxyCodeLine{00117         PAGE\_WALKS\_\_MASK\_\_SLM\_PAGE\_WALKS\_\_WALKS = 0x0300 | INTEL\_X86\_MOD\_EDGE, \textcolor{comment}{// Total number of page walks. (I-\/side and D-\/side)}}
\DoxyCodeLine{00118         PAGE\_WALKS\_\_MASK\_\_SLM\_PAGE\_WALKS\_\_D\_SIDE\_CYCLES = 0x0100, \textcolor{comment}{// Number of cycles when a D-\/side page walk is in progress}}
\DoxyCodeLine{00119         PAGE\_WALKS\_\_MASK\_\_SLM\_PAGE\_WALKS\_\_D\_SIDE\_WALKS = 0x0100 | INTEL\_X86\_MOD\_EDGE, \textcolor{comment}{// Number of D-\/side page walks}}
\DoxyCodeLine{00120         PAGE\_WALKS\_\_MASK\_\_SLM\_PAGE\_WALKS\_\_I\_SIDE\_CYCLES = 0x0200, \textcolor{comment}{// Number of cycles when a I-\/side page walk is in progress}}
\DoxyCodeLine{00121         PAGE\_WALKS\_\_MASK\_\_SLM\_PAGE\_WALKS\_\_I\_SIDE\_WALKS = 0x0200 | INTEL\_X86\_MOD\_EDGE, \textcolor{comment}{// Number of I-\/side page walks}}
\DoxyCodeLine{00122         OFFCORE\_RESPONSE\_0 = 0x01b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00123         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00124         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00125         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_DMND\_IFETCH = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00126         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00127         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_L2\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00128         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00129         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_IFETCH = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00130         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PARTIAL\_READ = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of demand reads of partial cachelines (including UC}}
\DoxyCodeLine{00131         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PARTIAL\_WRITE = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of demand RFO requests to write to partial cache lines (includes UC}}
\DoxyCodeLine{00132         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_UC\_IFETCH = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of UC instruction fetches}}
\DoxyCodeLine{00133         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number bus lock and split lock requests}}
\DoxyCodeLine{00134         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests}}
\DoxyCodeLine{00135         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SW\_PREFETCH = 1ULL << (12 + 8), \textcolor{comment}{// Request: number of software prefetch requests}}
\DoxyCodeLine{00136         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_L1\_DATA\_RD = 1ULL << (13 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L1 prefetchers}}
\DoxyCodeLine{00137         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PARTIAL\_STRM\_ST = 1ULL << (14 + 8), \textcolor{comment}{// Request: number of partial streaming store requests}}
\DoxyCodeLine{00138         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one any other request that crosses IDI}}
\DoxyCodeLine{00139         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_IFETCH = (1ULL << 6 | 1ULL << 2 | 1ULL << 9)  << 8, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH | UC\_IFETCH}}
\DoxyCodeLine{00140         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0xffff00, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00141         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_DATA = (1ULL << 0 | 1ULL << 4 | 1ULL << 13) << 8, \textcolor{comment}{// Request: combination of DMND\_DATA | PF\_L1\_DATA\_RD | PF\_L2\_DATA\_RD}}
\DoxyCodeLine{00142         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_RFO = (1ULL << 1 | 1ULL << 5) << 8, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO}}
\DoxyCodeLine{00143         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00144         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_L2\_HIT = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L2 hits in M/E/S states}}
\DoxyCodeLine{00145         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00146         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00147         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_HIT = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop hits in the other module where no modified copies were found in the L1 cache of the other core}}
\DoxyCodeLine{00148         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop hits in the other module where modified copies were found in the L1 cache of the other core}}
\DoxyCodeLine{00149         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00150         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7dULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00151         OFFCORE\_RESPONSE\_1 = 0x02b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00152         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00153         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00154         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_DMND\_IFETCH = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00155         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00156         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_L2\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00157         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00158         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_IFETCH = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00159         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PARTIAL\_READ = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of demand reads of partial cachelines (including UC}}
\DoxyCodeLine{00160         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PARTIAL\_WRITE = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of demand RFO requests to write to partial cache lines (includes UC}}
\DoxyCodeLine{00161         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_UC\_IFETCH = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of UC instruction fetches}}
\DoxyCodeLine{00162         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number bus lock and split lock requests}}
\DoxyCodeLine{00163         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests}}
\DoxyCodeLine{00164         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SW\_PREFETCH = 1ULL << (12 + 8), \textcolor{comment}{// Request: number of software prefetch requests}}
\DoxyCodeLine{00165         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PF\_L1\_DATA\_RD = 1ULL << (13 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L1 prefetchers}}
\DoxyCodeLine{00166         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_PARTIAL\_STRM\_ST = 1ULL << (14 + 8), \textcolor{comment}{// Request: number of partial streaming store requests}}
\DoxyCodeLine{00167         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one any other request that crosses IDI}}
\DoxyCodeLine{00168         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_IFETCH = (1ULL << 6 | 1ULL << 2 | 1ULL << 9)  << 8, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH | UC\_IFETCH}}
\DoxyCodeLine{00169         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0xffff00, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00170         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_DATA = (1ULL << 0 | 1ULL << 4 | 1ULL << 13) << 8, \textcolor{comment}{// Request: combination of DMND\_DATA | PF\_L1\_DATA\_RD | PF\_L2\_DATA\_RD}}
\DoxyCodeLine{00171         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_RFO = (1ULL << 1 | 1ULL << 5) << 8, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO}}
\DoxyCodeLine{00172         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00173         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_L2\_HIT = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L2 hits in M/E/S states}}
\DoxyCodeLine{00174         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00175         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00176         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_HIT = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop hits in the other module where no modified copies were found in the L1 cache of the other core}}
\DoxyCodeLine{00177         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop hits in the other module where modified copies were found in the L1 cache of the other core}}
\DoxyCodeLine{00178         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00179         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SLM\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7dULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00180         }
\DoxyCodeLine{00181     \};}
\DoxyCodeLine{00182 \};}
\DoxyCodeLine{00183 }
\DoxyCodeLine{00184 \textcolor{keyword}{namespace }slm = optkit::intel::slm;}

\end{DoxyCode}
