xpm_cdc.sv,systemverilog,xpm,../opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_50MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../finalproject.gen/sources_1/ip/clk_wiz_50MHz/clk_wiz_50MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_50MHz.v,verilog,xil_defaultlib,../../../../finalproject.gen/sources_1/ip/clk_wiz_50MHz/clk_wiz_50MHz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
