                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.3.1 #8898 (Nov 27 2013) (Linux)
                                      4 ; This file was generated Wed Nov 27 12:28:00 2013
                                      5 ;--------------------------------------------------------
                                      6 	.module _divsint
                                      7 	.optsdcc -mmcs51 --model-huge
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl __divsint_PARM_2
                                     13 	.globl __divsint
                                     14 ;--------------------------------------------------------
                                     15 ; special function registers
                                     16 ;--------------------------------------------------------
                                     17 	.area RSEG    (ABS,DATA)
      000000                         18 	.org 0x0000
                                     19 ;--------------------------------------------------------
                                     20 ; special function bits
                                     21 ;--------------------------------------------------------
                                     22 	.area RSEG    (ABS,DATA)
      000000                         23 	.org 0x0000
                                     24 ;--------------------------------------------------------
                                     25 ; overlayable register banks
                                     26 ;--------------------------------------------------------
                                     27 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         28 	.ds 8
                                     29 ;--------------------------------------------------------
                                     30 ; internal ram data
                                     31 ;--------------------------------------------------------
                                     32 	.area DSEG    (DATA)
                                     33 ;--------------------------------------------------------
                                     34 ; overlayable items in internal ram 
                                     35 ;--------------------------------------------------------
                                     36 ;--------------------------------------------------------
                                     37 ; indirectly addressable internal ram data
                                     38 ;--------------------------------------------------------
                                     39 	.area ISEG    (DATA)
                                     40 ;--------------------------------------------------------
                                     41 ; absolute internal ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area IABS    (ABS,DATA)
                                     44 	.area IABS    (ABS,DATA)
                                     45 ;--------------------------------------------------------
                                     46 ; bit data
                                     47 ;--------------------------------------------------------
                                     48 	.area BSEG    (BIT)
                                     49 ;--------------------------------------------------------
                                     50 ; paged external ram data
                                     51 ;--------------------------------------------------------
                                     52 	.area PSEG    (PAG,XDATA)
                                     53 ;--------------------------------------------------------
                                     54 ; external ram data
                                     55 ;--------------------------------------------------------
                                     56 	.area XSEG    (XDATA)
      000000                         57 __divsint_PARM_2:
      000000                         58 	.ds 2
      000002                         59 __divsint_x_1_1:
      000002                         60 	.ds 2
                                     61 ;--------------------------------------------------------
                                     62 ; absolute external ram data
                                     63 ;--------------------------------------------------------
                                     64 	.area XABS    (ABS,XDATA)
                                     65 ;--------------------------------------------------------
                                     66 ; external initialized ram data
                                     67 ;--------------------------------------------------------
                                     68 	.area XISEG   (XDATA)
                                     69 	.area HOME    (CODE)
                                     70 	.area GSINIT0 (CODE)
                                     71 	.area GSINIT1 (CODE)
                                     72 	.area GSINIT2 (CODE)
                                     73 	.area GSINIT3 (CODE)
                                     74 	.area GSINIT4 (CODE)
                                     75 	.area GSINIT5 (CODE)
                                     76 	.area GSINIT  (CODE)
                                     77 	.area GSFINAL (CODE)
                                     78 	.area CSEG    (CODE)
                                     79 ;--------------------------------------------------------
                                     80 ; global & static initialisations
                                     81 ;--------------------------------------------------------
                                     82 	.area HOME    (CODE)
                                     83 	.area GSINIT  (CODE)
                                     84 	.area GSFINAL (CODE)
                                     85 	.area GSINIT  (CODE)
                                     86 ;--------------------------------------------------------
                                     87 ; Home
                                     88 ;--------------------------------------------------------
                                     89 	.area HOME    (CODE)
                                     90 	.area HOME    (CODE)
                                     91 ;--------------------------------------------------------
                                     92 ; code
                                     93 ;--------------------------------------------------------
                                     94 	.area CSEG    (CODE)
                                     95 ;------------------------------------------------------------
                                     96 ;Allocation info for local variables in function '_divsint'
                                     97 ;------------------------------------------------------------
                                     98 ;r                         Allocated to registers r6 r7 
                                     99 ;y                         Allocated with name '__divsint_PARM_2'
                                    100 ;x                         Allocated with name '__divsint_x_1_1'
                                    101 ;------------------------------------------------------------
                                    102 ;	_divsint.c:207: _divsint (int x, int y)
                                    103 ;	-----------------------------------------
                                    104 ;	 function _divsint
                                    105 ;	-----------------------------------------
      000000                        106 __divsint:
                           000007   107 	ar7 = 0x07
                           000006   108 	ar6 = 0x06
                           000005   109 	ar5 = 0x05
                           000004   110 	ar4 = 0x04
                           000003   111 	ar3 = 0x03
                           000002   112 	ar2 = 0x02
                           000001   113 	ar1 = 0x01
                           000000   114 	ar0 = 0x00
      000000 AF 83            [24]  115 	mov	r7,dph
      000002 E5 82            [12]  116 	mov	a,dpl
      000004 90r00r02         [24]  117 	mov	dptr,#__divsint_x_1_1
      000007 F0               [24]  118 	movx	@dptr,a
      000008 EF               [12]  119 	mov	a,r7
      000009 A3               [24]  120 	inc	dptr
      00000A F0               [24]  121 	movx	@dptr,a
                                    122 ;	_divsint.c:211: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
      00000B 90r00r02         [24]  123 	mov	dptr,#__divsint_x_1_1
      00000E E0               [24]  124 	movx	a,@dptr
      00000F FE               [12]  125 	mov	r6,a
      000010 A3               [24]  126 	inc	dptr
      000011 E0               [24]  127 	movx	a,@dptr
      000012 FF               [12]  128 	mov	r7,a
      000013 33               [12]  129 	rlc	a
      000014 E4               [12]  130 	clr	a
      000015 33               [12]  131 	rlc	a
      000016 FD               [12]  132 	mov	r5,a
      000017 60 09            [24]  133 	jz	00106$
      000019 C3               [12]  134 	clr	c
      00001A E4               [12]  135 	clr	a
      00001B 9E               [12]  136 	subb	a,r6
      00001C FB               [12]  137 	mov	r3,a
      00001D E4               [12]  138 	clr	a
      00001E 9F               [12]  139 	subb	a,r7
      00001F FC               [12]  140 	mov	r4,a
      000020 80 04            [24]  141 	sjmp	00107$
      000022                        142 00106$:
      000022 8E 03            [24]  143 	mov	ar3,r6
      000024 8F 04            [24]  144 	mov	ar4,r7
      000026                        145 00107$:
      000026 90r00r00         [24]  146 	mov	dptr,#__divsint_PARM_2
      000029 E0               [24]  147 	movx	a,@dptr
      00002A FE               [12]  148 	mov	r6,a
      00002B A3               [24]  149 	inc	dptr
      00002C E0               [24]  150 	movx	a,@dptr
      00002D FF               [12]  151 	mov	r7,a
      00002E 33               [12]  152 	rlc	a
      00002F E4               [12]  153 	clr	a
      000030 33               [12]  154 	rlc	a
      000031 FA               [12]  155 	mov	r2,a
      000032 60 09            [24]  156 	jz	00108$
      000034 C3               [12]  157 	clr	c
      000035 E4               [12]  158 	clr	a
      000036 9E               [12]  159 	subb	a,r6
      000037 F8               [12]  160 	mov	r0,a
      000038 E4               [12]  161 	clr	a
      000039 9F               [12]  162 	subb	a,r7
      00003A F9               [12]  163 	mov	r1,a
      00003B 80 04            [24]  164 	sjmp	00109$
      00003D                        165 00108$:
      00003D 8E 00            [24]  166 	mov	ar0,r6
      00003F 8F 01            [24]  167 	mov	ar1,r7
      000041                        168 00109$:
      000041 90r00r00         [24]  169 	mov	dptr,#__divuint_PARM_2
      000044 E8               [12]  170 	mov	a,r0
      000045 F0               [24]  171 	movx	@dptr,a
      000046 E9               [12]  172 	mov	a,r1
      000047 A3               [24]  173 	inc	dptr
      000048 F0               [24]  174 	movx	@dptr,a
      000049 8B 82            [24]  175 	mov	dpl,r3
      00004B 8C 83            [24]  176 	mov	dph,r4
      00004D C0 05            [24]  177 	push	ar5
      00004F C0 02            [24]  178 	push	ar2
      000051 12r00r00         [24]  179 	lcall	__divuint
      000054 AE 82            [24]  180 	mov	r6,dpl
      000056 AF 83            [24]  181 	mov	r7,dph
      000058 D0 02            [24]  182 	pop	ar2
      00005A D0 05            [24]  183 	pop	ar5
                                    184 ;	_divsint.c:212: if ((x < 0) ^ (y < 0))
      00005C EA               [12]  185 	mov	a,r2
      00005D 6D               [12]  186 	xrl	a,r5
      00005E 60 0C            [24]  187 	jz	00102$
                                    188 ;	_divsint.c:213: return -r;
      000060 C3               [12]  189 	clr	c
      000061 E4               [12]  190 	clr	a
      000062 9E               [12]  191 	subb	a,r6
      000063 FC               [12]  192 	mov	r4,a
      000064 E4               [12]  193 	clr	a
      000065 9F               [12]  194 	subb	a,r7
      000066 FD               [12]  195 	mov	r5,a
      000067 8C 82            [24]  196 	mov	dpl,r4
      000069 8D 83            [24]  197 	mov	dph,r5
      00006B 22               [24]  198 	ret
      00006C                        199 00102$:
                                    200 ;	_divsint.c:215: return r;
      00006C 8E 82            [24]  201 	mov	dpl,r6
      00006E 8F 83            [24]  202 	mov	dph,r7
      000070 22               [24]  203 	ret
                                    204 	.area CSEG    (CODE)
                                    205 	.area CONST   (CODE)
                                    206 	.area XINIT   (CODE)
                                    207 	.area CABS    (ABS,CODE)
