(set-info :smt-lib-version 2.6)
(set-logic BV)
(set-info :source | 
Hardware fixpoint check problems.
These benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.
The hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/).
 |)
(set-info :category "industrial")
(set-info :status unsat)
(assert (forall ((Verilog__main.pcacheA.req_enable_64_0 Bool)) (forall ((Verilog__main.pcacheA.is_snoop_64_0 Bool)) (forall ((Verilog__main.pcacheA.info_avail_64_0 Bool)) (forall ((Verilog__main.pcacheA.sh_snp_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.is_shared_64_0 Bool)) (forall ((Verilog__main.pcacheA.valid_64_0 Bool)) (forall ((Verilog__main.pcacheA.bus_req_64_0 Bool)) (forall ((Verilog__main.pcacheA.proc.nd_count_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.proc.clk_64_0 Bool)) (forall ((Verilog__main.pcacheA.clk_64_0 Bool)) (forall ((Verilog__main.pcacheA.proc.req_enable_64_0 Bool)) (forall ((Verilog__main.pcacheA.proc.valid_64_0 Bool)) (forall ((Verilog__main.pcacheA.hit_miss_64_0 Bool)) (forall ((Verilog__main.pcacheA.proc_req_64_0 Bool)) (forall ((Verilog__main.pcacheA.state_64_0 (_ BitVec 2))) (forall ((Verilog__main.pcacheA.shared_snoop_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.master_out_64_0 Bool)) (forall ((Verilog__main.pcacheA.master_in_64_0 Bool)) (forall ((Verilog__main.pcacheA.next_state_64_0 (_ BitVec 2))) (forall ((Verilog__main.pcacheA.ND_in_64_0 Bool)) (forall ((Verilog__main.clk_64_0 Bool)) (forall ((Verilog__main.shared_snoop_64_0 (_ BitVec 3))) (forall ((Verilog__main.is_snoop_64_0 Bool)) (forall ((Verilog__main.master_inA_64_0 Bool)) (forall ((Verilog__main.ND_inA_64_0 Bool)) (forall ((Verilog__main.pcacheA.bus_ack_64_0 Bool)) (forall ((Verilog__main.bus_ackA_64_0 Bool)) (forall ((Verilog__main.pcacheA.all_shared_64_0 Bool)) (forall ((Verilog__main.all_shared_64_0 Bool)) (forall ((Verilog__main.pcacheA.mem_served_64_0 Bool)) (forall ((Verilog__main.mem_served_64_0 Bool)) (forall ((Verilog__main.pcacheA.invalidate_64_0 Bool)) (forall ((Verilog__main.invalidate_64_0 Bool)) (forall ((Verilog__main.pcacheA.inv_out_64_0 Bool)) (forall ((Verilog__main.inv_outA_64_0 Bool)) (forall ((Verilog__main.pcacheA.snoop_type_64_0 (_ BitVec 3))) (forall ((Verilog__main.snoop_typeA_64_0 (_ BitVec 3))) (forall ((Verilog__main.bus_reqA_64_0 Bool)) (forall ((Verilog__main.master_outA_64_0 Bool)) (forall ((Verilog__main.is_sharedA_64_0 Bool)) (forall ((Verilog__main.info_availA_64_0 Bool)) (forall ((Verilog__main.pcacheB.req_enable_64_0 Bool)) (forall ((Verilog__main.pcacheB.is_snoop_64_0 Bool)) (forall ((Verilog__main.pcacheB.info_avail_64_0 Bool)) (forall ((Verilog__main.pcacheB.sh_snp_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.is_shared_64_0 Bool)) (forall ((Verilog__main.pcacheB.valid_64_0 Bool)) (forall ((Verilog__main.pcacheB.bus_req_64_0 Bool)) (forall ((Verilog__main.pcacheB.proc.nd_count_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.proc.clk_64_0 Bool)) (forall ((Verilog__main.pcacheB.clk_64_0 Bool)) (forall ((Verilog__main.pcacheB.proc.req_enable_64_0 Bool)) (forall ((Verilog__main.pcacheB.proc.valid_64_0 Bool)) (forall ((Verilog__main.pcacheB.hit_miss_64_0 Bool)) (forall ((Verilog__main.pcacheB.proc_req_64_0 Bool)) (forall ((Verilog__main.pcacheB.state_64_0 (_ BitVec 2))) (forall ((Verilog__main.pcacheB.shared_snoop_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.master_out_64_0 Bool)) (forall ((Verilog__main.pcacheB.master_in_64_0 Bool)) (forall ((Verilog__main.pcacheB.next_state_64_0 (_ BitVec 2))) (forall ((Verilog__main.pcacheB.ND_in_64_0 Bool)) (forall ((Verilog__main.master_inB_64_0 Bool)) (forall ((Verilog__main.ND_inB_64_0 Bool)) (forall ((Verilog__main.pcacheB.bus_ack_64_0 Bool)) (forall ((Verilog__main.bus_ackB_64_0 Bool)) (forall ((Verilog__main.pcacheB.all_shared_64_0 Bool)) (forall ((Verilog__main.pcacheB.mem_served_64_0 Bool)) (forall ((Verilog__main.pcacheB.invalidate_64_0 Bool)) (forall ((Verilog__main.pcacheB.inv_out_64_0 Bool)) (forall ((Verilog__main.inv_outB_64_0 Bool)) (forall ((Verilog__main.pcacheB.snoop_type_64_0 (_ BitVec 3))) (forall ((Verilog__main.snoop_typeB_64_0 (_ BitVec 3))) (forall ((Verilog__main.bus_reqB_64_0 Bool)) (forall ((Verilog__main.master_outB_64_0 Bool)) (forall ((Verilog__main.is_sharedB_64_0 Bool)) (forall ((Verilog__main.info_availB_64_0 Bool)) (forall ((Verilog__main.ndA_64_0 Bool)) (forall ((Verilog__main.ndB_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.clk_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.bus_reqA_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.bus_reqB_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.snoop_typeA_64_0 (_ BitVec 3))) (forall ((Verilog__main.bus_arbiter.snoop_typeB_64_0 (_ BitVec 3))) (forall ((Verilog__main.bus_arbiter.inv_outA_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.inv_outB_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.bus_ackA_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.bus_ackB_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.is_snoop_64_0 Bool)) (forall ((Verilog__main.bus_arbiter.shared_snoop_64_0 (_ BitVec 3))) (forall ((Verilog__main.bus_arbiter.invalidate_64_0 Bool)) (forall ((Verilog__main.pcacheA.req_enable_64_1 Bool)) (forall ((Verilog__main.pcacheA.is_snoop_64_1 Bool)) (forall ((Verilog__main.pcacheA.info_avail_64_1 Bool)) (forall ((Verilog__main.pcacheA.sh_snp_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.is_shared_64_1 Bool)) (forall ((Verilog__main.pcacheA.valid_64_1 Bool)) (forall ((Verilog__main.pcacheA.bus_req_64_1 Bool)) (forall ((Verilog__main.pcacheA.proc.nd_count_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.proc.clk_64_1 Bool)) (forall ((Verilog__main.pcacheA.clk_64_1 Bool)) (forall ((Verilog__main.pcacheA.proc.req_enable_64_1 Bool)) (forall ((Verilog__main.pcacheA.proc.valid_64_1 Bool)) (forall ((Verilog__main.pcacheA.hit_miss_64_1 Bool)) (forall ((Verilog__main.pcacheA.proc_req_64_1 Bool)) (forall ((Verilog__main.pcacheA.state_64_1 (_ BitVec 2))) (forall ((Verilog__main.pcacheA.shared_snoop_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.master_out_64_1 Bool)) (forall ((Verilog__main.pcacheA.master_in_64_1 Bool)) (forall ((Verilog__main.pcacheA.next_state_64_1 (_ BitVec 2))) (forall ((Verilog__main.pcacheA.ND_in_64_1 Bool)) (forall ((Verilog__main.clk_64_1 Bool)) (forall ((Verilog__main.shared_snoop_64_1 (_ BitVec 3))) (forall ((Verilog__main.is_snoop_64_1 Bool)) (forall ((Verilog__main.master_inA_64_1 Bool)) (forall ((Verilog__main.ND_inA_64_1 Bool)) (forall ((Verilog__main.pcacheA.bus_ack_64_1 Bool)) (forall ((Verilog__main.bus_ackA_64_1 Bool)) (forall ((Verilog__main.pcacheA.all_shared_64_1 Bool)) (forall ((Verilog__main.all_shared_64_1 Bool)) (forall ((Verilog__main.pcacheA.mem_served_64_1 Bool)) (forall ((Verilog__main.mem_served_64_1 Bool)) (forall ((Verilog__main.pcacheA.invalidate_64_1 Bool)) (forall ((Verilog__main.invalidate_64_1 Bool)) (forall ((Verilog__main.pcacheA.inv_out_64_1 Bool)) (forall ((Verilog__main.inv_outA_64_1 Bool)) (forall ((Verilog__main.pcacheA.snoop_type_64_1 (_ BitVec 3))) (forall ((Verilog__main.snoop_typeA_64_1 (_ BitVec 3))) (forall ((Verilog__main.bus_reqA_64_1 Bool)) (forall ((Verilog__main.master_outA_64_1 Bool)) (forall ((Verilog__main.is_sharedA_64_1 Bool)) (forall ((Verilog__main.info_availA_64_1 Bool)) (forall ((Verilog__main.pcacheB.req_enable_64_1 Bool)) (forall ((Verilog__main.pcacheB.is_snoop_64_1 Bool)) (forall ((Verilog__main.pcacheB.info_avail_64_1 Bool)) (forall ((Verilog__main.pcacheB.sh_snp_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.is_shared_64_1 Bool)) (forall ((Verilog__main.pcacheB.valid_64_1 Bool)) (forall ((Verilog__main.pcacheB.bus_req_64_1 Bool)) (forall ((Verilog__main.pcacheB.proc.nd_count_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.proc.clk_64_1 Bool)) (forall ((Verilog__main.pcacheB.clk_64_1 Bool)) (forall ((Verilog__main.pcacheB.proc.req_enable_64_1 Bool)) (forall ((Verilog__main.pcacheB.proc.valid_64_1 Bool)) (forall ((Verilog__main.pcacheB.hit_miss_64_1 Bool)) (forall ((Verilog__main.pcacheB.proc_req_64_1 Bool)) (forall ((Verilog__main.pcacheB.state_64_1 (_ BitVec 2))) (forall ((Verilog__main.pcacheB.shared_snoop_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.master_out_64_1 Bool)) (forall ((Verilog__main.pcacheB.master_in_64_1 Bool)) (forall ((Verilog__main.pcacheB.next_state_64_1 (_ BitVec 2))) (forall ((Verilog__main.pcacheB.ND_in_64_1 Bool)) (forall ((Verilog__main.master_inB_64_1 Bool)) (forall ((Verilog__main.ND_inB_64_1 Bool)) (forall ((Verilog__main.pcacheB.bus_ack_64_1 Bool)) (forall ((Verilog__main.bus_ackB_64_1 Bool)) (forall ((Verilog__main.pcacheB.all_shared_64_1 Bool)) (forall ((Verilog__main.pcacheB.mem_served_64_1 Bool)) (forall ((Verilog__main.pcacheB.invalidate_64_1 Bool)) (forall ((Verilog__main.pcacheB.inv_out_64_1 Bool)) (forall ((Verilog__main.inv_outB_64_1 Bool)) (forall ((Verilog__main.pcacheB.snoop_type_64_1 (_ BitVec 3))) (forall ((Verilog__main.snoop_typeB_64_1 (_ BitVec 3))) (forall ((Verilog__main.bus_reqB_64_1 Bool)) (forall ((Verilog__main.master_outB_64_1 Bool)) (forall ((Verilog__main.is_sharedB_64_1 Bool)) (forall ((Verilog__main.info_availB_64_1 Bool)) (forall ((Verilog__main.ndA_64_1 Bool)) (forall ((Verilog__main.ndB_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.clk_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.bus_reqA_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.bus_reqB_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.snoop_typeA_64_1 (_ BitVec 3))) (forall ((Verilog__main.bus_arbiter.snoop_typeB_64_1 (_ BitVec 3))) (forall ((Verilog__main.bus_arbiter.inv_outA_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.inv_outB_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.bus_ackA_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.bus_ackB_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.is_snoop_64_1 Bool)) (forall ((Verilog__main.bus_arbiter.shared_snoop_64_1 (_ BitVec 3))) (forall ((Verilog__main.bus_arbiter.invalidate_64_1 Bool)) (forall ((Verilog__main.pcacheA.proc.count_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.update_64_0 Bool)) (forall ((Verilog__main.pcacheA.hit_64_0 Bool)) (forall ((Verilog__main.pcacheA.miss_64_0 Bool)) (forall ((Verilog__main.pcacheA.read_64_0 Bool)) (forall ((Verilog__main.pcacheA.write_64_0 Bool)) (forall ((Verilog__main.pcacheB.proc.count_64_0 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.update_64_0 Bool)) (forall ((Verilog__main.pcacheB.hit_64_0 Bool)) (forall ((Verilog__main.pcacheB.miss_64_0 Bool)) (forall ((Verilog__main.pcacheB.read_64_0 Bool)) (forall ((Verilog__main.pcacheB.write_64_0 Bool)) (forall ((Verilog__main.pcacheA.proc.count_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheA.update_64_1 Bool)) (forall ((Verilog__main.pcacheA.hit_64_1 Bool)) (forall ((Verilog__main.pcacheA.miss_64_1 Bool)) (forall ((Verilog__main.pcacheA.read_64_1 Bool)) (forall ((Verilog__main.pcacheA.write_64_1 Bool)) (forall ((Verilog__main.pcacheB.proc.count_64_1 (_ BitVec 3))) (forall ((Verilog__main.pcacheB.update_64_1 Bool)) (forall ((Verilog__main.pcacheB.hit_64_1 Bool)) (forall ((Verilog__main.pcacheB.miss_64_1 Bool)) (forall ((Verilog__main.pcacheB.read_64_1 Bool)) (forall ((Verilog__main.pcacheB.write_64_1 Bool)) (exists ((Verilog__main.pcacheA.req_enable_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.is_snoop_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.info_avail_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.sh_snp_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheA.is_shared_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.valid_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.bus_req_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.proc.nd_count_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheA.proc.clk_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.clk_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.proc.req_enable_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.proc.valid_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.hit_miss_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.proc_req_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.state_64_0_39_ (_ BitVec 2))) (exists ((Verilog__main.pcacheA.shared_snoop_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheA.master_out_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.master_in_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.next_state_64_0_39_ (_ BitVec 2))) (exists ((Verilog__main.pcacheA.ND_in_64_0_39_ Bool)) (exists ((Verilog__main.clk_64_0_39_ Bool)) (exists ((Verilog__main.shared_snoop_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.is_snoop_64_0_39_ Bool)) (exists ((Verilog__main.master_inA_64_0_39_ Bool)) (exists ((Verilog__main.ND_inA_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.bus_ack_64_0_39_ Bool)) (exists ((Verilog__main.bus_ackA_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.all_shared_64_0_39_ Bool)) (exists ((Verilog__main.all_shared_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.mem_served_64_0_39_ Bool)) (exists ((Verilog__main.mem_served_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.invalidate_64_0_39_ Bool)) (exists ((Verilog__main.invalidate_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.inv_out_64_0_39_ Bool)) (exists ((Verilog__main.inv_outA_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.snoop_type_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.snoop_typeA_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.bus_reqA_64_0_39_ Bool)) (exists ((Verilog__main.master_outA_64_0_39_ Bool)) (exists ((Verilog__main.is_sharedA_64_0_39_ Bool)) (exists ((Verilog__main.info_availA_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.req_enable_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.is_snoop_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.info_avail_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.sh_snp_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheB.is_shared_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.valid_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.bus_req_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.proc.nd_count_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheB.proc.clk_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.clk_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.proc.req_enable_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.proc.valid_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.hit_miss_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.proc_req_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.state_64_0_39_ (_ BitVec 2))) (exists ((Verilog__main.pcacheB.shared_snoop_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheB.master_out_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.master_in_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.next_state_64_0_39_ (_ BitVec 2))) (exists ((Verilog__main.pcacheB.ND_in_64_0_39_ Bool)) (exists ((Verilog__main.master_inB_64_0_39_ Bool)) (exists ((Verilog__main.ND_inB_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.bus_ack_64_0_39_ Bool)) (exists ((Verilog__main.bus_ackB_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.all_shared_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.mem_served_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.invalidate_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.inv_out_64_0_39_ Bool)) (exists ((Verilog__main.inv_outB_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.snoop_type_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.snoop_typeB_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.bus_reqB_64_0_39_ Bool)) (exists ((Verilog__main.master_outB_64_0_39_ Bool)) (exists ((Verilog__main.is_sharedB_64_0_39_ Bool)) (exists ((Verilog__main.info_availB_64_0_39_ Bool)) (exists ((Verilog__main.ndA_64_0_39_ Bool)) (exists ((Verilog__main.ndB_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.clk_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.bus_reqA_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.bus_reqB_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.snoop_typeA_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.bus_arbiter.snoop_typeB_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.bus_arbiter.inv_outA_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.inv_outB_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.bus_ackA_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.bus_ackB_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.is_snoop_64_0_39_ Bool)) (exists ((Verilog__main.bus_arbiter.shared_snoop_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.bus_arbiter.invalidate_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.proc.count_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheA.update_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.hit_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.miss_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.read_64_0_39_ Bool)) (exists ((Verilog__main.pcacheA.write_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.proc.count_64_0_39_ (_ BitVec 3))) (exists ((Verilog__main.pcacheB.update_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.hit_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.miss_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.read_64_0_39_ Bool)) (exists ((Verilog__main.pcacheB.write_64_0_39_ Bool)) (=> (and (and (and (= Verilog__main.pcacheA.req_enable_64_0 (ite (and Verilog__main.pcacheA.is_snoop_64_0 Verilog__main.pcacheA.info_avail_64_0) false (ite (and (and (and Verilog__main.pcacheA.is_snoop_64_0 (not Verilog__main.pcacheA.info_avail_64_0)) (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv2 3))) Verilog__main.pcacheA.is_shared_64_0) false (ite (and (not (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv0 3))) Verilog__main.pcacheA.valid_64_0) false (ite Verilog__main.pcacheA.bus_req_64_0 false true))))) (= Verilog__main.pcacheA.proc.nd_count_64_0 ((_ extract 2 0) (concat (_ bv0 32) (concat (_ bv1 32) (concat (_ bv2 32) (concat (_ bv3 32) (concat (_ bv4 32) (concat (_ bv5 32) (concat (_ bv6 32) (_ bv7 32)))))))))) (= Verilog__main.pcacheA.proc.clk_64_0 Verilog__main.pcacheA.clk_64_0) (= Verilog__main.pcacheA.proc.req_enable_64_0 Verilog__main.pcacheA.req_enable_64_0) (= Verilog__main.pcacheA.proc.valid_64_0 Verilog__main.pcacheA.valid_64_0) (= Verilog__main.pcacheA.hit_miss_64_0 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheA.proc_req_64_0 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheA.is_shared_64_0 (ite (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) true false)) (= Verilog__main.pcacheA.sh_snp_64_0 Verilog__main.pcacheA.shared_snoop_64_0) (= Verilog__main.pcacheA.master_out_64_0 (ite (or Verilog__main.pcacheA.master_in_64_0 (= Verilog__main.pcacheA.next_state_64_0 (_ bv2 2))) false (ite (or (or (or (or (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv2 3)) (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv4 3))) (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv5 3))) (and (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv1 3)) (= Verilog__main.pcacheA.next_state_64_0 (_ bv1 2)))) (and (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv3 3)) (= Verilog__main.pcacheA.next_state_64_0 (_ bv0 2)))) true false))) (= Verilog__main.pcacheA.info_avail_64_0 (ite (or (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv1 3)) (= Verilog__main.pcacheA.next_state_64_0 (_ bv1 2))) true (ite (or (and (= Verilog__main.pcacheA.next_state_64_0 (_ bv0 2)) (not (or (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv0 3)) (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv1 3))))) (and (= Verilog__main.pcacheA.next_state_64_0 (_ bv1 2)) (or (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv4 3)) (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv5 3))))) (= ((_ extract 0 0) (ite Verilog__main.pcacheA.ND_in_64_0 (_ bv1 32) (_ bv0 32))) (_ bv1 1)) false)))) (= Verilog__main.pcacheA.clk_64_0 Verilog__main.clk_64_0) (= Verilog__main.pcacheA.shared_snoop_64_0 Verilog__main.shared_snoop_64_0) (= Verilog__main.pcacheA.is_snoop_64_0 Verilog__main.is_snoop_64_0) (= Verilog__main.pcacheA.master_in_64_0 Verilog__main.master_inA_64_0) (= Verilog__main.pcacheA.ND_in_64_0 Verilog__main.ND_inA_64_0) (= Verilog__main.pcacheA.bus_ack_64_0 Verilog__main.bus_ackA_64_0) (= Verilog__main.pcacheA.all_shared_64_0 Verilog__main.all_shared_64_0) (= Verilog__main.pcacheA.mem_served_64_0 Verilog__main.mem_served_64_0) (= Verilog__main.pcacheA.invalidate_64_0 Verilog__main.invalidate_64_0) (= Verilog__main.pcacheA.inv_out_64_0 Verilog__main.inv_outA_64_0) (= Verilog__main.pcacheA.snoop_type_64_0 Verilog__main.snoop_typeA_64_0) (= Verilog__main.pcacheA.bus_req_64_0 Verilog__main.bus_reqA_64_0) (= Verilog__main.pcacheA.master_out_64_0 Verilog__main.master_outA_64_0) (= Verilog__main.pcacheA.is_shared_64_0 Verilog__main.is_sharedA_64_0) (= Verilog__main.pcacheA.info_avail_64_0 Verilog__main.info_availA_64_0) (and (= Verilog__main.pcacheB.req_enable_64_0 (ite (and Verilog__main.pcacheB.is_snoop_64_0 Verilog__main.pcacheB.info_avail_64_0) false (ite (and (and (and Verilog__main.pcacheB.is_snoop_64_0 (not Verilog__main.pcacheB.info_avail_64_0)) (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv2 3))) Verilog__main.pcacheB.is_shared_64_0) false (ite (and (not (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv0 3))) Verilog__main.pcacheB.valid_64_0) false (ite Verilog__main.pcacheB.bus_req_64_0 false true))))) (= Verilog__main.pcacheB.proc.nd_count_64_0 ((_ extract 2 0) (concat (_ bv0 32) (concat (_ bv1 32) (concat (_ bv2 32) (concat (_ bv3 32) (concat (_ bv4 32) (concat (_ bv5 32) (concat (_ bv6 32) (_ bv7 32)))))))))) (= Verilog__main.pcacheB.proc.clk_64_0 Verilog__main.pcacheB.clk_64_0) (= Verilog__main.pcacheB.proc.req_enable_64_0 Verilog__main.pcacheB.req_enable_64_0) (= Verilog__main.pcacheB.proc.valid_64_0 Verilog__main.pcacheB.valid_64_0) (= Verilog__main.pcacheB.hit_miss_64_0 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheB.proc_req_64_0 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheB.is_shared_64_0 (ite (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) true false)) (= Verilog__main.pcacheB.sh_snp_64_0 Verilog__main.pcacheB.shared_snoop_64_0) (= Verilog__main.pcacheB.master_out_64_0 (ite (or Verilog__main.pcacheB.master_in_64_0 (= Verilog__main.pcacheB.next_state_64_0 (_ bv2 2))) false (ite (or (or (or (or (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv2 3)) (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv4 3))) (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv5 3))) (and (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv1 3)) (= Verilog__main.pcacheB.next_state_64_0 (_ bv1 2)))) (and (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv3 3)) (= Verilog__main.pcacheB.next_state_64_0 (_ bv0 2)))) true false))) (= Verilog__main.pcacheB.info_avail_64_0 (ite (or (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv1 3)) (= Verilog__main.pcacheB.next_state_64_0 (_ bv1 2))) true (ite (or (and (= Verilog__main.pcacheB.next_state_64_0 (_ bv0 2)) (not (or (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv0 3)) (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv1 3))))) (and (= Verilog__main.pcacheB.next_state_64_0 (_ bv1 2)) (or (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv4 3)) (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv5 3))))) (= ((_ extract 0 0) (ite Verilog__main.pcacheB.ND_in_64_0 (_ bv1 32) (_ bv0 32))) (_ bv1 1)) false)))) (= Verilog__main.pcacheB.clk_64_0 Verilog__main.clk_64_0) (= Verilog__main.pcacheB.shared_snoop_64_0 Verilog__main.shared_snoop_64_0) (= Verilog__main.pcacheB.is_snoop_64_0 Verilog__main.is_snoop_64_0) (= Verilog__main.pcacheB.master_in_64_0 Verilog__main.master_inB_64_0) (= Verilog__main.pcacheB.ND_in_64_0 Verilog__main.ND_inB_64_0) (= Verilog__main.pcacheB.bus_ack_64_0 Verilog__main.bus_ackB_64_0) (= Verilog__main.pcacheB.all_shared_64_0 Verilog__main.all_shared_64_0) (= Verilog__main.pcacheB.mem_served_64_0 Verilog__main.mem_served_64_0) (= Verilog__main.pcacheB.invalidate_64_0 Verilog__main.invalidate_64_0) (= Verilog__main.pcacheB.inv_out_64_0 Verilog__main.inv_outB_64_0) (= Verilog__main.pcacheB.snoop_type_64_0 Verilog__main.snoop_typeB_64_0) (= Verilog__main.pcacheB.bus_req_64_0 Verilog__main.bus_reqB_64_0) (= Verilog__main.pcacheB.master_out_64_0 Verilog__main.master_outB_64_0) (= Verilog__main.pcacheB.is_shared_64_0 Verilog__main.is_sharedB_64_0) (= Verilog__main.pcacheB.info_avail_64_0 Verilog__main.info_availB_64_0) (= Verilog__main.all_shared_64_0 (and Verilog__main.is_sharedA_64_0 Verilog__main.is_sharedB_64_0)) (= Verilog__main.ND_inA_64_0 (and Verilog__main.ndA_64_0 (not Verilog__main.bus_ackA_64_0))) (= Verilog__main.ND_inB_64_0 (ite Verilog__main.master_outA_64_0 Verilog__main.ND_inA_64_0 (and Verilog__main.ndB_64_0 (not Verilog__main.bus_ackB_64_0)))) (= Verilog__main.master_inA_64_0 false) (= Verilog__main.master_inB_64_0 Verilog__main.master_outA_64_0) (= Verilog__main.ndA_64_0 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.ndB_64_0 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.mem_served_64_0 (not (or Verilog__main.info_availA_64_0 Verilog__main.info_availB_64_0))) true (= Verilog__main.bus_arbiter.clk_64_0 Verilog__main.clk_64_0) (= Verilog__main.bus_arbiter.bus_reqA_64_0 Verilog__main.bus_reqA_64_0) (= Verilog__main.bus_arbiter.bus_reqB_64_0 Verilog__main.bus_reqB_64_0) (= Verilog__main.bus_arbiter.snoop_typeA_64_0 Verilog__main.snoop_typeA_64_0) (= Verilog__main.bus_arbiter.snoop_typeB_64_0 Verilog__main.snoop_typeB_64_0) (= Verilog__main.bus_arbiter.inv_outA_64_0 Verilog__main.inv_outA_64_0) (= Verilog__main.bus_arbiter.inv_outB_64_0 Verilog__main.inv_outB_64_0) (= Verilog__main.bus_arbiter.bus_ackA_64_0 Verilog__main.bus_ackA_64_0) (= Verilog__main.bus_arbiter.bus_ackB_64_0 Verilog__main.bus_ackB_64_0) (= Verilog__main.bus_arbiter.is_snoop_64_0 Verilog__main.is_snoop_64_0) (= Verilog__main.bus_arbiter.shared_snoop_64_0 Verilog__main.shared_snoop_64_0) (= Verilog__main.bus_arbiter.invalidate_64_0 Verilog__main.invalidate_64_0)) (and (and (= Verilog__main.pcacheA.req_enable_64_1 (ite (and Verilog__main.pcacheA.is_snoop_64_1 Verilog__main.pcacheA.info_avail_64_1) false (ite (and (and (and Verilog__main.pcacheA.is_snoop_64_1 (not Verilog__main.pcacheA.info_avail_64_1)) (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv2 3))) Verilog__main.pcacheA.is_shared_64_1) false (ite (and (not (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv0 3))) Verilog__main.pcacheA.valid_64_1) false (ite Verilog__main.pcacheA.bus_req_64_1 false true))))) (= Verilog__main.pcacheA.proc.nd_count_64_1 ((_ extract 2 0) (concat (_ bv0 32) (concat (_ bv1 32) (concat (_ bv2 32) (concat (_ bv3 32) (concat (_ bv4 32) (concat (_ bv5 32) (concat (_ bv6 32) (_ bv7 32)))))))))) (= Verilog__main.pcacheA.proc.clk_64_1 Verilog__main.pcacheA.clk_64_1) (= Verilog__main.pcacheA.proc.req_enable_64_1 Verilog__main.pcacheA.req_enable_64_1) (= Verilog__main.pcacheA.proc.valid_64_1 Verilog__main.pcacheA.valid_64_1) (= Verilog__main.pcacheA.hit_miss_64_1 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheA.proc_req_64_1 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheA.is_shared_64_1 (ite (= Verilog__main.pcacheA.state_64_1 (_ bv1 2)) true false)) (= Verilog__main.pcacheA.sh_snp_64_1 Verilog__main.pcacheA.shared_snoop_64_1) (= Verilog__main.pcacheA.master_out_64_1 (ite (or Verilog__main.pcacheA.master_in_64_1 (= Verilog__main.pcacheA.next_state_64_1 (_ bv2 2))) false (ite (or (or (or (or (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv2 3)) (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv4 3))) (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv5 3))) (and (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv1 3)) (= Verilog__main.pcacheA.next_state_64_1 (_ bv1 2)))) (and (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv3 3)) (= Verilog__main.pcacheA.next_state_64_1 (_ bv0 2)))) true false))) (= Verilog__main.pcacheA.info_avail_64_1 (ite (or (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv1 3)) (= Verilog__main.pcacheA.next_state_64_1 (_ bv1 2))) true (ite (or (and (= Verilog__main.pcacheA.next_state_64_1 (_ bv0 2)) (not (or (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv0 3)) (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv1 3))))) (and (= Verilog__main.pcacheA.next_state_64_1 (_ bv1 2)) (or (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv4 3)) (= Verilog__main.pcacheA.sh_snp_64_1 (_ bv5 3))))) (= ((_ extract 0 0) (ite Verilog__main.pcacheA.ND_in_64_1 (_ bv1 32) (_ bv0 32))) (_ bv1 1)) false)))) (= Verilog__main.pcacheA.clk_64_1 Verilog__main.clk_64_1) (= Verilog__main.pcacheA.shared_snoop_64_1 Verilog__main.shared_snoop_64_1) (= Verilog__main.pcacheA.is_snoop_64_1 Verilog__main.is_snoop_64_1) (= Verilog__main.pcacheA.master_in_64_1 Verilog__main.master_inA_64_1) (= Verilog__main.pcacheA.ND_in_64_1 Verilog__main.ND_inA_64_1) (= Verilog__main.pcacheA.bus_ack_64_1 Verilog__main.bus_ackA_64_1) (= Verilog__main.pcacheA.all_shared_64_1 Verilog__main.all_shared_64_1) (= Verilog__main.pcacheA.mem_served_64_1 Verilog__main.mem_served_64_1) (= Verilog__main.pcacheA.invalidate_64_1 Verilog__main.invalidate_64_1) (= Verilog__main.pcacheA.inv_out_64_1 Verilog__main.inv_outA_64_1) (= Verilog__main.pcacheA.snoop_type_64_1 Verilog__main.snoop_typeA_64_1) (= Verilog__main.pcacheA.bus_req_64_1 Verilog__main.bus_reqA_64_1) (= Verilog__main.pcacheA.master_out_64_1 Verilog__main.master_outA_64_1) (= Verilog__main.pcacheA.is_shared_64_1 Verilog__main.is_sharedA_64_1) (= Verilog__main.pcacheA.info_avail_64_1 Verilog__main.info_availA_64_1) (and (= Verilog__main.pcacheB.req_enable_64_1 (ite (and Verilog__main.pcacheB.is_snoop_64_1 Verilog__main.pcacheB.info_avail_64_1) false (ite (and (and (and Verilog__main.pcacheB.is_snoop_64_1 (not Verilog__main.pcacheB.info_avail_64_1)) (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv2 3))) Verilog__main.pcacheB.is_shared_64_1) false (ite (and (not (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv0 3))) Verilog__main.pcacheB.valid_64_1) false (ite Verilog__main.pcacheB.bus_req_64_1 false true))))) (= Verilog__main.pcacheB.proc.nd_count_64_1 ((_ extract 2 0) (concat (_ bv0 32) (concat (_ bv1 32) (concat (_ bv2 32) (concat (_ bv3 32) (concat (_ bv4 32) (concat (_ bv5 32) (concat (_ bv6 32) (_ bv7 32)))))))))) (= Verilog__main.pcacheB.proc.clk_64_1 Verilog__main.pcacheB.clk_64_1) (= Verilog__main.pcacheB.proc.req_enable_64_1 Verilog__main.pcacheB.req_enable_64_1) (= Verilog__main.pcacheB.proc.valid_64_1 Verilog__main.pcacheB.valid_64_1) (= Verilog__main.pcacheB.hit_miss_64_1 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheB.proc_req_64_1 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheB.is_shared_64_1 (ite (= Verilog__main.pcacheB.state_64_1 (_ bv1 2)) true false)) (= Verilog__main.pcacheB.sh_snp_64_1 Verilog__main.pcacheB.shared_snoop_64_1) (= Verilog__main.pcacheB.master_out_64_1 (ite (or Verilog__main.pcacheB.master_in_64_1 (= Verilog__main.pcacheB.next_state_64_1 (_ bv2 2))) false (ite (or (or (or (or (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv2 3)) (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv4 3))) (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv5 3))) (and (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv1 3)) (= Verilog__main.pcacheB.next_state_64_1 (_ bv1 2)))) (and (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv3 3)) (= Verilog__main.pcacheB.next_state_64_1 (_ bv0 2)))) true false))) (= Verilog__main.pcacheB.info_avail_64_1 (ite (or (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv1 3)) (= Verilog__main.pcacheB.next_state_64_1 (_ bv1 2))) true (ite (or (and (= Verilog__main.pcacheB.next_state_64_1 (_ bv0 2)) (not (or (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv0 3)) (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv1 3))))) (and (= Verilog__main.pcacheB.next_state_64_1 (_ bv1 2)) (or (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv4 3)) (= Verilog__main.pcacheB.sh_snp_64_1 (_ bv5 3))))) (= ((_ extract 0 0) (ite Verilog__main.pcacheB.ND_in_64_1 (_ bv1 32) (_ bv0 32))) (_ bv1 1)) false)))) (= Verilog__main.pcacheB.clk_64_1 Verilog__main.clk_64_1) (= Verilog__main.pcacheB.shared_snoop_64_1 Verilog__main.shared_snoop_64_1) (= Verilog__main.pcacheB.is_snoop_64_1 Verilog__main.is_snoop_64_1) (= Verilog__main.pcacheB.master_in_64_1 Verilog__main.master_inB_64_1) (= Verilog__main.pcacheB.ND_in_64_1 Verilog__main.ND_inB_64_1) (= Verilog__main.pcacheB.bus_ack_64_1 Verilog__main.bus_ackB_64_1) (= Verilog__main.pcacheB.all_shared_64_1 Verilog__main.all_shared_64_1) (= Verilog__main.pcacheB.mem_served_64_1 Verilog__main.mem_served_64_1) (= Verilog__main.pcacheB.invalidate_64_1 Verilog__main.invalidate_64_1) (= Verilog__main.pcacheB.inv_out_64_1 Verilog__main.inv_outB_64_1) (= Verilog__main.pcacheB.snoop_type_64_1 Verilog__main.snoop_typeB_64_1) (= Verilog__main.pcacheB.bus_req_64_1 Verilog__main.bus_reqB_64_1) (= Verilog__main.pcacheB.master_out_64_1 Verilog__main.master_outB_64_1) (= Verilog__main.pcacheB.is_shared_64_1 Verilog__main.is_sharedB_64_1) (= Verilog__main.pcacheB.info_avail_64_1 Verilog__main.info_availB_64_1) (= Verilog__main.all_shared_64_1 (and Verilog__main.is_sharedA_64_1 Verilog__main.is_sharedB_64_1)) (= Verilog__main.ND_inA_64_1 (and Verilog__main.ndA_64_1 (not Verilog__main.bus_ackA_64_1))) (= Verilog__main.ND_inB_64_1 (ite Verilog__main.master_outA_64_1 Verilog__main.ND_inA_64_1 (and Verilog__main.ndB_64_1 (not Verilog__main.bus_ackB_64_1)))) (= Verilog__main.master_inA_64_1 false) (= Verilog__main.master_inB_64_1 Verilog__main.master_outA_64_1) (= Verilog__main.ndA_64_1 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.ndB_64_1 (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.mem_served_64_1 (not (or Verilog__main.info_availA_64_1 Verilog__main.info_availB_64_1))) true (= Verilog__main.bus_arbiter.clk_64_1 Verilog__main.clk_64_1) (= Verilog__main.bus_arbiter.bus_reqA_64_1 Verilog__main.bus_reqA_64_1) (= Verilog__main.bus_arbiter.bus_reqB_64_1 Verilog__main.bus_reqB_64_1) (= Verilog__main.bus_arbiter.snoop_typeA_64_1 Verilog__main.snoop_typeA_64_1) (= Verilog__main.bus_arbiter.snoop_typeB_64_1 Verilog__main.snoop_typeB_64_1) (= Verilog__main.bus_arbiter.inv_outA_64_1 Verilog__main.inv_outA_64_1) (= Verilog__main.bus_arbiter.inv_outB_64_1 Verilog__main.inv_outB_64_1) (= Verilog__main.bus_arbiter.bus_ackA_64_1 Verilog__main.bus_ackA_64_1) (= Verilog__main.bus_arbiter.bus_ackB_64_1 Verilog__main.bus_ackB_64_1) (= Verilog__main.bus_arbiter.is_snoop_64_1 Verilog__main.is_snoop_64_1) (= Verilog__main.bus_arbiter.shared_snoop_64_1 Verilog__main.shared_snoop_64_1) (= Verilog__main.bus_arbiter.invalidate_64_1 Verilog__main.invalidate_64_1)) (and (and (and (= Verilog__main.pcacheA.proc.valid_64_0 true) (= Verilog__main.pcacheA.proc.count_64_0 (_ bv5 3))) (= Verilog__main.pcacheA.snoop_type_64_0 (_ bv2 3)) (= Verilog__main.pcacheA.bus_req_64_0 false) (= Verilog__main.pcacheA.inv_out_64_0 false) (= Verilog__main.pcacheA.state_64_0 (_ bv2 2)) (= Verilog__main.pcacheA.update_64_0 false) (= Verilog__main.pcacheA.next_state_64_0 (_ bv0 2)) (= Verilog__main.pcacheA.hit_64_0 false) (= Verilog__main.pcacheA.miss_64_0 true) (= Verilog__main.pcacheA.read_64_0 true) (= Verilog__main.pcacheA.write_64_0 false)) (and (and (= Verilog__main.pcacheB.proc.valid_64_0 true) (= Verilog__main.pcacheB.proc.count_64_0 (_ bv5 3))) (= Verilog__main.pcacheB.snoop_type_64_0 (_ bv2 3)) (= Verilog__main.pcacheB.bus_req_64_0 false) (= Verilog__main.pcacheB.inv_out_64_0 false) (= Verilog__main.pcacheB.state_64_0 (_ bv2 2)) (= Verilog__main.pcacheB.update_64_0 false) (= Verilog__main.pcacheB.next_state_64_0 (_ bv0 2)) (= Verilog__main.pcacheB.hit_64_0 false) (= Verilog__main.pcacheB.miss_64_0 true) (= Verilog__main.pcacheB.read_64_0 true) (= Verilog__main.pcacheB.write_64_0 false)) (and (= Verilog__main.bus_arbiter.bus_ackA_64_0 false) (= Verilog__main.bus_arbiter.bus_ackB_64_0 false) (= Verilog__main.bus_arbiter.is_snoop_64_0 false) (= Verilog__main.bus_arbiter.shared_snoop_64_0 (_ bv0 3)) (= Verilog__main.bus_arbiter.invalidate_64_0 false))) (and (and (and (= Verilog__main.pcacheA.proc.valid_64_1 (ite Verilog__main.pcacheA.proc.req_enable_64_0 (ite (= ((_ zero_extend 29) Verilog__main.pcacheA.proc.count_64_0) (_ bv0 32)) true false) Verilog__main.pcacheA.proc.valid_64_0)) (= Verilog__main.pcacheA.proc.count_64_1 (ite Verilog__main.pcacheA.proc.req_enable_64_0 (ite (= ((_ zero_extend 29) Verilog__main.pcacheA.proc.count_64_0) (_ bv0 32)) Verilog__main.pcacheA.proc.nd_count_64_0 (bvsub ((_ extract 2 0) ((_ zero_extend 29) Verilog__main.pcacheA.proc.count_64_0)) (_ bv1 3))) Verilog__main.pcacheA.proc.count_64_0))) (= Verilog__main.pcacheA.snoop_type_64_1 (ite (and (and (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) Verilog__main.pcacheA.hit_64_0) Verilog__main.pcacheA.write_64_0) (_ bv1 3) (ite (and (and (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) Verilog__main.pcacheA.miss_64_0) (or Verilog__main.pcacheA.read_64_0 Verilog__main.pcacheA.write_64_0)) (_ bv2 3) (ite (and (and (= Verilog__main.pcacheA.state_64_0 (_ bv2 2)) (= (ite Verilog__main.pcacheA.hit_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32))) (or (= (ite Verilog__main.pcacheA.read_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)) (= (ite Verilog__main.pcacheA.write_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)))) (_ bv3 3) (ite (and (and (= Verilog__main.pcacheA.state_64_0 (_ bv2 2)) (= (ite Verilog__main.pcacheA.miss_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32))) (or (= (ite Verilog__main.pcacheA.read_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)) (= (ite Verilog__main.pcacheA.write_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)))) (_ bv4 3) (ite (and (and (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) Verilog__main.pcacheA.miss_64_0) (or Verilog__main.pcacheA.read_64_0 Verilog__main.pcacheA.write_64_0)) (_ bv5 3) (_ bv0 3))))))) (= Verilog__main.pcacheA.bus_req_64_1 (ite Verilog__main.pcacheA.update_64_0 false Verilog__main.pcacheA.bus_req_64_0)) (= Verilog__main.pcacheA.inv_out_64_1 (ite (or (not Verilog__main.pcacheA.valid_64_0) Verilog__main.pcacheA.update_64_0) false (ite (not Verilog__main.pcacheA.bus_req_64_0) Verilog__main.pcacheA.write_64_0 Verilog__main.pcacheA.inv_out_64_0))) (= Verilog__main.pcacheA.state_64_1 Verilog__main.pcacheA.next_state_64_0) (= Verilog__main.pcacheA.update_64_1 (ite (or (not Verilog__main.pcacheA.is_snoop_64_0) Verilog__main.pcacheA.bus_ack_64_0) (ite (not Verilog__main.pcacheA.bus_ack_64_0) false (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv1 3)) true (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv2 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 true false) false) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv3 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 true true) (ite Verilog__main.pcacheA.invalidate_64_0 true false)) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv4 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 true true) false) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv5 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 true true) false) false)))))) (ite (and Verilog__main.pcacheA.is_snoop_64_0 (not Verilog__main.pcacheA.bus_ack_64_0)) (ite Verilog__main.pcacheA.info_avail_64_0 (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv1 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) true false) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv2 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) true true) false) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv3 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) true true) false) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv4 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheA.invalidate_64_0 true false) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) true true) false)) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv5 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheA.invalidate_64_0 true false) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) true true) false)) false))))) (ite (and (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv2 3)) (= Verilog__main.pcacheA.state_64_0 (_ bv1 2))) (ite (not Verilog__main.pcacheA.all_shared_64_0) true false) false)) Verilog__main.pcacheA.update_64_0))) (= Verilog__main.pcacheA.next_state_64_1 (ite (or (not Verilog__main.pcacheA.is_snoop_64_0) Verilog__main.pcacheA.bus_ack_64_0) (ite (not Verilog__main.pcacheA.bus_ack_64_0) Verilog__main.pcacheA.state_64_0 (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv1 3)) (_ bv0 2) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv2 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 (_ bv0 2) Verilog__main.pcacheA.state_64_0) Verilog__main.pcacheA.state_64_0) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv3 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 (_ bv0 2) (_ bv1 2)) (ite Verilog__main.pcacheA.invalidate_64_0 (_ bv0 2) Verilog__main.pcacheA.state_64_0)) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv4 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 (_ bv0 2) (_ bv1 2)) Verilog__main.pcacheA.state_64_0) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv5 3)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (ite Verilog__main.pcacheA.mem_served_64_0 (_ bv0 2) (_ bv1 2)) Verilog__main.pcacheA.state_64_0) Verilog__main.pcacheA.state_64_0)))))) (ite (and Verilog__main.pcacheA.is_snoop_64_0 (not Verilog__main.pcacheA.bus_ack_64_0)) (ite Verilog__main.pcacheA.info_avail_64_0 (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv1 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) (_ bv2 2) Verilog__main.pcacheA.state_64_0) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv2 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheA.state_64_0) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv3 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheA.state_64_0) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv4 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheA.invalidate_64_0 (_ bv2 2) Verilog__main.pcacheA.state_64_0) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheA.state_64_0)) (ite (= Verilog__main.pcacheA.shared_snoop_64_0 (_ bv5 3)) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheA.invalidate_64_0 (_ bv2 2) Verilog__main.pcacheA.state_64_0) (ite (= Verilog__main.pcacheA.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheA.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheA.state_64_0)) Verilog__main.pcacheA.state_64_0))))) (ite (and (= Verilog__main.pcacheA.sh_snp_64_0 (_ bv2 3)) (= Verilog__main.pcacheA.state_64_0 (_ bv1 2))) (ite (not Verilog__main.pcacheA.all_shared_64_0) (_ bv0 2) Verilog__main.pcacheA.state_64_0) Verilog__main.pcacheA.next_state_64_0)) Verilog__main.pcacheA.next_state_64_0))) (= Verilog__main.pcacheA.hit_64_1 (ite (or (not Verilog__main.pcacheA.valid_64_0) Verilog__main.pcacheA.update_64_0) Verilog__main.pcacheA.hit_64_0 (ite (not Verilog__main.pcacheA.bus_req_64_0) Verilog__main.pcacheA.hit_miss_64_0 Verilog__main.pcacheA.hit_64_0))) (= Verilog__main.pcacheA.miss_64_1 (ite (or (not Verilog__main.pcacheA.valid_64_0) Verilog__main.pcacheA.update_64_0) Verilog__main.pcacheA.miss_64_0 (ite (not Verilog__main.pcacheA.bus_req_64_0) (not Verilog__main.pcacheA.hit_miss_64_0) (not Verilog__main.pcacheA.hit_64_0)))) (= Verilog__main.pcacheA.read_64_1 (ite (or (not Verilog__main.pcacheA.valid_64_0) Verilog__main.pcacheA.update_64_0) false (ite (not Verilog__main.pcacheA.bus_req_64_0) Verilog__main.pcacheA.proc_req_64_0 Verilog__main.pcacheA.read_64_0))) (= Verilog__main.pcacheA.write_64_1 (ite (or (not Verilog__main.pcacheA.valid_64_0) Verilog__main.pcacheA.update_64_0) false (ite (not Verilog__main.pcacheA.bus_req_64_0) (not Verilog__main.pcacheA.proc_req_64_0) Verilog__main.pcacheA.write_64_0)))) (and (and (= Verilog__main.pcacheB.proc.valid_64_1 (ite Verilog__main.pcacheB.proc.req_enable_64_0 (ite (= ((_ zero_extend 29) Verilog__main.pcacheB.proc.count_64_0) (_ bv0 32)) true false) Verilog__main.pcacheB.proc.valid_64_0)) (= Verilog__main.pcacheB.proc.count_64_1 (ite Verilog__main.pcacheB.proc.req_enable_64_0 (ite (= ((_ zero_extend 29) Verilog__main.pcacheB.proc.count_64_0) (_ bv0 32)) Verilog__main.pcacheB.proc.nd_count_64_0 (bvsub ((_ extract 2 0) ((_ zero_extend 29) Verilog__main.pcacheB.proc.count_64_0)) (_ bv1 3))) Verilog__main.pcacheB.proc.count_64_0))) (= Verilog__main.pcacheB.snoop_type_64_1 (ite (and (and (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) Verilog__main.pcacheB.hit_64_0) Verilog__main.pcacheB.write_64_0) (_ bv1 3) (ite (and (and (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) Verilog__main.pcacheB.miss_64_0) (or Verilog__main.pcacheB.read_64_0 Verilog__main.pcacheB.write_64_0)) (_ bv2 3) (ite (and (and (= Verilog__main.pcacheB.state_64_0 (_ bv2 2)) (= (ite Verilog__main.pcacheB.hit_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32))) (or (= (ite Verilog__main.pcacheB.read_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)) (= (ite Verilog__main.pcacheB.write_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)))) (_ bv3 3) (ite (and (and (= Verilog__main.pcacheB.state_64_0 (_ bv2 2)) (= (ite Verilog__main.pcacheB.miss_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32))) (or (= (ite Verilog__main.pcacheB.read_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)) (= (ite Verilog__main.pcacheB.write_64_0 (_ bv1 32) (_ bv0 32)) (_ bv1 32)))) (_ bv4 3) (ite (and (and (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) Verilog__main.pcacheB.miss_64_0) (or Verilog__main.pcacheB.read_64_0 Verilog__main.pcacheB.write_64_0)) (_ bv5 3) (_ bv0 3))))))) (= Verilog__main.pcacheB.bus_req_64_1 (ite Verilog__main.pcacheB.update_64_0 false Verilog__main.pcacheB.bus_req_64_0)) (= Verilog__main.pcacheB.inv_out_64_1 (ite (or (not Verilog__main.pcacheB.valid_64_0) Verilog__main.pcacheB.update_64_0) false (ite (not Verilog__main.pcacheB.bus_req_64_0) Verilog__main.pcacheB.write_64_0 Verilog__main.pcacheB.inv_out_64_0))) (= Verilog__main.pcacheB.state_64_1 Verilog__main.pcacheB.next_state_64_0) (= Verilog__main.pcacheB.update_64_1 (ite (or (not Verilog__main.pcacheB.is_snoop_64_0) Verilog__main.pcacheB.bus_ack_64_0) (ite (not Verilog__main.pcacheB.bus_ack_64_0) false (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv1 3)) true (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv2 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 true false) false) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv3 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 true true) (ite Verilog__main.pcacheB.invalidate_64_0 true false)) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv4 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 true true) false) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv5 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 true true) false) false)))))) (ite (and Verilog__main.pcacheB.is_snoop_64_0 (not Verilog__main.pcacheB.bus_ack_64_0)) (ite Verilog__main.pcacheB.info_avail_64_0 (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv1 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) true false) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv2 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) true true) false) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv3 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) true true) false) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv4 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheB.invalidate_64_0 true false) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) true true) false)) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv5 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheB.invalidate_64_0 true false) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) true true) false)) false))))) (ite (and (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv2 3)) (= Verilog__main.pcacheB.state_64_0 (_ bv1 2))) (ite (not Verilog__main.pcacheB.all_shared_64_0) true false) false)) Verilog__main.pcacheB.update_64_0))) (= Verilog__main.pcacheB.next_state_64_1 (ite (or (not Verilog__main.pcacheB.is_snoop_64_0) Verilog__main.pcacheB.bus_ack_64_0) (ite (not Verilog__main.pcacheB.bus_ack_64_0) Verilog__main.pcacheB.state_64_0 (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv1 3)) (_ bv0 2) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv2 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 (_ bv0 2) Verilog__main.pcacheB.state_64_0) Verilog__main.pcacheB.state_64_0) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv3 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 (_ bv0 2) (_ bv1 2)) (ite Verilog__main.pcacheB.invalidate_64_0 (_ bv0 2) Verilog__main.pcacheB.state_64_0)) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv4 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 (_ bv0 2) (_ bv1 2)) Verilog__main.pcacheB.state_64_0) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv5 3)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (ite Verilog__main.pcacheB.mem_served_64_0 (_ bv0 2) (_ bv1 2)) Verilog__main.pcacheB.state_64_0) Verilog__main.pcacheB.state_64_0)))))) (ite (and Verilog__main.pcacheB.is_snoop_64_0 (not Verilog__main.pcacheB.bus_ack_64_0)) (ite Verilog__main.pcacheB.info_avail_64_0 (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv1 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) (_ bv2 2) Verilog__main.pcacheB.state_64_0) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv2 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheB.state_64_0) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv3 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheB.state_64_0) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv4 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheB.invalidate_64_0 (_ bv2 2) Verilog__main.pcacheB.state_64_0) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheB.state_64_0)) (ite (= Verilog__main.pcacheB.shared_snoop_64_0 (_ bv5 3)) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv1 2)) (ite Verilog__main.pcacheB.invalidate_64_0 (_ bv2 2) Verilog__main.pcacheB.state_64_0) (ite (= Verilog__main.pcacheB.state_64_0 (_ bv0 2)) (ite (not Verilog__main.pcacheB.invalidate_64_0) (_ bv1 2) (_ bv2 2)) Verilog__main.pcacheB.state_64_0)) Verilog__main.pcacheB.state_64_0))))) (ite (and (= Verilog__main.pcacheB.sh_snp_64_0 (_ bv2 3)) (= Verilog__main.pcacheB.state_64_0 (_ bv1 2))) (ite (not Verilog__main.pcacheB.all_shared_64_0) (_ bv0 2) Verilog__main.pcacheB.state_64_0) Verilog__main.pcacheB.next_state_64_0)) Verilog__main.pcacheB.next_state_64_0))) (= Verilog__main.pcacheB.hit_64_1 (ite (or (not Verilog__main.pcacheB.valid_64_0) Verilog__main.pcacheB.update_64_0) Verilog__main.pcacheB.hit_64_0 (ite (not Verilog__main.pcacheB.bus_req_64_0) Verilog__main.pcacheB.hit_miss_64_0 Verilog__main.pcacheB.hit_64_0))) (= Verilog__main.pcacheB.miss_64_1 (ite (or (not Verilog__main.pcacheB.valid_64_0) Verilog__main.pcacheB.update_64_0) Verilog__main.pcacheB.miss_64_0 (ite (not Verilog__main.pcacheB.bus_req_64_0) (not Verilog__main.pcacheB.hit_miss_64_0) (not Verilog__main.pcacheB.hit_64_0)))) (= Verilog__main.pcacheB.read_64_1 (ite (or (not Verilog__main.pcacheB.valid_64_0) Verilog__main.pcacheB.update_64_0) false (ite (not Verilog__main.pcacheB.bus_req_64_0) Verilog__main.pcacheB.proc_req_64_0 Verilog__main.pcacheB.read_64_0))) (= Verilog__main.pcacheB.write_64_1 (ite (or (not Verilog__main.pcacheB.valid_64_0) Verilog__main.pcacheB.update_64_0) false (ite (not Verilog__main.pcacheB.bus_req_64_0) (not Verilog__main.pcacheB.proc_req_64_0) Verilog__main.pcacheB.write_64_0)))) (and (= Verilog__main.bus_arbiter.bus_ackA_64_1 (ite Verilog__main.bus_arbiter.bus_reqA_64_0 true (ite Verilog__main.bus_arbiter.bus_reqB_64_0 false false))) (= Verilog__main.bus_arbiter.bus_ackB_64_1 (ite Verilog__main.bus_arbiter.bus_reqA_64_0 false (ite Verilog__main.bus_arbiter.bus_reqB_64_0 true false))) (= Verilog__main.bus_arbiter.is_snoop_64_1 (ite Verilog__main.bus_arbiter.bus_reqA_64_0 true (ite Verilog__main.bus_arbiter.bus_reqB_64_0 true false))) (= Verilog__main.bus_arbiter.shared_snoop_64_1 (ite Verilog__main.bus_arbiter.bus_reqA_64_0 Verilog__main.bus_arbiter.snoop_typeA_64_0 (ite Verilog__main.bus_arbiter.bus_reqB_64_0 Verilog__main.bus_arbiter.snoop_typeB_64_0 (_ bv0 3)))) (= Verilog__main.bus_arbiter.invalidate_64_1 (ite Verilog__main.bus_arbiter.bus_reqA_64_0 Verilog__main.bus_arbiter.inv_outA_64_0 (ite Verilog__main.bus_arbiter.bus_reqB_64_0 Verilog__main.bus_arbiter.inv_outB_64_0 false)))))) (and (and (and (and (= Verilog__main.pcacheA.req_enable_64_0_39_ (ite (and Verilog__main.pcacheA.is_snoop_64_0_39_ Verilog__main.pcacheA.info_avail_64_0_39_) false (ite (and (and (and Verilog__main.pcacheA.is_snoop_64_0_39_ (not Verilog__main.pcacheA.info_avail_64_0_39_)) (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv2 3))) Verilog__main.pcacheA.is_shared_64_0_39_) false (ite (and (not (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv0 3))) Verilog__main.pcacheA.valid_64_0_39_) false (ite Verilog__main.pcacheA.bus_req_64_0_39_ false true))))) (= Verilog__main.pcacheA.proc.nd_count_64_0_39_ ((_ extract 2 0) (concat (_ bv0 32) (concat (_ bv1 32) (concat (_ bv2 32) (concat (_ bv3 32) (concat (_ bv4 32) (concat (_ bv5 32) (concat (_ bv6 32) (_ bv7 32)))))))))) (= Verilog__main.pcacheA.proc.clk_64_0_39_ Verilog__main.pcacheA.clk_64_0_39_) (= Verilog__main.pcacheA.proc.req_enable_64_0_39_ Verilog__main.pcacheA.req_enable_64_0_39_) (= Verilog__main.pcacheA.proc.valid_64_0_39_ Verilog__main.pcacheA.valid_64_0_39_) (= Verilog__main.pcacheA.hit_miss_64_0_39_ (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheA.proc_req_64_0_39_ (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheA.is_shared_64_0_39_ (ite (= Verilog__main.pcacheA.state_64_0_39_ (_ bv1 2)) true false)) (= Verilog__main.pcacheA.sh_snp_64_0_39_ Verilog__main.pcacheA.shared_snoop_64_0_39_) (= Verilog__main.pcacheA.master_out_64_0_39_ (ite (or Verilog__main.pcacheA.master_in_64_0_39_ (= Verilog__main.pcacheA.next_state_64_0_39_ (_ bv2 2))) false (ite (or (or (or (or (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv2 3)) (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv4 3))) (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv5 3))) (and (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv1 3)) (= Verilog__main.pcacheA.next_state_64_0_39_ (_ bv1 2)))) (and (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv3 3)) (= Verilog__main.pcacheA.next_state_64_0_39_ (_ bv0 2)))) true false))) (= Verilog__main.pcacheA.info_avail_64_0_39_ (ite (or (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv1 3)) (= Verilog__main.pcacheA.next_state_64_0_39_ (_ bv1 2))) true (ite (or (and (= Verilog__main.pcacheA.next_state_64_0_39_ (_ bv0 2)) (not (or (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv0 3)) (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv1 3))))) (and (= Verilog__main.pcacheA.next_state_64_0_39_ (_ bv1 2)) (or (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv4 3)) (= Verilog__main.pcacheA.sh_snp_64_0_39_ (_ bv5 3))))) (= ((_ extract 0 0) (ite Verilog__main.pcacheA.ND_in_64_0_39_ (_ bv1 32) (_ bv0 32))) (_ bv1 1)) false)))) (= Verilog__main.pcacheA.clk_64_0_39_ Verilog__main.clk_64_0_39_) (= Verilog__main.pcacheA.shared_snoop_64_0_39_ Verilog__main.shared_snoop_64_0_39_) (= Verilog__main.pcacheA.is_snoop_64_0_39_ Verilog__main.is_snoop_64_0_39_) (= Verilog__main.pcacheA.master_in_64_0_39_ Verilog__main.master_inA_64_0_39_) (= Verilog__main.pcacheA.ND_in_64_0_39_ Verilog__main.ND_inA_64_0_39_) (= Verilog__main.pcacheA.bus_ack_64_0_39_ Verilog__main.bus_ackA_64_0_39_) (= Verilog__main.pcacheA.all_shared_64_0_39_ Verilog__main.all_shared_64_0_39_) (= Verilog__main.pcacheA.mem_served_64_0_39_ Verilog__main.mem_served_64_0_39_) (= Verilog__main.pcacheA.invalidate_64_0_39_ Verilog__main.invalidate_64_0_39_) (= Verilog__main.pcacheA.inv_out_64_0_39_ Verilog__main.inv_outA_64_0_39_) (= Verilog__main.pcacheA.snoop_type_64_0_39_ Verilog__main.snoop_typeA_64_0_39_) (= Verilog__main.pcacheA.bus_req_64_0_39_ Verilog__main.bus_reqA_64_0_39_) (= Verilog__main.pcacheA.master_out_64_0_39_ Verilog__main.master_outA_64_0_39_) (= Verilog__main.pcacheA.is_shared_64_0_39_ Verilog__main.is_sharedA_64_0_39_) (= Verilog__main.pcacheA.info_avail_64_0_39_ Verilog__main.info_availA_64_0_39_) (and (= Verilog__main.pcacheB.req_enable_64_0_39_ (ite (and Verilog__main.pcacheB.is_snoop_64_0_39_ Verilog__main.pcacheB.info_avail_64_0_39_) false (ite (and (and (and Verilog__main.pcacheB.is_snoop_64_0_39_ (not Verilog__main.pcacheB.info_avail_64_0_39_)) (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv2 3))) Verilog__main.pcacheB.is_shared_64_0_39_) false (ite (and (not (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv0 3))) Verilog__main.pcacheB.valid_64_0_39_) false (ite Verilog__main.pcacheB.bus_req_64_0_39_ false true))))) (= Verilog__main.pcacheB.proc.nd_count_64_0_39_ ((_ extract 2 0) (concat (_ bv0 32) (concat (_ bv1 32) (concat (_ bv2 32) (concat (_ bv3 32) (concat (_ bv4 32) (concat (_ bv5 32) (concat (_ bv6 32) (_ bv7 32)))))))))) (= Verilog__main.pcacheB.proc.clk_64_0_39_ Verilog__main.pcacheB.clk_64_0_39_) (= Verilog__main.pcacheB.proc.req_enable_64_0_39_ Verilog__main.pcacheB.req_enable_64_0_39_) (= Verilog__main.pcacheB.proc.valid_64_0_39_ Verilog__main.pcacheB.valid_64_0_39_) (= Verilog__main.pcacheB.hit_miss_64_0_39_ (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheB.proc_req_64_0_39_ (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.pcacheB.is_shared_64_0_39_ (ite (= Verilog__main.pcacheB.state_64_0_39_ (_ bv1 2)) true false)) (= Verilog__main.pcacheB.sh_snp_64_0_39_ Verilog__main.pcacheB.shared_snoop_64_0_39_) (= Verilog__main.pcacheB.master_out_64_0_39_ (ite (or Verilog__main.pcacheB.master_in_64_0_39_ (= Verilog__main.pcacheB.next_state_64_0_39_ (_ bv2 2))) false (ite (or (or (or (or (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv2 3)) (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv4 3))) (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv5 3))) (and (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv1 3)) (= Verilog__main.pcacheB.next_state_64_0_39_ (_ bv1 2)))) (and (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv3 3)) (= Verilog__main.pcacheB.next_state_64_0_39_ (_ bv0 2)))) true false))) (= Verilog__main.pcacheB.info_avail_64_0_39_ (ite (or (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv1 3)) (= Verilog__main.pcacheB.next_state_64_0_39_ (_ bv1 2))) true (ite (or (and (= Verilog__main.pcacheB.next_state_64_0_39_ (_ bv0 2)) (not (or (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv0 3)) (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv1 3))))) (and (= Verilog__main.pcacheB.next_state_64_0_39_ (_ bv1 2)) (or (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv4 3)) (= Verilog__main.pcacheB.sh_snp_64_0_39_ (_ bv5 3))))) (= ((_ extract 0 0) (ite Verilog__main.pcacheB.ND_in_64_0_39_ (_ bv1 32) (_ bv0 32))) (_ bv1 1)) false)))) (= Verilog__main.pcacheB.clk_64_0_39_ Verilog__main.clk_64_0_39_) (= Verilog__main.pcacheB.shared_snoop_64_0_39_ Verilog__main.shared_snoop_64_0_39_) (= Verilog__main.pcacheB.is_snoop_64_0_39_ Verilog__main.is_snoop_64_0_39_) (= Verilog__main.pcacheB.master_in_64_0_39_ Verilog__main.master_inB_64_0_39_) (= Verilog__main.pcacheB.ND_in_64_0_39_ Verilog__main.ND_inB_64_0_39_) (= Verilog__main.pcacheB.bus_ack_64_0_39_ Verilog__main.bus_ackB_64_0_39_) (= Verilog__main.pcacheB.all_shared_64_0_39_ Verilog__main.all_shared_64_0_39_) (= Verilog__main.pcacheB.mem_served_64_0_39_ Verilog__main.mem_served_64_0_39_) (= Verilog__main.pcacheB.invalidate_64_0_39_ Verilog__main.invalidate_64_0_39_) (= Verilog__main.pcacheB.inv_out_64_0_39_ Verilog__main.inv_outB_64_0_39_) (= Verilog__main.pcacheB.snoop_type_64_0_39_ Verilog__main.snoop_typeB_64_0_39_) (= Verilog__main.pcacheB.bus_req_64_0_39_ Verilog__main.bus_reqB_64_0_39_) (= Verilog__main.pcacheB.master_out_64_0_39_ Verilog__main.master_outB_64_0_39_) (= Verilog__main.pcacheB.is_shared_64_0_39_ Verilog__main.is_sharedB_64_0_39_) (= Verilog__main.pcacheB.info_avail_64_0_39_ Verilog__main.info_availB_64_0_39_) (= Verilog__main.all_shared_64_0_39_ (and Verilog__main.is_sharedA_64_0_39_ Verilog__main.is_sharedB_64_0_39_)) (= Verilog__main.ND_inA_64_0_39_ (and Verilog__main.ndA_64_0_39_ (not Verilog__main.bus_ackA_64_0_39_))) (= Verilog__main.ND_inB_64_0_39_ (ite Verilog__main.master_outA_64_0_39_ Verilog__main.ND_inA_64_0_39_ (and Verilog__main.ndB_64_0_39_ (not Verilog__main.bus_ackB_64_0_39_)))) (= Verilog__main.master_inA_64_0_39_ false) (= Verilog__main.master_inB_64_0_39_ Verilog__main.master_outA_64_0_39_) (= Verilog__main.ndA_64_0_39_ (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.ndB_64_0_39_ (= ((_ extract 0 0) (concat (_ bv0 32) (_ bv1 32))) (_ bv1 1))) (= Verilog__main.mem_served_64_0_39_ (not (or Verilog__main.info_availA_64_0_39_ Verilog__main.info_availB_64_0_39_))) true (= Verilog__main.bus_arbiter.clk_64_0_39_ Verilog__main.clk_64_0_39_) (= Verilog__main.bus_arbiter.bus_reqA_64_0_39_ Verilog__main.bus_reqA_64_0_39_) (= Verilog__main.bus_arbiter.bus_reqB_64_0_39_ Verilog__main.bus_reqB_64_0_39_) (= Verilog__main.bus_arbiter.snoop_typeA_64_0_39_ Verilog__main.snoop_typeA_64_0_39_) (= Verilog__main.bus_arbiter.snoop_typeB_64_0_39_ Verilog__main.snoop_typeB_64_0_39_) (= Verilog__main.bus_arbiter.inv_outA_64_0_39_ Verilog__main.inv_outA_64_0_39_) (= Verilog__main.bus_arbiter.inv_outB_64_0_39_ Verilog__main.inv_outB_64_0_39_) (= Verilog__main.bus_arbiter.bus_ackA_64_0_39_ Verilog__main.bus_ackA_64_0_39_) (= Verilog__main.bus_arbiter.bus_ackB_64_0_39_ Verilog__main.bus_ackB_64_0_39_) (= Verilog__main.bus_arbiter.is_snoop_64_0_39_ Verilog__main.is_snoop_64_0_39_) (= Verilog__main.bus_arbiter.shared_snoop_64_0_39_ Verilog__main.shared_snoop_64_0_39_) (= Verilog__main.bus_arbiter.invalidate_64_0_39_ Verilog__main.invalidate_64_0_39_)) (and (and (and (= Verilog__main.pcacheA.proc.valid_64_0_39_ true) (= Verilog__main.pcacheA.proc.count_64_0_39_ (_ bv5 3))) (= Verilog__main.pcacheA.snoop_type_64_0_39_ (_ bv2 3)) (= Verilog__main.pcacheA.bus_req_64_0_39_ false) (= Verilog__main.pcacheA.inv_out_64_0_39_ false) (= Verilog__main.pcacheA.state_64_0_39_ (_ bv2 2)) (= Verilog__main.pcacheA.update_64_0_39_ false) (= Verilog__main.pcacheA.next_state_64_0_39_ (_ bv0 2)) (= Verilog__main.pcacheA.hit_64_0_39_ false) (= Verilog__main.pcacheA.miss_64_0_39_ true) (= Verilog__main.pcacheA.read_64_0_39_ true) (= Verilog__main.pcacheA.write_64_0_39_ false)) (and (and (= Verilog__main.pcacheB.proc.valid_64_0_39_ true) (= Verilog__main.pcacheB.proc.count_64_0_39_ (_ bv5 3))) (= Verilog__main.pcacheB.snoop_type_64_0_39_ (_ bv2 3)) (= Verilog__main.pcacheB.bus_req_64_0_39_ false) (= Verilog__main.pcacheB.inv_out_64_0_39_ false) (= Verilog__main.pcacheB.state_64_0_39_ (_ bv2 2)) (= Verilog__main.pcacheB.update_64_0_39_ false) (= Verilog__main.pcacheB.next_state_64_0_39_ (_ bv0 2)) (= Verilog__main.pcacheB.hit_64_0_39_ false) (= Verilog__main.pcacheB.miss_64_0_39_ true) (= Verilog__main.pcacheB.read_64_0_39_ true) (= Verilog__main.pcacheB.write_64_0_39_ false)) (and (= Verilog__main.bus_arbiter.bus_ackA_64_0_39_ false) (= Verilog__main.bus_arbiter.bus_ackB_64_0_39_ false) (= Verilog__main.bus_arbiter.is_snoop_64_0_39_ false) (= Verilog__main.bus_arbiter.shared_snoop_64_0_39_ (_ bv0 3)) (= Verilog__main.bus_arbiter.invalidate_64_0_39_ false)))) (and (= Verilog__main.pcacheA.req_enable_64_1 Verilog__main.pcacheA.req_enable_64_0_39_) (= Verilog__main.pcacheA.is_snoop_64_1 Verilog__main.pcacheA.is_snoop_64_0_39_) (= Verilog__main.pcacheA.info_avail_64_1 Verilog__main.pcacheA.info_avail_64_0_39_) (= Verilog__main.pcacheA.sh_snp_64_1 Verilog__main.pcacheA.sh_snp_64_0_39_) (= Verilog__main.pcacheA.is_shared_64_1 Verilog__main.pcacheA.is_shared_64_0_39_) (= Verilog__main.pcacheA.valid_64_1 Verilog__main.pcacheA.valid_64_0_39_) (= Verilog__main.pcacheA.bus_req_64_1 Verilog__main.pcacheA.bus_req_64_0_39_) (= Verilog__main.pcacheA.proc.nd_count_64_1 Verilog__main.pcacheA.proc.nd_count_64_0_39_) (= Verilog__main.pcacheA.proc.clk_64_1 Verilog__main.pcacheA.proc.clk_64_0_39_) (= Verilog__main.pcacheA.clk_64_1 Verilog__main.pcacheA.clk_64_0_39_) (= Verilog__main.pcacheA.proc.req_enable_64_1 Verilog__main.pcacheA.proc.req_enable_64_0_39_) (= Verilog__main.pcacheA.proc.valid_64_1 Verilog__main.pcacheA.proc.valid_64_0_39_) (= Verilog__main.pcacheA.hit_miss_64_1 Verilog__main.pcacheA.hit_miss_64_0_39_) (= Verilog__main.pcacheA.proc_req_64_1 Verilog__main.pcacheA.proc_req_64_0_39_) (= Verilog__main.pcacheA.state_64_1 Verilog__main.pcacheA.state_64_0_39_) (= Verilog__main.pcacheA.shared_snoop_64_1 Verilog__main.pcacheA.shared_snoop_64_0_39_) (= Verilog__main.pcacheA.master_out_64_1 Verilog__main.pcacheA.master_out_64_0_39_) (= Verilog__main.pcacheA.master_in_64_1 Verilog__main.pcacheA.master_in_64_0_39_) (= Verilog__main.pcacheA.next_state_64_1 Verilog__main.pcacheA.next_state_64_0_39_) (= Verilog__main.pcacheA.ND_in_64_1 Verilog__main.pcacheA.ND_in_64_0_39_) (= Verilog__main.clk_64_1 Verilog__main.clk_64_0_39_) (= Verilog__main.shared_snoop_64_1 Verilog__main.shared_snoop_64_0_39_) (= Verilog__main.is_snoop_64_1 Verilog__main.is_snoop_64_0_39_) (= Verilog__main.master_inA_64_1 Verilog__main.master_inA_64_0_39_) (= Verilog__main.ND_inA_64_1 Verilog__main.ND_inA_64_0_39_) (= Verilog__main.pcacheA.bus_ack_64_1 Verilog__main.pcacheA.bus_ack_64_0_39_) (= Verilog__main.bus_ackA_64_1 Verilog__main.bus_ackA_64_0_39_) (= Verilog__main.pcacheA.all_shared_64_1 Verilog__main.pcacheA.all_shared_64_0_39_) (= Verilog__main.all_shared_64_1 Verilog__main.all_shared_64_0_39_) (= Verilog__main.pcacheA.mem_served_64_1 Verilog__main.pcacheA.mem_served_64_0_39_) (= Verilog__main.mem_served_64_1 Verilog__main.mem_served_64_0_39_) (= Verilog__main.pcacheA.invalidate_64_1 Verilog__main.pcacheA.invalidate_64_0_39_) (= Verilog__main.invalidate_64_1 Verilog__main.invalidate_64_0_39_) (= Verilog__main.pcacheA.inv_out_64_1 Verilog__main.pcacheA.inv_out_64_0_39_) (= Verilog__main.inv_outA_64_1 Verilog__main.inv_outA_64_0_39_) (= Verilog__main.pcacheA.snoop_type_64_1 Verilog__main.pcacheA.snoop_type_64_0_39_) (= Verilog__main.snoop_typeA_64_1 Verilog__main.snoop_typeA_64_0_39_) (= Verilog__main.bus_reqA_64_1 Verilog__main.bus_reqA_64_0_39_) (= Verilog__main.master_outA_64_1 Verilog__main.master_outA_64_0_39_) (= Verilog__main.is_sharedA_64_1 Verilog__main.is_sharedA_64_0_39_) (= Verilog__main.info_availA_64_1 Verilog__main.info_availA_64_0_39_) (= Verilog__main.pcacheB.req_enable_64_1 Verilog__main.pcacheB.req_enable_64_0_39_) (= Verilog__main.pcacheB.is_snoop_64_1 Verilog__main.pcacheB.is_snoop_64_0_39_) (= Verilog__main.pcacheB.info_avail_64_1 Verilog__main.pcacheB.info_avail_64_0_39_) (= Verilog__main.pcacheB.sh_snp_64_1 Verilog__main.pcacheB.sh_snp_64_0_39_) (= Verilog__main.pcacheB.is_shared_64_1 Verilog__main.pcacheB.is_shared_64_0_39_) (= Verilog__main.pcacheB.valid_64_1 Verilog__main.pcacheB.valid_64_0_39_) (= Verilog__main.pcacheB.bus_req_64_1 Verilog__main.pcacheB.bus_req_64_0_39_) (= Verilog__main.pcacheB.proc.nd_count_64_1 Verilog__main.pcacheB.proc.nd_count_64_0_39_) (= Verilog__main.pcacheB.proc.clk_64_1 Verilog__main.pcacheB.proc.clk_64_0_39_) (= Verilog__main.pcacheB.clk_64_1 Verilog__main.pcacheB.clk_64_0_39_) (= Verilog__main.pcacheB.proc.req_enable_64_1 Verilog__main.pcacheB.proc.req_enable_64_0_39_) (= Verilog__main.pcacheB.proc.valid_64_1 Verilog__main.pcacheB.proc.valid_64_0_39_) (= Verilog__main.pcacheB.hit_miss_64_1 Verilog__main.pcacheB.hit_miss_64_0_39_) (= Verilog__main.pcacheB.proc_req_64_1 Verilog__main.pcacheB.proc_req_64_0_39_) (= Verilog__main.pcacheB.state_64_1 Verilog__main.pcacheB.state_64_0_39_) (= Verilog__main.pcacheB.shared_snoop_64_1 Verilog__main.pcacheB.shared_snoop_64_0_39_) (= Verilog__main.pcacheB.master_out_64_1 Verilog__main.pcacheB.master_out_64_0_39_) (= Verilog__main.pcacheB.master_in_64_1 Verilog__main.pcacheB.master_in_64_0_39_) (= Verilog__main.pcacheB.next_state_64_1 Verilog__main.pcacheB.next_state_64_0_39_) (= Verilog__main.pcacheB.ND_in_64_1 Verilog__main.pcacheB.ND_in_64_0_39_) (= Verilog__main.master_inB_64_1 Verilog__main.master_inB_64_0_39_) (= Verilog__main.ND_inB_64_1 Verilog__main.ND_inB_64_0_39_) (= Verilog__main.pcacheB.bus_ack_64_1 Verilog__main.pcacheB.bus_ack_64_0_39_) (= Verilog__main.bus_ackB_64_1 Verilog__main.bus_ackB_64_0_39_) (= Verilog__main.pcacheB.all_shared_64_1 Verilog__main.pcacheB.all_shared_64_0_39_) (= Verilog__main.pcacheB.mem_served_64_1 Verilog__main.pcacheB.mem_served_64_0_39_) (= Verilog__main.pcacheB.invalidate_64_1 Verilog__main.pcacheB.invalidate_64_0_39_) (= Verilog__main.pcacheB.inv_out_64_1 Verilog__main.pcacheB.inv_out_64_0_39_) (= Verilog__main.inv_outB_64_1 Verilog__main.inv_outB_64_0_39_) (= Verilog__main.pcacheB.snoop_type_64_1 Verilog__main.pcacheB.snoop_type_64_0_39_) (= Verilog__main.snoop_typeB_64_1 Verilog__main.snoop_typeB_64_0_39_) (= Verilog__main.bus_reqB_64_1 Verilog__main.bus_reqB_64_0_39_) (= Verilog__main.master_outB_64_1 Verilog__main.master_outB_64_0_39_) (= Verilog__main.is_sharedB_64_1 Verilog__main.is_sharedB_64_0_39_) (= Verilog__main.info_availB_64_1 Verilog__main.info_availB_64_0_39_) (= Verilog__main.ndA_64_1 Verilog__main.ndA_64_0_39_) (= Verilog__main.ndB_64_1 Verilog__main.ndB_64_0_39_) (= Verilog__main.bus_arbiter.clk_64_1 Verilog__main.bus_arbiter.clk_64_0_39_) (= Verilog__main.bus_arbiter.bus_reqA_64_1 Verilog__main.bus_arbiter.bus_reqA_64_0_39_) (= Verilog__main.bus_arbiter.bus_reqB_64_1 Verilog__main.bus_arbiter.bus_reqB_64_0_39_) (= Verilog__main.bus_arbiter.snoop_typeA_64_1 Verilog__main.bus_arbiter.snoop_typeA_64_0_39_) (= Verilog__main.bus_arbiter.snoop_typeB_64_1 Verilog__main.bus_arbiter.snoop_typeB_64_0_39_) (= Verilog__main.bus_arbiter.inv_outA_64_1 Verilog__main.bus_arbiter.inv_outA_64_0_39_) (= Verilog__main.bus_arbiter.inv_outB_64_1 Verilog__main.bus_arbiter.inv_outB_64_0_39_) (= Verilog__main.bus_arbiter.bus_ackA_64_1 Verilog__main.bus_arbiter.bus_ackA_64_0_39_) (= Verilog__main.bus_arbiter.bus_ackB_64_1 Verilog__main.bus_arbiter.bus_ackB_64_0_39_) (= Verilog__main.bus_arbiter.is_snoop_64_1 Verilog__main.bus_arbiter.is_snoop_64_0_39_) (= Verilog__main.bus_arbiter.shared_snoop_64_1 Verilog__main.bus_arbiter.shared_snoop_64_0_39_) (= Verilog__main.bus_arbiter.invalidate_64_1 Verilog__main.bus_arbiter.invalidate_64_0_39_) (= Verilog__main.pcacheA.proc.count_64_1 Verilog__main.pcacheA.proc.count_64_0_39_) (= Verilog__main.pcacheA.update_64_1 Verilog__main.pcacheA.update_64_0_39_) (= Verilog__main.pcacheA.hit_64_1 Verilog__main.pcacheA.hit_64_0_39_) (= Verilog__main.pcacheA.miss_64_1 Verilog__main.pcacheA.miss_64_0_39_) (= Verilog__main.pcacheA.read_64_1 Verilog__main.pcacheA.read_64_0_39_) (= Verilog__main.pcacheA.write_64_1 Verilog__main.pcacheA.write_64_0_39_) (= Verilog__main.pcacheB.proc.count_64_1 Verilog__main.pcacheB.proc.count_64_0_39_) (= Verilog__main.pcacheB.update_64_1 Verilog__main.pcacheB.update_64_0_39_) (= Verilog__main.pcacheB.hit_64_1 Verilog__main.pcacheB.hit_64_0_39_) (= Verilog__main.pcacheB.miss_64_1 Verilog__main.pcacheB.miss_64_0_39_) (= Verilog__main.pcacheB.read_64_1 Verilog__main.pcacheB.read_64_0_39_) (= Verilog__main.pcacheB.write_64_1 Verilog__main.pcacheB.write_64_0_39_)))) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ))
(check-sat)
(exit)
