{
    "conceptId": "xor-and-derived-gates",
    "visuals": [
        {
            "id": "v1",
            "type": "d3-block-diagram",
            "title": "XOR Gate",
            "description": "Output is 1 when inputs are DIFFERENT",
            "blocks": [
                {
                    "id": "a",
                    "label": "A",
                    "x": 30,
                    "y": 30,
                    "width": 50,
                    "type": "input"
                },
                {
                    "id": "b",
                    "label": "B",
                    "x": 30,
                    "y": 80,
                    "width": 50,
                    "type": "input"
                },
                {
                    "id": "xor",
                    "label": "XOR",
                    "x": 120,
                    "y": 50,
                    "width": 60,
                    "type": "process"
                },
                {
                    "id": "out",
                    "label": "AâŠ•B",
                    "x": 220,
                    "y": 55,
                    "width": 60,
                    "type": "output"
                }
            ],
            "connections": [
                {
                    "from": "a",
                    "to": "xor"
                },
                {
                    "from": "b",
                    "to": "xor"
                },
                {
                    "from": "xor",
                    "to": "out"
                }
            ],
            "placement": "intuition"
        },
        {
            "id": "v2",
            "type": "d3-block-diagram",
            "title": "NAND Gate = AND + NOT",
            "description": "NAND is AND followed by an inverter",
            "blocks": [
                {
                    "id": "a",
                    "label": "A",
                    "x": 20,
                    "y": 30,
                    "width": 40,
                    "type": "input"
                },
                {
                    "id": "b",
                    "label": "B",
                    "x": 20,
                    "y": 80,
                    "width": 40,
                    "type": "input"
                },
                {
                    "id": "and",
                    "label": "AND",
                    "x": 100,
                    "y": 50,
                    "width": 60,
                    "type": "process"
                },
                {
                    "id": "not",
                    "label": "NOT",
                    "x": 190,
                    "y": 50,
                    "width": 50,
                    "type": "process"
                },
                {
                    "id": "out",
                    "label": "(AB)'",
                    "x": 270,
                    "y": 55,
                    "width": 55,
                    "type": "output"
                }
            ],
            "connections": [
                {
                    "from": "a",
                    "to": "and"
                },
                {
                    "from": "b",
                    "to": "and"
                },
                {
                    "from": "and",
                    "to": "not"
                },
                {
                    "from": "not",
                    "to": "out"
                }
            ],
            "placement": "intuition"
        },
        {
            "id": "v3",
            "type": "d3-block-diagram",
            "title": "NOR Gate = OR + NOT",
            "description": "NOR is OR followed by an inverter",
            "blocks": [
                {
                    "id": "a",
                    "label": "A",
                    "x": 20,
                    "y": 30,
                    "width": 40,
                    "type": "input"
                },
                {
                    "id": "b",
                    "label": "B",
                    "x": 20,
                    "y": 80,
                    "width": 40,
                    "type": "input"
                },
                {
                    "id": "or",
                    "label": "OR",
                    "x": 100,
                    "y": 50,
                    "width": 60,
                    "type": "process"
                },
                {
                    "id": "not",
                    "label": "NOT",
                    "x": 190,
                    "y": 50,
                    "width": 50,
                    "type": "process"
                },
                {
                    "id": "out",
                    "label": "(A+B)'",
                    "x": 270,
                    "y": 55,
                    "width": 60,
                    "type": "output"
                }
            ],
            "connections": [
                {
                    "from": "a",
                    "to": "or"
                },
                {
                    "from": "b",
                    "to": "or"
                },
                {
                    "from": "or",
                    "to": "not"
                },
                {
                    "from": "not",
                    "to": "out"
                }
            ],
            "placement": "intuition"
        },
        {
            "id": "v4",
            "type": "d3-block-diagram",
            "title": "NOT from NAND (Universal Gate)",
            "description": "NAND with tied inputs creates inverter",
            "blocks": [
                {
                    "id": "in",
                    "label": "A",
                    "x": 30,
                    "y": 55,
                    "width": 50,
                    "type": "input"
                },
                {
                    "id": "nand",
                    "label": "NAND",
                    "x": 130,
                    "y": 50,
                    "width": 70,
                    "type": "process"
                },
                {
                    "id": "out",
                    "label": "A'",
                    "x": 240,
                    "y": 55,
                    "width": 50,
                    "type": "output"
                }
            ],
            "connections": [
                {
                    "from": "in",
                    "to": "nand"
                },
                {
                    "from": "nand",
                    "to": "out"
                }
            ],
            "placement": "engineering"
        },
        {
            "id": "v5",
            "type": "d3-block-diagram",
            "title": "AND from NAND Gates",
            "description": "Two NAND gates: first for NAND, second inverts back to AND",
            "blocks": [
                {
                    "id": "a",
                    "label": "A",
                    "x": 20,
                    "y": 25,
                    "width": 40,
                    "type": "input"
                },
                {
                    "id": "b",
                    "label": "B",
                    "x": 20,
                    "y": 75,
                    "width": 40,
                    "type": "input"
                },
                {
                    "id": "nand1",
                    "label": "NAND",
                    "x": 100,
                    "y": 45,
                    "width": 65,
                    "type": "process"
                },
                {
                    "id": "nand2",
                    "label": "NAND",
                    "x": 200,
                    "y": 45,
                    "width": 65,
                    "type": "process"
                },
                {
                    "id": "out",
                    "label": "AB",
                    "x": 295,
                    "y": 50,
                    "width": 45,
                    "type": "output"
                }
            ],
            "connections": [
                {
                    "from": "a",
                    "to": "nand1"
                },
                {
                    "from": "b",
                    "to": "nand1"
                },
                {
                    "from": "nand1",
                    "to": "nand2"
                },
                {
                    "from": "nand2",
                    "to": "out"
                }
            ],
            "placement": "engineering"
        },
        {
            "id": "v6",
            "type": "d3-block-diagram",
            "title": "De Morgan: (AB)' = A' + B'",
            "description": "Breaking the bar changes AND to OR",
            "blocks": [
                {
                    "id": "ab",
                    "label": "(AB)'",
                    "x": 30,
                    "y": 55,
                    "width": 65,
                    "type": "input"
                },
                {
                    "id": "eq",
                    "label": "=",
                    "x": 120,
                    "y": 55,
                    "width": 30,
                    "type": "process"
                },
                {
                    "id": "result",
                    "label": "A' + B'",
                    "x": 180,
                    "y": 55,
                    "width": 80,
                    "type": "output"
                }
            ],
            "connections": [
                {
                    "from": "ab",
                    "to": "eq"
                },
                {
                    "from": "eq",
                    "to": "result"
                }
            ],
            "placement": "mathematics"
        }
    ]
}