// Seed: 1452856471
module module_0 (
    input wand id_0,
    output tri id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    output wor id_7,
    output wire id_8
);
  reg  id_10;
  wire id_11;
  reg  id_12;
  initial
    #(id_0 - 1) begin : LABEL_0
      id_12 <= id_10;
    end
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output wand id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    output tri1 id_6,
    output wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wire id_13,
    input tri id_14,
    output supply0 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_3,
      id_5,
      id_1,
      id_5,
      id_0,
      id_12,
      id_2
  );
endmodule
