$date
	Sat Oct 22 20:10:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#316867
b10100 !
1"
#316870
b10100 &
b10100 %
1$
#316871
0"
#316874
b1010 &
b1010 %
#316878
b101 &
b101 %
#316882
b10000 &
b10000 %
#316886
b1000 &
b1000 %
#316890
b100 &
b100 %
#316894
b10 &
b10 %
#316898
b1 &
b1 %
1#
#316902
b0 &
0#
b0 %
0$
#1322937
b100 !
1"
#1322938
b100 &
b100 %
1$
#1322939
0"
#1322942
b10 &
b10 %
#1322946
b1 &
b1 %
1#
#1322950
b0 &
0#
b0 %
0$
#2303505
b10 !
1"
#2303506
b10 &
b10 %
1$
#2303507
0"
#2303510
b1 &
1#
b1 %
#2303514
b0 &
b0 %
0#
0$
#4500012
