# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd" \
"../../../../DISPLAY.srcs/sources_1/imports/dados.srcs/sim_1/new/tb_generaciondados.vhd" \

# Do not sort compile order
nosort
