// Seed: 1741307870
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  if (1) begin
    wire id_13;
  end else wire id_14;
endmodule
module module_1 (
    input wor id_0
);
  tri1 id_2;
  tri id_3, id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2, id_3, id_3, id_2, id_2
  );
  assign id_3 = 1;
  wand id_5 = 1;
  id_6(
      .id_0(1 - 1), .id_1(1'b0 << 1 | id_2 | 1), .id_2(id_3), .id_3(id_5)
  );
  assign id_3 = 1;
endmodule
