

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 17:19:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.342 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7196|     7196|  71.960 us|  71.960 us|  7197|  7197|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopManDist  |     7179|     7179|        26|         14|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|  35933|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   2|   1466|    597|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    236|    -|
|Register         |        -|   -|  49383|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   2|  50849|  36766|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       40|  40|  16000|   8000|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   5|    317|    459|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U3  |fsqrt_32ns_32ns_32_16_no_dsp_1  |        0|   0|    0|    0|    0|
    |mul_9s_9s_18_1_1_U6                |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U7                |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |sitofp_32s_32_6_no_dsp_1_U2        |sitofp_32s_32_6_no_dsp_1        |        0|   0|    0|    0|    0|
    |sub_8192ns_8192ns_8192_2_1_U4      |sub_8192ns_8192ns_8192_2_1      |        0|   0|  580|  132|    0|
    |sub_8192ns_8192ns_8192_2_1_U5      |sub_8192ns_8192ns_8192_2_1      |        0|   0|  580|  132|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2| 1466|  597|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln14_fu_196_p2     |         +|   0|  0|    18|          11|           2|
    |add_ln18_1_fu_233_p2   |         +|   0|  0|    21|          14|           1|
    |add_ln18_fu_174_p2     |         +|   0|  0|    21|          14|           1|
    |sub_ln18_1_fu_314_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln18_3_fu_363_p2   |         -|   0|  0|    16|           9|           9|
    |and_ln18_1_fu_296_p2   |       and|   0|  0|  3584|        8192|        8192|
    |and_ln18_2_fu_329_p2   |       and|   0|  0|  3584|        8192|        8192|
    |and_ln18_3_fu_346_p2   |       and|   0|  0|  3584|        8192|        8192|
    |and_ln18_fu_278_p2     |       and|   0|  0|  3584|        8192|        8192|
    |lshr_ln18_1_fu_300_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln18_2_fu_333_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln18_3_fu_350_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln18_fu_282_p2    |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln18_1_fu_215_p2    |        or|   0|  0|    13|          13|           4|
    |or_ln18_2_fu_220_p2    |        or|   0|  0|    13|          13|           4|
    |or_ln18_fu_160_p2      |        or|   0|  0|    13|          13|           3|
    |select_ln18_fu_257_p3  |    select|   0|  0|  4096|           1|           1|
    |shl_ln18_1_fu_190_p2   |       shl|   0|  0|  2171|           1|        8185|
    |shl_ln18_2_fu_243_p2   |       shl|   0|  0|  2171|           1|        8192|
    |shl_ln18_3_fu_265_p2   |       shl|   0|  0|  2171|           1|        8192|
    |shl_ln18_fu_184_p2     |       shl|   0|  0|  2171|           1|        8192|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0| 35933|       65638|       98333|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  148|         32|    1|         32|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_sig_allocacmp_result_load  |    9|          2|   32|         64|
    |grp_fu_103_p0                 |   13|          3|   32|         96|
    |grp_fu_99_p0                  |   13|          3|   32|         96|
    |grp_fu_99_p1                  |   13|          3|   32|         96|
    |grp_load_fu_111_p1            |   13|          3|   32|         96|
    |i_fu_76                       |    9|          2|   11|         22|
    |result_fu_72                  |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  236|         52|  205|        568|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |ap_CS_fsm                |    31|   0|    31|          0|
    |ap_enable_reg_pp0_iter0  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |conv11_1_reg_511         |    32|   0|    32|          0|
    |conv_reg_506             |    32|   0|    32|          0|
    |i_fu_76                  |    11|   0|    11|          0|
    |mul_ln18_1_reg_496       |    18|   0|    18|          0|
    |mul_ln18_reg_481         |    18|   0|    18|          0|
    |reg_122                  |    32|   0|    32|          0|
    |result_fu_72             |    32|   0|    32|          0|
    |select_ln18_reg_454      |  8192|   0|  8192|          0|
    |shl_ln18_1_reg_438       |  8185|   0|  8185|          0|
    |shl_ln18_3_reg_459       |  8184|   0|  8192|          8|
    |shl_ln18_reg_433         |  8192|   0|  8192|          0|
    |shl_ln_reg_426           |    10|   0|    13|          3|
    |sub_ln18_1_reg_470       |     9|   0|     9|          0|
    |sub_ln18_2_reg_475       |  8192|   0|  8192|          0|
    |sub_ln18_3_reg_486       |     9|   0|     9|          0|
    |sub_ln18_reg_464         |  8192|   0|  8192|          0|
    |tmp_1_reg_422            |     1|   0|     1|          0|
    |zext_ln18_4_reg_448      |     9|   0|  8192|       8183|
    +-------------------------+------+----+------+-----------+
    |Total                    | 49383|   0| 57577|       8194|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+------+------------+--------------+--------------+
| RTL Ports| Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------+-----+------+------------+--------------+--------------+
|ap_clk    |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst    |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_start  |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_done   |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_idle   |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_ready  |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|A         |   in|  8192|     ap_none|             A|       pointer|
|B         |   in|  8192|     ap_none|             B|       pointer|
|C         |  out|    32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|     1|      ap_vld|             C|       pointer|
+----------+-----+------+------------+--------------+--------------+

