// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_perform_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_V_address0,
        input_0_V_ce0,
        input_0_V_q0,
        input_0_V_address1,
        input_0_V_ce1,
        input_0_V_q1,
        input_1_V_address0,
        input_1_V_ce0,
        input_1_V_q0,
        input_1_V_address1,
        input_1_V_ce1,
        input_1_V_q1,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        output_V_q0
);

parameter    ap_ST_st1_fsm_0 = 13'b1;
parameter    ap_ST_st2_fsm_1 = 13'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 13'b100;
parameter    ap_ST_pp0_stg1_fsm_3 = 13'b1000;
parameter    ap_ST_pp0_stg2_fsm_4 = 13'b10000;
parameter    ap_ST_pp0_stg3_fsm_5 = 13'b100000;
parameter    ap_ST_pp0_stg4_fsm_6 = 13'b1000000;
parameter    ap_ST_st17_fsm_7 = 13'b10000000;
parameter    ap_ST_st18_fsm_8 = 13'b100000000;
parameter    ap_ST_st19_fsm_9 = 13'b1000000000;
parameter    ap_ST_st20_fsm_10 = 13'b10000000000;
parameter    ap_ST_st21_fsm_11 = 13'b100000000000;
parameter    ap_ST_st22_fsm_12 = 13'b1000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv10_320 = 10'b1100100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_19 = 6'b11001;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv6_7 = 6'b111;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv6_E = 6'b1110;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv10_19 = 10'b11001;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_0_V_address0;
output   input_0_V_ce0;
input  [31:0] input_0_V_q0;
output  [8:0] input_0_V_address1;
output   input_0_V_ce1;
input  [31:0] input_0_V_q1;
output  [8:0] input_1_V_address0;
output   input_1_V_ce0;
input  [31:0] input_1_V_q0;
output  [8:0] input_1_V_address1;
output   input_1_V_ce1;
input  [31:0] input_1_V_q1;
output  [9:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [31:0] output_V_d0;
input  [31:0] output_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] input_0_V_address0;
reg input_0_V_ce0;
reg[8:0] input_0_V_address1;
reg input_0_V_ce1;
reg[8:0] input_1_V_address0;
reg input_1_V_ce0;
reg[8:0] input_1_V_address1;
reg input_1_V_ce1;
reg[9:0] output_V_address0;
reg output_V_ce0;
reg output_V_we0;
reg[31:0] output_V_d0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_30;
reg   [13:0] w_conv1_1_address0;
reg    w_conv1_1_ce0;
wire   [29:0] w_conv1_1_q0;
reg   [13:0] w_conv1_1_address1;
reg    w_conv1_1_ce1;
wire   [29:0] w_conv1_1_q1;
reg   [13:0] w_conv1_1_address2;
reg    w_conv1_1_ce2;
wire   [29:0] w_conv1_1_q2;
reg   [13:0] w_conv1_1_address3;
reg    w_conv1_1_ce3;
wire   [29:0] w_conv1_1_q3;
wire   [13:0] w_conv1_1_address4;
reg    w_conv1_1_ce4;
wire   [29:0] w_conv1_1_q4;
wire   [13:0] w_conv1_1_address5;
reg    w_conv1_1_ce5;
wire   [29:0] w_conv1_1_q5;
reg   [13:0] w_conv1_0_address0;
reg    w_conv1_0_ce0;
wire   [29:0] w_conv1_0_q0;
reg   [13:0] w_conv1_0_address1;
reg    w_conv1_0_ce1;
wire   [29:0] w_conv1_0_q1;
reg   [13:0] w_conv1_0_address2;
reg    w_conv1_0_ce2;
wire   [29:0] w_conv1_0_q2;
reg   [13:0] w_conv1_0_address3;
reg    w_conv1_0_ce3;
wire   [29:0] w_conv1_0_q3;
wire   [13:0] w_conv1_0_address4;
reg    w_conv1_0_ce4;
wire   [29:0] w_conv1_0_q4;
wire   [13:0] w_conv1_0_address5;
reg    w_conv1_0_ce5;
wire   [29:0] w_conv1_0_q5;
wire   [4:0] b_conv1_1_address0;
reg    b_conv1_1_ce0;
wire   [27:0] b_conv1_1_q0;
wire   [4:0] b_conv1_0_address0;
reg    b_conv1_0_ce0;
wire   [27:0] b_conv1_0_q0;
reg   [9:0] indvar_flatten3_reg_828;
reg   [5:0] t_V_1_reg_839;
reg   [5:0] ap_reg_ppstg_t_V_1_reg_839_pp0_iter1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_139;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg   [5:0] indvar_flatten4_reg_851;
reg   [0:0] t_V_3_reg_862;
reg   [5:0] indvar_flatten_reg_873;
reg   [2:0] t_V_7_reg_884;
reg   [2:0] t_V_5_reg_895;
reg   [2:0] ap_reg_ppstg_t_V_5_reg_895_pp0_iter1;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_3;
reg    ap_sig_163;
wire   [29:0] grp_fu_1001_p3;
reg  signed [29:0] reg_1022;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_5;
reg    ap_sig_172;
reg   [0:0] exitcond_flatten4_reg_3098;
wire   [0:0] exitcond1_fu_1026_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_189;
wire   [9:0] i_V_fu_1032_p2;
wire   [8:0] tmp_7_fu_1073_p2;
reg   [8:0] tmp_7_reg_3034;
wire   [0:0] tmp_33_fu_1079_p1;
reg   [0:0] tmp_33_reg_3043;
wire   [5:0] n_V_fu_1165_p2;
reg   [5:0] n_V_reg_3093;
reg   [5:0] ap_reg_ppstg_n_V_reg_3093_pp0_iter1;
reg   [5:0] ap_reg_ppstg_n_V_reg_3093_pp0_iter2;
wire   [0:0] exitcond_flatten4_fu_1171_p2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter2;
wire   [9:0] indvar_flatten_next4_fu_1177_p2;
reg   [9:0] indvar_flatten_next4_reg_3102;
wire   [0:0] exitcond_flatten_fu_1183_p2;
reg   [0:0] exitcond_flatten_reg_3107;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter2;
wire   [8:0] tmp_7_mid_fu_1233_p2;
reg   [8:0] tmp_7_mid_reg_3119;
wire   [0:0] tmp_36_fu_1239_p1;
reg   [0:0] tmp_36_reg_3130;
wire   [0:0] exitcond_flatten_mid_fu_1299_p2;
reg   [0:0] exitcond_flatten_mid_reg_3158;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_mid_reg_3158_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_mid_reg_3158_pp0_iter2;
wire   [5:0] t_V_1_mid2_fu_1305_p3;
reg   [5:0] t_V_1_mid2_reg_3169;
wire   [0:0] m_V_fu_1319_p2;
reg   [0:0] m_V_reg_3175;
wire   [0:0] tmp_28_fu_1325_p2;
reg   [0:0] tmp_28_reg_3180;
wire   [0:0] exitcond7_mid2_fu_1355_p2;
reg   [0:0] exitcond7_mid2_reg_3187;
reg   [0:0] ap_reg_ppstg_exitcond7_mid2_reg_3187_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond7_mid2_reg_3187_pp0_iter2;
wire   [0:0] t_V_3_mid2_fu_1361_p3;
reg   [0:0] t_V_3_mid2_reg_3195;
wire   [2:0] t_V_7_mid2_fu_1381_p3;
reg   [2:0] t_V_7_mid2_reg_3200;
reg   [2:0] ap_reg_ppstg_t_V_7_mid2_reg_3200_pp0_iter1;
reg   [2:0] ap_reg_ppstg_t_V_7_mid2_reg_3200_pp0_iter2;
wire   [2:0] tmp2_fu_1389_p2;
reg   [2:0] tmp2_reg_3207;
wire   [5:0] indvar_flatten_next_fu_1401_p3;
reg   [5:0] indvar_flatten_next_reg_3213;
wire   [5:0] indvar_flatten_next3_fu_1415_p3;
reg   [5:0] indvar_flatten_next3_reg_3218;
wire   [29:0] weight_V_load_0_2_phi_fu_1437_p3;
reg   [29:0] weight_V_load_0_2_phi_reg_3223;
wire   [29:0] weight_V_load_1_0_phi_fu_1444_p3;
reg   [29:0] weight_V_load_1_0_phi_reg_3228;
wire   [29:0] OP2_V_cast_mid2206_v_fu_1500_p3;
reg   [29:0] OP2_V_cast_mid2206_v_reg_3253;
wire   [29:0] OP2_V_0_1_cast_mid2210_v_fu_1514_p3;
reg   [29:0] OP2_V_0_1_cast_mid2210_v_reg_3258;
wire   [2:0] t_V_5_mid_fu_1521_p3;
reg   [2:0] t_V_5_mid_reg_3263;
wire   [8:0] tmp_7_mid1_fu_1556_p2;
reg   [8:0] tmp_7_mid1_reg_3269;
wire   [0:0] tmp_38_fu_1562_p1;
reg   [0:0] tmp_38_reg_3278;
wire   [2:0] x_V_2_dup_fu_1648_p2;
reg   [2:0] x_V_2_dup_reg_3328;
reg   [2:0] ap_reg_ppstg_x_V_2_dup_reg_3328_pp0_iter1;
reg   [2:0] ap_reg_ppstg_x_V_2_dup_reg_3328_pp0_iter2;
wire   [2:0] t_V_5_cast3_mid2_fu_1654_p3;
reg   [2:0] t_V_5_cast3_mid2_reg_3333;
wire   [5:0] t_V_5_cast3_mid2_cast_fu_1661_p1;
reg   [5:0] t_V_5_cast3_mid2_cast_reg_3338;
wire   [6:0] tmp1_fu_1683_p2;
reg   [6:0] tmp1_reg_3343;
wire   [0:0] tmp_40_fu_1695_p1;
reg   [0:0] tmp_40_reg_3349;
wire   [5:0] tmp_41_fu_1719_p1;
reg   [5:0] tmp_41_reg_3364;
wire   [5:0] tmp1_0_1_cast_fu_1723_p2;
reg   [5:0] tmp1_0_1_cast_reg_3369;
wire   [0:0] tmp_42_fu_1735_p1;
reg   [0:0] tmp_42_reg_3375;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_4;
reg    ap_sig_368;
wire   [29:0] OP2_V_cast_mid2_v_fu_1912_p3;
reg  signed [29:0] OP2_V_cast_mid2_v_reg_3450;
wire   [29:0] OP2_V_0_1_cast_mid2_v_fu_1925_p3;
reg  signed [29:0] OP2_V_0_1_cast_mid2_v_reg_3455;
wire   [29:0] OP2_V_0_2_cast_mid2_v_fu_1938_p3;
reg  signed [29:0] OP2_V_0_2_cast_mid2_v_reg_3460;
wire   [29:0] OP2_V_1_cast_mid2_v_fu_1952_p3;
reg  signed [29:0] OP2_V_1_cast_mid2_v_reg_3465;
wire   [2:0] tmp_15_1_cast1_mid2_fu_1978_p3;
reg   [2:0] tmp_15_1_cast1_mid2_reg_3470;
wire   [2:0] tmp_15_2_cast1_mid2_fu_1994_p3;
reg   [2:0] tmp_15_2_cast1_mid2_reg_3475;
wire   [31:0] input_V_load_0_0_phi_fu_2001_p3;
reg  signed [31:0] input_V_load_0_0_phi_reg_3481;
wire   [31:0] input_V_load_0_1_phi_fu_2008_p3;
reg  signed [31:0] input_V_load_0_1_phi_reg_3486;
wire   [5:0] tmp1_0_2_cast_fu_2015_p2;
reg   [5:0] tmp1_0_2_cast_reg_3491;
wire   [0:0] tmp_43_fu_2025_p1;
reg   [0:0] tmp_43_reg_3497;
wire   [0:0] tmp_44_fu_2050_p1;
reg   [0:0] tmp_44_reg_3512;
reg   [7:0] newIndex31_reg_3537;
reg   [7:0] newIndex31_mid_reg_3562;
reg   [7:0] newIndex31_mid1_reg_3587;
wire   [29:0] grp_fu_1015_p3;
reg  signed [29:0] OP2_V_1_2_cast_mid2_v_reg_3612;
wire   [31:0] input_V_load_0_2_phi_fu_2278_p3;
reg  signed [31:0] input_V_load_0_2_phi_reg_3627;
wire   [31:0] input_V_load_1_0_phi_fu_2285_p3;
reg  signed [31:0] input_V_load_1_0_phi_reg_3632;
wire   [0:0] tmp_45_fu_2297_p1;
reg   [0:0] tmp_45_reg_3637;
wire   [0:0] tmp_51_fu_2322_p1;
reg   [0:0] tmp_51_reg_3652;
wire   [0:0] tmp_52_fu_2347_p1;
reg   [0:0] tmp_52_reg_3667;
reg   [5:0] tmp_20_reg_3672;
wire   [0:0] tmp_53_fu_2366_p1;
reg   [0:0] tmp_53_reg_3677;
reg   [4:0] newIndex10_reg_3682;
wire   [0:0] tmp_54_fu_2385_p1;
reg   [0:0] tmp_54_reg_3687;
reg   [4:0] newIndex_reg_3692;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_6;
reg    ap_sig_527;
reg  signed [29:0] OP2_V_2_cast_mid2_v_reg_3737;
reg  signed [29:0] OP2_V_2_1_cast_mid2_v_reg_3742;
wire   [31:0] input_V_load_1_1_phi_fu_2438_p3;
reg  signed [31:0] input_V_load_1_1_phi_reg_3757;
wire   [31:0] input_V_load_1_2_phi_fu_2445_p3;
reg  signed [31:0] input_V_load_1_2_phi_reg_3762;
wire   [2:0] y_V_1_fu_2466_p2;
reg   [2:0] y_V_1_reg_3787;
wire   [31:0] input_V_load_2_0_phi_fu_2496_p3;
reg  signed [31:0] input_V_load_2_0_phi_reg_3812;
wire   [31:0] input_V_load_2_1_phi_fu_2503_p3;
reg  signed [31:0] input_V_load_2_1_phi_reg_3817;
wire   [31:0] input_V_load_2_2_phi_fu_2539_p3;
reg  signed [31:0] input_V_load_2_2_phi_reg_3852;
reg   [30:0] tmp_16_reg_3867;
wire   [60:0] grp_fu_2272_p2;
reg   [60:0] p_Val2_7_0_1_reg_3872;
wire   [60:0] grp_fu_2423_p2;
reg   [60:0] p_Val2_7_0_2_reg_3877;
reg   [31:0] tmp_31_reg_3882;
wire   [60:0] grp_fu_2432_p2;
reg   [60:0] p_Val2_7_1_reg_3887;
wire   [9:0] p_1_fu_2603_p2;
reg   [9:0] p_1_reg_3892;
wire   [9:0] tmp4_fu_2613_p2;
reg   [9:0] tmp4_reg_3897;
wire   [60:0] grp_fu_2481_p2;
reg   [60:0] p_Val2_7_1_1_reg_3902;
reg   [31:0] tmp_46_reg_3907;
wire   [60:0] grp_fu_2490_p2;
reg   [60:0] p_Val2_7_1_2_reg_3912;
wire   [9:0] p_1_mid1_fu_2675_p2;
reg   [9:0] p_1_mid1_reg_3917;
wire   [60:0] grp_fu_2524_p2;
reg   [60:0] p_Val2_7_2_reg_3923;
reg   [31:0] tmp_48_reg_3928;
wire   [60:0] grp_fu_2533_p2;
reg   [60:0] p_Val2_7_2_1_reg_3933;
wire   [60:0] grp_fu_2553_p2;
reg   [60:0] p_Val2_7_2_2_reg_3938;
reg   [31:0] tmp_50_reg_3943;
reg   [9:0] output_V_addr_2_reg_3948;
wire   [9:0] next_mul_fu_2884_p2;
reg   [9:0] next_mul_reg_3953;
reg    ap_sig_cseq_ST_st17_fsm_7;
reg    ap_sig_677;
wire   [5:0] n_V_1_fu_2896_p2;
reg   [5:0] n_V_1_reg_3961;
wire   [0:0] tmp_55_fu_2902_p1;
reg   [0:0] tmp_55_reg_3966;
wire   [0:0] exitcond3_fu_2890_p2;
wire   [31:0] p_Val2_3_cast_fu_2929_p1;
reg   [31:0] p_Val2_3_cast_reg_3981;
reg    ap_sig_cseq_ST_st18_fsm_8;
reg    ap_sig_697;
wire   [2:0] x_V_fu_2943_p2;
reg   [2:0] x_V_reg_3989;
reg    ap_sig_cseq_ST_st19_fsm_9;
reg    ap_sig_706;
wire   [9:0] tmp6_fu_2949_p2;
reg   [9:0] tmp6_reg_3994;
wire   [0:0] exitcond5_fu_2937_p2;
wire   [2:0] y_V_fu_2965_p2;
reg   [2:0] y_V_reg_4002;
reg    ap_sig_cseq_ST_st20_fsm_10;
reg    ap_sig_720;
reg   [9:0] output_V_addr_1_reg_4007;
wire   [0:0] exitcond_fu_2959_p2;
wire   [30:0] tmp_56_fu_3004_p1;
reg   [30:0] tmp_56_reg_4012;
reg    ap_sig_cseq_ST_st21_fsm_11;
reg    ap_sig_734;
wire   [0:0] tmp_8_fu_3008_p2;
reg   [0:0] tmp_8_reg_4017;
reg   [9:0] t_V_reg_817;
reg   [9:0] indvar_flatten3_phi_fu_832_p4;
reg   [5:0] t_V_1_phi_fu_843_p4;
reg   [5:0] indvar_flatten4_phi_fu_855_p4;
reg   [0:0] t_V_3_phi_fu_866_p4;
reg   [5:0] indvar_flatten_phi_fu_877_p4;
reg   [2:0] t_V_7_phi_fu_888_p4;
reg   [2:0] t_V_5_phi_fu_899_p4;
reg   [5:0] t_V_2_reg_907;
reg   [9:0] phi_mul_reg_918;
reg   [2:0] t_V_4_reg_930;
reg   [2:0] t_V_6_reg_941;
reg    ap_sig_cseq_ST_st22_fsm_12;
reg    ap_sig_781;
wire   [63:0] tmp_2_fu_1038_p1;
wire   [63:0] newIndex1_fu_1093_p1;
wire   [63:0] newIndex3_fu_1115_p1;
wire   [63:0] newIndex11_fu_1137_p1;
wire   [63:0] newIndex15_fu_1159_p1;
wire   [63:0] newIndex1_mid_fu_1253_p1;
wire   [63:0] newIndex3_mid_fu_1275_p1;
wire   [63:0] newIndex11_mid_fu_1466_p1;
wire   [63:0] newIndex15_mid_fu_1487_p1;
wire   [63:0] newIndex1_mid1_fu_1576_p1;
wire   [63:0] newIndex3_mid1_fu_1598_p1;
wire   [63:0] newIndex11_mid1_fu_1620_p1;
wire   [63:0] newIndex15_mid1_fu_1642_p1;
wire   [63:0] newIndex8_fu_1713_p1;
wire   [63:0] newIndex13_fu_1749_p1;
wire   [63:0] newIndex19_fu_1770_p1;
wire   [63:0] newIndex21_fu_1791_p1;
wire   [63:0] newIndex19_mid_fu_1824_p1;
wire   [63:0] newIndex21_mid_fu_1845_p1;
wire   [63:0] newIndex19_mid1_fu_1878_p1;
wire   [63:0] newIndex21_mid1_fu_1899_p1;
wire   [63:0] newIndex17_fu_2039_p1;
wire   [63:0] newIndex22_fu_2068_p1;
wire   [63:0] newIndex24_fu_2089_p1;
wire   [63:0] newIndex29_fu_2110_p1;
wire   [63:0] newIndex24_mid_fu_2146_p1;
wire   [63:0] newIndex29_mid_fu_2167_p1;
wire   [63:0] newIndex24_mid1_fu_2203_p1;
wire   [63:0] newIndex29_mid1_fu_2224_p1;
wire   [63:0] newIndex27_fu_2311_p1;
wire   [63:0] newIndex30_fu_2336_p1;
wire   [63:0] newIndex32_fu_2399_p1;
wire   [63:0] newIndex32_mid_fu_2404_p1;
wire   [63:0] newIndex32_mid1_fu_2409_p1;
wire   [63:0] newIndex33_fu_2455_p1;
wire   [63:0] newIndex34_fu_2461_p1;
wire   [63:0] newIndex4_fu_2510_p1;
wire   [63:0] tmp_4_fu_2846_p1;
wire   [63:0] newIndex6_fu_2916_p1;
wire   [63:0] tmp_1_fu_2994_p1;
wire   [31:0] p_Val2_5_fu_2877_p2;
wire   [31:0] p_Val2_2_cast_fu_3020_p1;
wire   [29:0] grp_fu_952_p3;
wire   [29:0] grp_fu_966_p3;
wire   [29:0] grp_fu_959_p3;
wire   [29:0] grp_fu_973_p3;
wire   [29:0] grp_fu_994_p3;
wire   [29:0] grp_fu_980_p3;
wire   [29:0] grp_fu_1008_p3;
wire   [29:0] grp_fu_987_p3;
wire   [5:0] t_V_3_cast_fu_1043_p1;
wire   [5:0] tmp_6_fu_1047_p2;
wire   [4:0] tmp_32_fu_1057_p1;
wire   [7:0] p_shl_fu_1061_p3;
wire   [8:0] p_shl_cast_fu_1069_p1;
wire   [8:0] tmp_6_cast2_fu_1053_p1;
wire   [7:0] newIndex9_fu_1083_p4;
wire   [8:0] w_index_V_0_1_fu_1099_p2;
wire   [7:0] newIndex2_fu_1105_p4;
wire   [8:0] w_index_V_0_2_fu_1121_p2;
wire   [7:0] newIndex7_fu_1127_p4;
wire   [8:0] w_index_V_1_fu_1143_p2;
wire   [7:0] newIndex14_fu_1149_p4;
wire   [0:0] not_exitcond_flatten_fu_1189_p2;
wire   [0:0] not_exitcond_flatten1_fu_1201_p2;
wire   [4:0] tmp_35_fu_1217_p1;
wire   [7:0] p_shl_mid_fu_1221_p3;
wire   [8:0] tmp_6_cast2_mid_fu_1213_p1;
wire   [8:0] p_shl_cast_mid_fu_1229_p1;
wire   [7:0] newIndex9_mid_fu_1243_p4;
wire   [8:0] w_index_V_0_1_mid_fu_1259_p2;
wire   [7:0] newIndex2_mid_fu_1265_p4;
wire   [0:0] exitcond4_fu_1281_p2;
wire   [0:0] exitcond_flatten2_fu_1293_p2;
wire   [0:0] t_V_3_not_fu_1313_p2;
wire   [0:0] p_3_cast_mid_fu_1207_p2;
wire   [0:0] p_3_cast_mid2_fu_1331_p3;
wire   [0:0] exitcond_flatten_not_fu_1343_p2;
wire   [0:0] exitcond7_mid_fu_1287_p2;
wire   [0:0] not_exitcond_flatten_mid_fu_1349_p2;
wire   [0:0] t_V_3_mid_fu_1195_p2;
wire   [0:0] tmp_29_fu_1369_p2;
wire   [0:0] tmp_39_fu_1375_p2;
wire   [2:0] p_3_cast_mid2_cast_fu_1339_p1;
wire   [5:0] indvar_flatten_op_fu_1395_p2;
wire   [5:0] indvar_flatten49_op_fu_1409_p2;
wire   [8:0] w_index_V_0_2_mid_fu_1451_p2;
wire   [7:0] newIndex7_mid_fu_1456_p4;
wire   [8:0] w_index_V_1_mid_fu_1472_p2;
wire   [7:0] newIndex14_mid_fu_1477_p4;
wire   [29:0] weight_V_load_0_0_phi_mid_fu_1493_p3;
wire   [29:0] weight_V_load_0_0_phi_fu_1423_p3;
wire   [29:0] weight_V_load_0_1_phi_mid_fu_1507_p3;
wire   [29:0] weight_V_load_0_1_phi_fu_1430_p3;
wire   [5:0] t_V_3_cast_mid1_fu_1528_p1;
wire   [5:0] tmp_6_mid1_fu_1531_p2;
wire   [4:0] tmp_37_fu_1540_p1;
wire   [7:0] p_shl_mid1_fu_1544_p3;
wire   [8:0] tmp_6_cast2_mid1_fu_1536_p1;
wire   [8:0] p_shl_cast_mid1_fu_1552_p1;
wire   [7:0] newIndex9_mid1_fu_1566_p4;
wire   [8:0] w_index_V_0_1_mid1_fu_1582_p2;
wire   [7:0] newIndex2_mid1_fu_1588_p4;
wire   [8:0] w_index_V_0_2_mid1_fu_1604_p2;
wire   [7:0] newIndex7_mid1_fu_1610_p4;
wire   [8:0] w_index_V_1_mid1_fu_1626_p2;
wire   [7:0] newIndex14_mid1_fu_1632_p4;
wire   [5:0] p_shl2_fu_1672_p3;
wire   [6:0] p_shl2_cast_fu_1679_p1;
wire   [6:0] tmp2_cast1_fu_1669_p1;
wire   [6:0] t_V_5_cast4_mid2_cast_fu_1665_p1;
wire   [6:0] i_index_V_fu_1689_p2;
wire   [5:0] tmp_s_fu_1699_p4;
wire  signed [30:0] tmp_15_fu_1709_p1;
wire   [5:0] i_index_V_0_1_fu_1729_p2;
wire   [4:0] newIndex12_fu_1739_p4;
wire   [8:0] w_index_V_1_1_fu_1755_p2;
wire   [7:0] newIndex18_fu_1760_p4;
wire   [8:0] w_index_V_1_2_fu_1776_p2;
wire   [7:0] newIndex20_fu_1781_p4;
wire   [8:0] w_index_V_1_1_mid_fu_1809_p2;
wire   [7:0] newIndex18_mid_fu_1814_p4;
wire   [8:0] w_index_V_1_2_mid_fu_1830_p2;
wire   [7:0] newIndex20_mid_fu_1835_p4;
wire   [8:0] w_index_V_1_1_mid1_fu_1863_p2;
wire   [7:0] newIndex18_mid1_fu_1868_p4;
wire   [8:0] w_index_V_1_2_mid1_fu_1884_p2;
wire   [7:0] newIndex20_mid1_fu_1889_p4;
wire   [29:0] weight_V_load_0_0_phi_mid1_fu_1905_p3;
wire   [29:0] weight_V_load_0_1_phi_mid1_fu_1918_p3;
wire   [29:0] weight_V_load_0_2_phi_mid1_fu_1931_p3;
wire   [29:0] OP2_V_0_2_cast_mid2214_v_fu_1851_p3;
wire   [29:0] weight_V_load_1_0_phi_mid1_fu_1945_p3;
wire   [29:0] OP2_V_1_cast_mid2218_v_fu_1857_p3;
wire   [2:0] x_V_2_fu_1797_p2;
wire   [2:0] tmp_15_2_fu_1803_p2;
wire   [2:0] x_V_2_mid1_fu_1973_p2;
wire   [2:0] tmp_15_1_cast1_mid_fu_1959_p3;
wire   [2:0] tmp_15_2_mid1_fu_1989_p2;
wire   [2:0] tmp_15_2_cast1_mid_fu_1966_p3;
wire   [5:0] i_index_V_0_2_fu_2020_p2;
wire   [4:0] newIndex16_fu_2029_p4;
wire   [6:0] tmp_15_1_cast_mid2_cast_fu_1985_p1;
wire   [6:0] i_index_V_1_fu_2045_p2;
wire   [5:0] tmp_18_fu_2054_p4;
wire  signed [30:0] tmp_19_fu_2064_p1;
wire   [8:0] w_index_V_2_fu_2074_p2;
wire   [7:0] newIndex23_fu_2079_p4;
wire   [8:0] w_index_V_2_1_fu_2095_p2;
wire   [7:0] newIndex28_fu_2100_p4;
wire   [8:0] w_index_V_2_2_fu_2116_p2;
wire   [8:0] w_index_V_2_mid_fu_2131_p2;
wire   [7:0] newIndex23_mid_fu_2136_p4;
wire   [8:0] w_index_V_2_1_mid_fu_2152_p2;
wire   [7:0] newIndex28_mid_fu_2157_p4;
wire   [8:0] w_index_V_2_2_mid_fu_2173_p2;
wire   [8:0] w_index_V_2_mid1_fu_2188_p2;
wire   [7:0] newIndex23_mid1_fu_2193_p4;
wire   [8:0] w_index_V_2_1_mid1_fu_2209_p2;
wire   [7:0] newIndex28_mid1_fu_2214_p4;
wire   [8:0] w_index_V_2_2_mid1_fu_2230_p2;
wire   [5:0] tmp_15_1_cast1_mid2_cast_fu_2251_p1;
wire   [5:0] i_index_V_1_1_fu_2292_p2;
wire   [4:0] newIndex25_fu_2301_p4;
wire   [5:0] i_index_V_1_2_fu_2317_p2;
wire   [4:0] newIndex26_fu_2326_p4;
wire   [6:0] tmp_15_2_cast_mid2_cast_fu_2257_p1;
wire   [6:0] i_index_V_2_fu_2342_p2;
wire   [5:0] tmp_15_2_cast1_mid2_cast_fu_2254_p1;
wire   [5:0] i_index_V_2_1_fu_2361_p2;
wire   [5:0] i_index_V_2_2_fu_2380_p2;
wire  signed [30:0] tmp_21_fu_2452_p1;
wire   [60:0] grp_fu_2263_p2;
wire   [60:0] tmp_30_fu_2569_p3;
wire  signed [61:0] tmp_20_0_1_fu_2576_p1;
wire  signed [61:0] tmp_2115_0_1_cast_fu_2580_p1;
wire   [61:0] p_Val2_8_0_1_fu_2583_p2;
wire   [5:0] p_1_fu_2603_p1;
wire   [9:0] t_V_5_cast_fu_2609_p1;
wire   [61:0] tmp_20_0_2_fu_2619_p3;
wire  signed [61:0] tmp_2115_0_2_cast_fu_2626_p1;
wire   [61:0] p_Val2_8_0_2_fu_2629_p2;
wire   [31:0] tmp_34_fu_2635_p4;
wire   [61:0] tmp_20_1_fu_2645_p3;
wire  signed [61:0] tmp_2115_1_cast_fu_2653_p1;
wire   [61:0] p_Val2_8_1_fu_2656_p2;
wire   [5:0] p_1_mid1_fu_2675_p1;
wire   [61:0] tmp_20_1_1_fu_2681_p3;
wire  signed [61:0] tmp_2115_1_1_cast_fu_2688_p1;
wire   [61:0] p_Val2_8_1_1_fu_2691_p2;
wire   [31:0] tmp_47_fu_2697_p4;
wire   [61:0] tmp_20_1_2_fu_2707_p3;
wire  signed [61:0] tmp_2115_1_2_cast_fu_2715_p1;
wire   [61:0] p_Val2_8_1_2_fu_2718_p2;
wire   [9:0] p_1_mid2_fu_2734_p3;
wire   [9:0] tmp4_mid_fu_2739_p3;
wire   [9:0] t_V_5_cast_mid1_fu_2751_p1;
wire   [9:0] tmp4_mid1_fu_2754_p2;
wire   [9:0] tmp4_mid3_fu_2744_p3;
wire   [61:0] tmp_20_2_fu_2770_p3;
wire  signed [61:0] tmp_2115_2_cast_fu_2777_p1;
wire   [61:0] p_Val2_8_2_fu_2780_p2;
wire   [31:0] tmp_49_fu_2786_p4;
wire   [61:0] tmp_20_2_1_fu_2796_p3;
wire  signed [61:0] tmp_2115_2_1_cast_fu_2804_p1;
wire   [61:0] p_Val2_8_2_1_fu_2807_p2;
wire   [4:0] p_shl3_fu_2823_p3;
wire   [4:0] t_V_7_cast_fu_2767_p1;
wire   [4:0] tmp3_fu_2830_p2;
wire   [9:0] tmp4_mid2_fu_2760_p3;
wire   [9:0] tmp3_cast_fu_2836_p1;
wire   [9:0] o_index_V_fu_2840_p2;
wire   [61:0] tmp_20_2_2_fu_2851_p3;
wire  signed [61:0] tmp_2115_2_2_cast_fu_2858_p1;
wire   [61:0] p_Val2_8_2_2_fu_2861_p2;
wire   [31:0] sum_V_2_2_fu_2867_p4;
wire   [4:0] newIndex5_fu_2906_p4;
wire   [27:0] p_Val2_3_fu_2922_p3;
wire   [9:0] t_V_4_cast8_fu_2933_p1;
wire   [4:0] p_shl4_fu_2971_p3;
wire   [4:0] t_V_6_cast7_fu_2955_p1;
wire   [4:0] tmp5_fu_2979_p2;
wire   [9:0] tmp5_cast_fu_2985_p1;
wire   [9:0] index_V_fu_2989_p2;
wire   [31:0] biased_V_fu_2999_p2;
wire   [30:0] p_Val2_2_s_fu_3014_p3;
reg   [12:0] ap_NS_fsm;
wire   [9:0] p_1_fu_2603_p10;
wire   [9:0] p_1_mid1_fu_2675_p10;
reg    ap_sig_291;
reg    ap_sig_298;
reg    ap_sig_318;
reg    ap_sig_375;
reg    ap_sig_382;
reg    ap_sig_387;
reg    ap_sig_392;
reg    ap_sig_401;
reg    ap_sig_408;
reg    ap_sig_444;
reg    ap_sig_452;
reg    ap_sig_457;
reg    ap_sig_466;
reg    ap_sig_471;
reg    ap_sig_479;
reg    ap_sig_533;
reg    ap_sig_539;
reg    ap_sig_545;
reg    ap_sig_530;
reg    ap_sig_536;
reg    ap_sig_542;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
end

dut_perform_conv_w_conv1_1 #(
    .DataWidth( 30 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
w_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_1_address0),
    .ce0(w_conv1_1_ce0),
    .q0(w_conv1_1_q0),
    .address1(w_conv1_1_address1),
    .ce1(w_conv1_1_ce1),
    .q1(w_conv1_1_q1),
    .address2(w_conv1_1_address2),
    .ce2(w_conv1_1_ce2),
    .q2(w_conv1_1_q2),
    .address3(w_conv1_1_address3),
    .ce3(w_conv1_1_ce3),
    .q3(w_conv1_1_q3),
    .address4(w_conv1_1_address4),
    .ce4(w_conv1_1_ce4),
    .q4(w_conv1_1_q4),
    .address5(w_conv1_1_address5),
    .ce5(w_conv1_1_ce5),
    .q5(w_conv1_1_q5)
);

dut_perform_conv_w_conv1_0 #(
    .DataWidth( 30 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
w_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_0_address0),
    .ce0(w_conv1_0_ce0),
    .q0(w_conv1_0_q0),
    .address1(w_conv1_0_address1),
    .ce1(w_conv1_0_ce1),
    .q1(w_conv1_0_q1),
    .address2(w_conv1_0_address2),
    .ce2(w_conv1_0_ce2),
    .q2(w_conv1_0_q2),
    .address3(w_conv1_0_address3),
    .ce3(w_conv1_0_ce3),
    .q3(w_conv1_0_q3),
    .address4(w_conv1_0_address4),
    .ce4(w_conv1_0_ce4),
    .q4(w_conv1_0_q4),
    .address5(w_conv1_0_address5),
    .ce5(w_conv1_0_ce5),
    .q5(w_conv1_0_q5)
);

dut_perform_conv_b_conv1_1 #(
    .DataWidth( 28 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv1_1_address0),
    .ce0(b_conv1_1_ce0),
    .q0(b_conv1_1_q0)
);

dut_perform_conv_b_conv1_0 #(
    .DataWidth( 28 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv1_0_address0),
    .ce0(b_conv1_0_ce0),
    .q0(b_conv1_0_q0)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_0_0_phi_reg_3481),
    .din1(OP2_V_cast_mid2_v_reg_3450),
    .ce(1'b1),
    .dout(grp_fu_2263_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_0_1_phi_reg_3486),
    .din1(OP2_V_0_1_cast_mid2_v_reg_3455),
    .ce(1'b1),
    .dout(grp_fu_2272_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_0_2_phi_reg_3627),
    .din1(OP2_V_0_2_cast_mid2_v_reg_3460),
    .ce(1'b1),
    .dout(grp_fu_2423_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_1_0_phi_reg_3632),
    .din1(OP2_V_1_cast_mid2_v_reg_3465),
    .ce(1'b1),
    .dout(grp_fu_2432_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_1_1_phi_reg_3757),
    .din1(reg_1022),
    .ce(1'b1),
    .dout(grp_fu_2481_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_1_2_phi_reg_3762),
    .din1(OP2_V_1_2_cast_mid2_v_reg_3612),
    .ce(1'b1),
    .dout(grp_fu_2490_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_2_0_phi_reg_3812),
    .din1(OP2_V_2_cast_mid2_v_reg_3737),
    .ce(1'b1),
    .dout(grp_fu_2524_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_V_load_2_1_phi_reg_3817),
    .din1(OP2_V_2_1_cast_mid2_v_reg_3742),
    .ce(1'b1),
    .dout(grp_fu_2533_p2)
);

dut_mul_30s_32s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 61 ))
dut_mul_30s_32s_61_6_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1022),
    .din1(input_V_load_2_2_phi_reg_3852),
    .ce(1'b1),
    .dout(grp_fu_2553_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(exitcond_flatten4_reg_3098 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
            ap_reg_ppiten_pp0_it2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
        indvar_flatten3_reg_828 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        indvar_flatten3_reg_828 <= indvar_flatten_next4_reg_3102;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
        indvar_flatten4_reg_851 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        indvar_flatten4_reg_851 <= indvar_flatten_next3_reg_3218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
        indvar_flatten_reg_873 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        indvar_flatten_reg_873 <= indvar_flatten_next_reg_3213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & ~(1'b0 == exitcond5_fu_2937_p2))) begin
        phi_mul_reg_918 <= next_mul_reg_3953;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        phi_mul_reg_918 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
        t_V_1_reg_839 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_1_reg_839 <= t_V_1_mid2_reg_3169;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & ~(1'b0 == exitcond5_fu_2937_p2))) begin
        t_V_2_reg_907 <= n_V_1_reg_3961;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        t_V_2_reg_907 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
        t_V_3_reg_862 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_3_reg_862 <= t_V_3_mid2_reg_3195;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_8)) begin
        t_V_4_reg_930 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_10) & ~(1'b0 == exitcond_fu_2959_p2))) begin
        t_V_4_reg_930 <= x_V_reg_3989;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
        t_V_5_reg_895 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        t_V_5_reg_895 <= t_V_5_cast3_mid2_reg_3333;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_12)) begin
        t_V_6_reg_941 <= y_V_reg_4002;
    end else if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & (1'b0 == exitcond5_fu_2937_p2))) begin
        t_V_6_reg_941 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_1026_p2))) begin
        t_V_7_reg_884 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_7_reg_884 <= y_V_1_reg_3787;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_1026_p2))) begin
        t_V_reg_817 <= i_V_fu_1032_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        t_V_reg_817 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158))) begin
        OP2_V_0_1_cast_mid2210_v_reg_3258 <= OP2_V_0_1_cast_mid2210_v_fu_1514_p3;
        OP2_V_cast_mid2206_v_reg_3253 <= OP2_V_cast_mid2206_v_fu_1500_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten4_reg_3098 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        OP2_V_0_1_cast_mid2_v_reg_3455 <= OP2_V_0_1_cast_mid2_v_fu_1925_p3;
        OP2_V_0_2_cast_mid2_v_reg_3460 <= OP2_V_0_2_cast_mid2_v_fu_1938_p3;
        OP2_V_1_cast_mid2_v_reg_3465 <= OP2_V_1_cast_mid2_v_fu_1952_p3;
        OP2_V_cast_mid2_v_reg_3450 <= OP2_V_cast_mid2_v_fu_1912_p3;
        input_V_load_0_0_phi_reg_3481 <= input_V_load_0_0_phi_fu_2001_p3;
        input_V_load_0_1_phi_reg_3486 <= input_V_load_0_1_phi_fu_2008_p3;
        tmp1_0_2_cast_reg_3491 <= tmp1_0_2_cast_fu_2015_p2;
        tmp_15_1_cast1_mid2_reg_3470 <= tmp_15_1_cast1_mid2_fu_1978_p3;
        tmp_15_2_cast1_mid2_reg_3475 <= tmp_15_2_cast1_mid2_fu_1994_p3;
        tmp_43_reg_3497 <= tmp_43_fu_2025_p1;
        tmp_44_reg_3512 <= tmp_44_fu_2050_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        OP2_V_1_2_cast_mid2_v_reg_3612 <= grp_fu_1015_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        OP2_V_2_1_cast_mid2_v_reg_3742 <= grp_fu_1015_p3;
        OP2_V_2_cast_mid2_v_reg_3737 <= grp_fu_1001_p3;
        y_V_1_reg_3787 <= y_V_1_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond7_mid2_reg_3187_pp0_iter1 <= exitcond7_mid2_reg_3187;
        ap_reg_ppstg_exitcond7_mid2_reg_3187_pp0_iter2 <= ap_reg_ppstg_exitcond7_mid2_reg_3187_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1 <= exitcond_flatten4_reg_3098;
        ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten_mid_reg_3158_pp0_iter1 <= exitcond_flatten_mid_reg_3158;
        ap_reg_ppstg_exitcond_flatten_mid_reg_3158_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_mid_reg_3158_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter1 <= exitcond_flatten_reg_3107;
        ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter1;
        ap_reg_ppstg_n_V_reg_3093_pp0_iter1 <= n_V_reg_3093;
        ap_reg_ppstg_n_V_reg_3093_pp0_iter2 <= ap_reg_ppstg_n_V_reg_3093_pp0_iter1;
        ap_reg_ppstg_t_V_1_reg_839_pp0_iter1 <= t_V_1_reg_839;
        ap_reg_ppstg_t_V_7_mid2_reg_3200_pp0_iter1 <= t_V_7_mid2_reg_3200;
        ap_reg_ppstg_t_V_7_mid2_reg_3200_pp0_iter2 <= ap_reg_ppstg_t_V_7_mid2_reg_3200_pp0_iter1;
        exitcond_flatten4_reg_3098 <= exitcond_flatten4_fu_1171_p2;
        n_V_reg_3093 <= n_V_fu_1165_p2;
        p_1_reg_3892 <= p_1_fu_2603_p2;
        tmp_33_reg_3043 <= tmp_33_fu_1079_p1;
        tmp_7_reg_3034 <= tmp_7_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
        ap_reg_ppstg_t_V_5_reg_895_pp0_iter1 <= t_V_5_reg_895;
        ap_reg_ppstg_x_V_2_dup_reg_3328_pp0_iter1 <= x_V_2_dup_reg_3328;
        ap_reg_ppstg_x_V_2_dup_reg_3328_pp0_iter2 <= ap_reg_ppstg_x_V_2_dup_reg_3328_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten4_fu_1171_p2))) begin
        exitcond7_mid2_reg_3187 <= exitcond7_mid2_fu_1355_p2;
        exitcond_flatten_mid_reg_3158 <= exitcond_flatten_mid_fu_1299_p2;
        exitcond_flatten_reg_3107 <= exitcond_flatten_fu_1183_p2;
        m_V_reg_3175 <= m_V_fu_1319_p2;
        t_V_7_mid2_reg_3200 <= t_V_7_mid2_fu_1381_p3;
        tmp2_reg_3207 <= tmp2_fu_1389_p2;
        tmp_28_reg_3180 <= tmp_28_fu_1325_p2;
        tmp_36_reg_3130 <= tmp_36_fu_1239_p1;
        tmp_7_mid_reg_3119 <= tmp_7_mid_fu_1233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten4_fu_1171_p2))) begin
        indvar_flatten_next3_reg_3218 <= indvar_flatten_next3_fu_1415_p3;
        indvar_flatten_next_reg_3213 <= indvar_flatten_next_fu_1401_p3;
        t_V_1_mid2_reg_3169 <= t_V_1_mid2_fu_1305_p3;
        t_V_3_mid2_reg_3195 <= t_V_3_mid2_fu_1361_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        indvar_flatten_next4_reg_3102 <= indvar_flatten_next4_fu_1177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        input_V_load_0_2_phi_reg_3627 <= input_V_load_0_2_phi_fu_2278_p3;
        input_V_load_1_0_phi_reg_3632 <= input_V_load_1_0_phi_fu_2285_p3;
        newIndex10_reg_3682 <= {{i_index_V_2_1_fu_2361_p2[ap_const_lv32_5 : ap_const_lv32_1]}};
        newIndex_reg_3692 <= {{i_index_V_2_2_fu_2380_p2[ap_const_lv32_5 : ap_const_lv32_1]}};
        tmp_20_reg_3672 <= {{i_index_V_2_fu_2342_p2[ap_const_lv32_6 : ap_const_lv32_1]}};
        tmp_45_reg_3637 <= tmp_45_fu_2297_p1;
        tmp_51_reg_3652 <= tmp_51_fu_2322_p1;
        tmp_52_reg_3667 <= tmp_52_fu_2347_p1;
        tmp_53_reg_3677 <= tmp_53_fu_2366_p1;
        tmp_54_reg_3687 <= tmp_54_fu_2385_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten4_reg_3098 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_V_load_1_1_phi_reg_3757 <= input_V_load_1_1_phi_fu_2438_p3;
        input_V_load_1_2_phi_reg_3762 <= input_V_load_1_2_phi_fu_2445_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        input_V_load_2_0_phi_reg_3812 <= input_V_load_2_0_phi_fu_2496_p3;
        input_V_load_2_1_phi_reg_3817 <= input_V_load_2_1_phi_fu_2503_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        input_V_load_2_2_phi_reg_3852 <= input_V_load_2_2_phi_fu_2539_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        n_V_1_reg_3961 <= n_V_1_fu_2896_p2;
        next_mul_reg_3953 <= next_mul_fu_2884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158))) begin
        newIndex31_mid1_reg_3587 <= {{w_index_V_2_2_mid1_fu_2230_p2[ap_const_lv32_8 : ap_const_lv32_1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107))) begin
        newIndex31_mid_reg_3562 <= {{w_index_V_2_2_mid_fu_2173_p2[ap_const_lv32_8 : ap_const_lv32_1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158))) begin
        newIndex31_reg_3537 <= {{w_index_V_2_2_fu_2116_p2[ap_const_lv32_8 : ap_const_lv32_1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_10) & (1'b0 == exitcond_fu_2959_p2))) begin
        output_V_addr_1_reg_4007 <= tmp_1_fu_2994_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter2))) begin
        output_V_addr_2_reg_3948 <= tmp_4_fu_2846_p1;
        p_Val2_7_2_2_reg_3938 <= grp_fu_2553_p2;
        tmp_50_reg_3943 <= {{p_Val2_8_2_1_fu_2807_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter2))) begin
        p_1_mid1_reg_3917 <= p_1_mid1_fu_2675_p2;
        p_Val2_7_2_1_reg_3933 <= grp_fu_2533_p2;
        p_Val2_7_2_reg_3923 <= grp_fu_2524_p2;
        tmp_48_reg_3928 <= {{p_Val2_8_1_2_fu_2718_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_8)) begin
        p_Val2_3_cast_reg_3981[27 : 0] <= p_Val2_3_cast_fu_2929_p1[27 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        p_Val2_7_0_1_reg_3872 <= grp_fu_2272_p2;
        tmp_16_reg_3867 <= {{grp_fu_2263_p2[ap_const_lv32_3C : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        p_Val2_7_0_2_reg_3877 <= grp_fu_2423_p2;
        p_Val2_7_1_reg_3887 <= grp_fu_2432_p2;
        tmp_31_reg_3882 <= {{p_Val2_8_0_1_fu_2583_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        p_Val2_7_1_1_reg_3902 <= grp_fu_2481_p2;
        p_Val2_7_1_2_reg_3912 <= grp_fu_2490_p2;
        tmp_46_reg_3907 <= {{p_Val2_8_1_fu_2656_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0)))) begin
        reg_1022 <= grp_fu_1001_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_5_cast3_mid2_cast_reg_3338[2 : 0] <= t_V_5_cast3_mid2_cast_fu_1661_p1[2 : 0];
        t_V_5_mid_reg_3263 <= t_V_5_mid_fu_1521_p3;
        tmp1_0_1_cast_reg_3369 <= tmp1_0_1_cast_fu_1723_p2;
        tmp1_reg_3343 <= tmp1_fu_1683_p2;
        tmp_38_reg_3278 <= tmp_38_fu_1562_p1;
        tmp_40_reg_3349 <= tmp_40_fu_1695_p1;
        tmp_41_reg_3364 <= tmp_41_fu_1719_p1;
        tmp_42_reg_3375 <= tmp_42_fu_1735_p1;
        tmp_7_mid1_reg_3269 <= tmp_7_mid1_fu_1556_p2;
        x_V_2_dup_reg_3328 <= x_V_2_dup_fu_1648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_5_cast3_mid2_reg_3333 <= t_V_5_cast3_mid2_fu_1654_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter1) & (1'b0 == ap_reg_ppstg_exitcond7_mid2_reg_3187_pp0_iter1) & (1'b0 == ap_reg_ppstg_exitcond_flatten_mid_reg_3158_pp0_iter1))) begin
        tmp4_reg_3897 <= tmp4_fu_2613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_9) & (1'b0 == exitcond5_fu_2937_p2))) begin
        tmp6_reg_3994 <= tmp6_fu_2949_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_7) & (1'b0 == exitcond3_fu_2890_p2))) begin
        tmp_55_reg_3966 <= tmp_55_fu_2902_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_11)) begin
        tmp_56_reg_4012 <= tmp_56_fu_3004_p1;
        tmp_8_reg_4017 <= tmp_8_fu_3008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158))) begin
        weight_V_load_0_2_phi_reg_3223 <= weight_V_load_0_2_phi_fu_1437_p3;
        weight_V_load_1_0_phi_reg_3228 <= weight_V_load_1_0_phi_fu_1444_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_9)) begin
        x_V_reg_3989 <= x_V_fu_2943_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_10)) begin
        y_V_reg_4002 <= y_V_fu_2965_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st17_fsm_7) & ~(1'b0 == exitcond3_fu_2890_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_7) & ~(1'b0 == exitcond3_fu_2890_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_139) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_163) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_368) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_172) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_527) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_677) begin
        ap_sig_cseq_ST_st17_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_697) begin
        ap_sig_cseq_ST_st18_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_706) begin
        ap_sig_cseq_ST_st19_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_30) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_720) begin
        ap_sig_cseq_ST_st20_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_734) begin
        ap_sig_cseq_ST_st21_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_781) begin
        ap_sig_cseq_ST_st22_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_189) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        b_conv1_0_ce0 = 1'b1;
    end else begin
        b_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        b_conv1_1_ce0 = 1'b1;
    end else begin
        b_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        indvar_flatten3_phi_fu_832_p4 = indvar_flatten_next4_reg_3102;
    end else begin
        indvar_flatten3_phi_fu_832_p4 = indvar_flatten3_reg_828;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        indvar_flatten4_phi_fu_855_p4 = indvar_flatten_next3_reg_3218;
    end else begin
        indvar_flatten4_phi_fu_855_p4 = indvar_flatten4_reg_851;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        indvar_flatten_phi_fu_877_p4 = indvar_flatten_next_reg_3213;
    end else begin
        indvar_flatten_phi_fu_877_p4 = indvar_flatten_reg_873;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_0_V_address0 = newIndex4_fu_2510_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_0_V_address0 = newIndex34_fu_2461_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_0_V_address0 = newIndex30_fu_2336_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_0_V_address0 = newIndex22_fu_2068_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_0_V_address0 = newIndex8_fu_1713_p1;
    end else begin
        input_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_0_V_address1 = newIndex33_fu_2455_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_0_V_address1 = newIndex27_fu_2311_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_0_V_address1 = newIndex17_fu_2039_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_0_V_address1 = newIndex13_fu_1749_p1;
        end else begin
            input_0_V_address1 = 'bx;
        end
    end else begin
        input_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        input_0_V_ce0 = 1'b1;
    end else begin
        input_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        input_0_V_ce1 = 1'b1;
    end else begin
        input_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_1_V_address0 = newIndex4_fu_2510_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_1_V_address0 = newIndex34_fu_2461_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_1_V_address0 = newIndex30_fu_2336_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_1_V_address0 = newIndex22_fu_2068_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_1_V_address0 = newIndex8_fu_1713_p1;
    end else begin
        input_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_1_V_address1 = newIndex33_fu_2455_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_1_V_address1 = newIndex27_fu_2311_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_1_V_address1 = newIndex17_fu_2039_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_1_V_address1 = newIndex13_fu_1749_p1;
        end else begin
            input_1_V_address1 = 'bx;
        end
    end else begin
        input_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        input_1_V_ce0 = 1'b1;
    end else begin
        input_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        input_1_V_ce1 = 1'b1;
    end else begin
        input_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_12)) begin
        output_V_address0 = output_V_addr_1_reg_4007;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_V_address0 = output_V_addr_2_reg_3948;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_V_address0 = tmp_2_fu_1038_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_10)) begin
        output_V_address0 = tmp_1_fu_2994_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        output_V_address0 = tmp_4_fu_2846_p1;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st20_fsm_10) | (1'b1 == ap_sig_cseq_ST_st22_fsm_12) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_12)) begin
        output_V_d0 = p_Val2_2_cast_fu_3020_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_V_d0 = p_Val2_5_fu_2877_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_V_d0 = ap_const_lv32_0;
    end else begin
        output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_1026_p2)) | (1'b1 == ap_sig_cseq_ST_st22_fsm_12) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter2)))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_1_phi_fu_843_p4 = t_V_1_mid2_reg_3169;
    end else begin
        t_V_1_phi_fu_843_p4 = t_V_1_reg_839;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_3_phi_fu_866_p4 = t_V_3_mid2_reg_3195;
    end else begin
        t_V_3_phi_fu_866_p4 = t_V_3_reg_862;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_3098_pp0_iter1))) begin
        t_V_5_phi_fu_899_p4 = t_V_5_cast3_mid2_reg_3333;
    end else begin
        t_V_5_phi_fu_899_p4 = t_V_5_reg_895;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten4_reg_3098 == 1'b0))) begin
        t_V_7_phi_fu_888_p4 = y_V_1_reg_3787;
    end else begin
        t_V_7_phi_fu_888_p4 = t_V_7_reg_884;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_545) begin
            w_conv1_0_address0 = newIndex32_mid1_fu_2409_p1;
        end else if (ap_sig_539) begin
            w_conv1_0_address0 = newIndex32_mid_fu_2404_p1;
        end else if (ap_sig_533) begin
            w_conv1_0_address0 = newIndex32_fu_2399_p1;
        end else if (ap_sig_479) begin
            w_conv1_0_address0 = newIndex24_mid1_fu_2203_p1;
        end else if (ap_sig_471) begin
            w_conv1_0_address0 = newIndex29_mid1_fu_2224_p1;
        end else if (ap_sig_466) begin
            w_conv1_0_address0 = newIndex24_mid_fu_2146_p1;
        end else if (ap_sig_457) begin
            w_conv1_0_address0 = newIndex29_mid_fu_2167_p1;
        end else if (ap_sig_452) begin
            w_conv1_0_address0 = newIndex24_fu_2089_p1;
        end else if (ap_sig_444) begin
            w_conv1_0_address0 = newIndex29_fu_2110_p1;
        end else if (ap_sig_408) begin
            w_conv1_0_address0 = newIndex19_mid1_fu_1878_p1;
        end else if (ap_sig_401) begin
            w_conv1_0_address0 = newIndex21_mid1_fu_1899_p1;
        end else if (ap_sig_392) begin
            w_conv1_0_address0 = newIndex19_mid_fu_1824_p1;
        end else if (ap_sig_387) begin
            w_conv1_0_address0 = newIndex21_mid_fu_1845_p1;
        end else if (ap_sig_382) begin
            w_conv1_0_address0 = newIndex19_fu_1770_p1;
        end else if (ap_sig_375) begin
            w_conv1_0_address0 = newIndex21_fu_1791_p1;
        end else if (ap_sig_318) begin
            w_conv1_0_address0 = newIndex3_mid1_fu_1598_p1;
        end else if (ap_sig_298) begin
            w_conv1_0_address0 = newIndex11_mid_fu_1466_p1;
        end else if (ap_sig_291) begin
            w_conv1_0_address0 = newIndex15_mid_fu_1487_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_0_address0 = newIndex3_fu_1115_p1;
        end else begin
            w_conv1_0_address0 = 'bx;
        end
    end else begin
        w_conv1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_0_address1 = newIndex15_mid1_fu_1642_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_0_address1 = newIndex15_fu_1159_p1;
        end else begin
            w_conv1_0_address1 = 'bx;
        end
    end else begin
        w_conv1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_0_address2 = newIndex11_mid1_fu_1620_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_0_address2 = newIndex11_fu_1137_p1;
        end else begin
            w_conv1_0_address2 = 'bx;
        end
    end else begin
        w_conv1_0_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_0_address3 = newIndex1_mid1_fu_1576_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_0_address3 = newIndex1_fu_1093_p1;
        end else begin
            w_conv1_0_address3 = 'bx;
        end
    end else begin
        w_conv1_0_address3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_33_reg_3043) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_38_reg_3278) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        w_conv1_0_ce0 = 1'b1;
    end else begin
        w_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv1_0_ce1 = 1'b1;
    end else begin
        w_conv1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv1_0_ce2 = 1'b1;
    end else begin
        w_conv1_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv1_0_ce3 = 1'b1;
    end else begin
        w_conv1_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        w_conv1_0_ce4 = 1'b1;
    end else begin
        w_conv1_0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        w_conv1_0_ce5 = 1'b1;
    end else begin
        w_conv1_0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if (ap_sig_542) begin
            w_conv1_1_address0 = newIndex32_mid1_fu_2409_p1;
        end else if (ap_sig_536) begin
            w_conv1_1_address0 = newIndex32_mid_fu_2404_p1;
        end else if (ap_sig_530) begin
            w_conv1_1_address0 = newIndex32_fu_2399_p1;
        end else if (ap_sig_479) begin
            w_conv1_1_address0 = newIndex29_mid1_fu_2224_p1;
        end else if (ap_sig_471) begin
            w_conv1_1_address0 = newIndex24_mid1_fu_2203_p1;
        end else if (ap_sig_466) begin
            w_conv1_1_address0 = newIndex29_mid_fu_2167_p1;
        end else if (ap_sig_457) begin
            w_conv1_1_address0 = newIndex24_mid_fu_2146_p1;
        end else if (ap_sig_452) begin
            w_conv1_1_address0 = newIndex29_fu_2110_p1;
        end else if (ap_sig_444) begin
            w_conv1_1_address0 = newIndex24_fu_2089_p1;
        end else if (ap_sig_408) begin
            w_conv1_1_address0 = newIndex21_mid1_fu_1899_p1;
        end else if (ap_sig_401) begin
            w_conv1_1_address0 = newIndex19_mid1_fu_1878_p1;
        end else if (ap_sig_392) begin
            w_conv1_1_address0 = newIndex21_mid_fu_1845_p1;
        end else if (ap_sig_387) begin
            w_conv1_1_address0 = newIndex19_mid_fu_1824_p1;
        end else if (ap_sig_382) begin
            w_conv1_1_address0 = newIndex21_fu_1791_p1;
        end else if (ap_sig_375) begin
            w_conv1_1_address0 = newIndex19_fu_1770_p1;
        end else if (ap_sig_318) begin
            w_conv1_1_address0 = newIndex1_mid1_fu_1576_p1;
        end else if (ap_sig_298) begin
            w_conv1_1_address0 = newIndex15_mid_fu_1487_p1;
        end else if (ap_sig_291) begin
            w_conv1_1_address0 = newIndex11_mid_fu_1466_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_1_address0 = newIndex1_fu_1093_p1;
        end else begin
            w_conv1_1_address0 = 'bx;
        end
    end else begin
        w_conv1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_1_address1 = newIndex11_mid1_fu_1620_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_1_address1 = newIndex11_fu_1137_p1;
        end else begin
            w_conv1_1_address1 = 'bx;
        end
    end else begin
        w_conv1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_1_address2 = newIndex15_mid1_fu_1642_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_1_address2 = newIndex15_fu_1159_p1;
        end else begin
            w_conv1_1_address2 = 'bx;
        end
    end else begin
        w_conv1_1_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv1_1_address3 = newIndex3_mid1_fu_1598_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            w_conv1_1_address3 = newIndex3_fu_1115_p1;
        end else begin
            w_conv1_1_address3 = 'bx;
        end
    end else begin
        w_conv1_1_address3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_33_reg_3043)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_38_reg_3278)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_33_reg_3043) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_38_reg_3278) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        w_conv1_1_ce0 = 1'b1;
    end else begin
        w_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv1_1_ce1 = 1'b1;
    end else begin
        w_conv1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv1_1_ce2 = 1'b1;
    end else begin
        w_conv1_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv1_1_ce3 = 1'b1;
    end else begin
        w_conv1_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        w_conv1_1_ce4 = 1'b1;
    end else begin
        w_conv1_1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        w_conv1_1_ce5 = 1'b1;
    end else begin
        w_conv1_1_ce5 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == exitcond1_fu_1026_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if (~((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_7;
            end
        end
        ap_ST_pp0_stg1_fsm_3 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_4;
        end
        ap_ST_pp0_stg2_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_5;
        end
        ap_ST_pp0_stg3_fsm_5 : begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_6;
        end
        ap_ST_pp0_stg4_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
        end
        ap_ST_st17_fsm_7 : begin
            if (~(1'b0 == exitcond3_fu_2890_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_8;
            end
        end
        ap_ST_st18_fsm_8 : begin
            ap_NS_fsm = ap_ST_st19_fsm_9;
        end
        ap_ST_st19_fsm_9 : begin
            if ((1'b0 == exitcond5_fu_2937_p2)) begin
                ap_NS_fsm = ap_ST_st20_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_7;
            end
        end
        ap_ST_st20_fsm_10 : begin
            if (~(1'b0 == exitcond_fu_2959_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_11;
            end
        end
        ap_ST_st21_fsm_11 : begin
            ap_NS_fsm = ap_ST_st22_fsm_12;
        end
        ap_ST_st22_fsm_12 : begin
            ap_NS_fsm = ap_ST_st20_fsm_10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_0_1_cast_mid2210_v_fu_1514_p3 = ((exitcond_flatten_reg_3107[0:0] === 1'b1) ? weight_V_load_0_1_phi_mid_fu_1507_p3 : weight_V_load_0_1_phi_fu_1430_p3);

assign OP2_V_0_1_cast_mid2_v_fu_1925_p3 = ((exitcond_flatten_mid_reg_3158[0:0] === 1'b1) ? weight_V_load_0_1_phi_mid1_fu_1918_p3 : OP2_V_0_1_cast_mid2210_v_reg_3258);

assign OP2_V_0_2_cast_mid2214_v_fu_1851_p3 = ((exitcond_flatten_reg_3107[0:0] === 1'b1) ? grp_fu_952_p3 : weight_V_load_0_2_phi_reg_3223);

assign OP2_V_0_2_cast_mid2_v_fu_1938_p3 = ((exitcond_flatten_mid_reg_3158[0:0] === 1'b1) ? weight_V_load_0_2_phi_mid1_fu_1931_p3 : OP2_V_0_2_cast_mid2214_v_fu_1851_p3);

assign OP2_V_1_cast_mid2218_v_fu_1857_p3 = ((exitcond_flatten_reg_3107[0:0] === 1'b1) ? grp_fu_959_p3 : weight_V_load_1_0_phi_reg_3228);

assign OP2_V_1_cast_mid2_v_fu_1952_p3 = ((exitcond_flatten_mid_reg_3158[0:0] === 1'b1) ? weight_V_load_1_0_phi_mid1_fu_1945_p3 : OP2_V_1_cast_mid2218_v_fu_1857_p3);

assign OP2_V_cast_mid2206_v_fu_1500_p3 = ((exitcond_flatten_reg_3107[0:0] === 1'b1) ? weight_V_load_0_0_phi_mid_fu_1493_p3 : weight_V_load_0_0_phi_fu_1423_p3);

assign OP2_V_cast_mid2_v_fu_1912_p3 = ((exitcond_flatten_mid_reg_3158[0:0] === 1'b1) ? weight_V_load_0_0_phi_mid1_fu_1905_p3 : OP2_V_cast_mid2206_v_reg_3253);

always @ (*) begin
    ap_sig_139 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_163 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_172 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_189 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_291 = ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130));
end

always @ (*) begin
    ap_sig_298 = ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130));
end

always @ (*) begin
    ap_sig_30 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_318 = ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158));
end

always @ (*) begin
    ap_sig_368 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_375 = ((1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == tmp_33_reg_3043));
end

always @ (*) begin
    ap_sig_382 = ((1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == tmp_33_reg_3043));
end

always @ (*) begin
    ap_sig_387 = ((exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4));
end

always @ (*) begin
    ap_sig_392 = ((exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4));
end

always @ (*) begin
    ap_sig_401 = ((exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == tmp_38_reg_3278));
end

always @ (*) begin
    ap_sig_408 = ((exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == tmp_38_reg_3278));
end

always @ (*) begin
    ap_sig_444 = ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_33_reg_3043));
end

always @ (*) begin
    ap_sig_452 = ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_33_reg_3043));
end

always @ (*) begin
    ap_sig_457 = ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130));
end

always @ (*) begin
    ap_sig_466 = ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130));
end

always @ (*) begin
    ap_sig_471 = ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_38_reg_3278));
end

always @ (*) begin
    ap_sig_479 = ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_38_reg_3278));
end

always @ (*) begin
    ap_sig_527 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_530 = ((1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_33_reg_3043) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6));
end

always @ (*) begin
    ap_sig_533 = ((1'b0 == exitcond_flatten_reg_3107) & (1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_33_reg_3043) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6));
end

always @ (*) begin
    ap_sig_536 = ((exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & ~(1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6));
end

always @ (*) begin
    ap_sig_539 = ((exitcond_flatten4_reg_3098 == 1'b0) & (1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == exitcond_flatten_reg_3107) & (1'b0 == tmp_36_reg_3130) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6));
end

always @ (*) begin
    ap_sig_542 = ((exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & ~(1'b0 == tmp_38_reg_3278) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6));
end

always @ (*) begin
    ap_sig_545 = ((exitcond_flatten4_reg_3098 == 1'b0) & ~(1'b0 == exitcond_flatten_mid_reg_3158) & (1'b0 == tmp_38_reg_3278) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6));
end

always @ (*) begin
    ap_sig_677 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_697 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_706 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_720 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_734 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_781 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

assign b_conv1_0_address0 = newIndex6_fu_2916_p1;

assign b_conv1_1_address0 = newIndex6_fu_2916_p1;

assign biased_V_fu_2999_p2 = (output_V_q0 + p_Val2_3_cast_reg_3981);

assign exitcond1_fu_1026_p2 = ((t_V_reg_817 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond3_fu_2890_p2 = ((t_V_2_reg_907 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond4_fu_1281_p2 = ((t_V_7_phi_fu_888_p4 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign exitcond5_fu_2937_p2 = ((t_V_4_reg_930 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign exitcond7_mid2_fu_1355_p2 = (exitcond7_mid_fu_1287_p2 & not_exitcond_flatten_mid_fu_1349_p2);

assign exitcond7_mid_fu_1287_p2 = (exitcond4_fu_1281_p2 & not_exitcond_flatten_fu_1189_p2);

assign exitcond_flatten2_fu_1293_p2 = ((indvar_flatten_phi_fu_877_p4 == ap_const_lv6_19) ? 1'b1 : 1'b0);

assign exitcond_flatten4_fu_1171_p2 = ((indvar_flatten3_phi_fu_832_p4 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1183_p2 = ((indvar_flatten4_phi_fu_855_p4 == ap_const_lv6_19) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_1299_p2 = (exitcond_flatten2_fu_1293_p2 & not_exitcond_flatten_fu_1189_p2);

assign exitcond_flatten_not_fu_1343_p2 = (exitcond_flatten2_fu_1293_p2 ^ 1'b1);

assign exitcond_fu_2959_p2 = ((t_V_6_reg_941 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign grp_fu_1001_p3 = ((exitcond_flatten_mid_reg_3158[0:0] === 1'b1) ? grp_fu_994_p3 : grp_fu_980_p3);

assign grp_fu_1008_p3 = ((tmp_38_reg_3278[0:0] === 1'b1) ? w_conv1_0_q0 : w_conv1_1_q0);

assign grp_fu_1015_p3 = ((exitcond_flatten_mid_reg_3158[0:0] === 1'b1) ? grp_fu_1008_p3 : grp_fu_987_p3);

assign grp_fu_952_p3 = ((tmp_36_reg_3130[0:0] === 1'b1) ? w_conv1_1_q0 : w_conv1_0_q0);

assign grp_fu_959_p3 = ((tmp_36_reg_3130[0:0] === 1'b1) ? w_conv1_0_q0 : w_conv1_1_q0);

assign grp_fu_966_p3 = ((tmp_33_reg_3043[0:0] === 1'b1) ? w_conv1_1_q0 : w_conv1_0_q0);

assign grp_fu_973_p3 = ((tmp_33_reg_3043[0:0] === 1'b1) ? w_conv1_0_q0 : w_conv1_1_q0);

assign grp_fu_980_p3 = ((exitcond_flatten_reg_3107[0:0] === 1'b1) ? grp_fu_952_p3 : grp_fu_966_p3);

assign grp_fu_987_p3 = ((exitcond_flatten_reg_3107[0:0] === 1'b1) ? grp_fu_959_p3 : grp_fu_973_p3);

assign grp_fu_994_p3 = ((tmp_38_reg_3278[0:0] === 1'b1) ? w_conv1_1_q0 : w_conv1_0_q0);

assign i_V_fu_1032_p2 = (t_V_reg_817 + ap_const_lv10_1);

assign i_index_V_0_1_fu_1729_p2 = (tmp1_0_1_cast_fu_1723_p2 + t_V_5_cast3_mid2_cast_fu_1661_p1);

assign i_index_V_0_2_fu_2020_p2 = (tmp1_0_2_cast_fu_2015_p2 + t_V_5_cast3_mid2_cast_reg_3338);

assign i_index_V_1_1_fu_2292_p2 = (tmp1_0_1_cast_reg_3369 + tmp_15_1_cast1_mid2_cast_fu_2251_p1);

assign i_index_V_1_2_fu_2317_p2 = (tmp1_0_2_cast_reg_3491 + tmp_15_1_cast1_mid2_cast_fu_2251_p1);

assign i_index_V_1_fu_2045_p2 = (tmp1_reg_3343 + tmp_15_1_cast_mid2_cast_fu_1985_p1);

assign i_index_V_2_1_fu_2361_p2 = (tmp1_0_1_cast_reg_3369 + tmp_15_2_cast1_mid2_cast_fu_2254_p1);

assign i_index_V_2_2_fu_2380_p2 = (tmp1_0_2_cast_reg_3491 + tmp_15_2_cast1_mid2_cast_fu_2254_p1);

assign i_index_V_2_fu_2342_p2 = (tmp1_reg_3343 + tmp_15_2_cast_mid2_cast_fu_2257_p1);

assign i_index_V_fu_1689_p2 = (t_V_5_cast4_mid2_cast_fu_1665_p1 + tmp1_fu_1683_p2);

assign index_V_fu_2989_p2 = (tmp6_reg_3994 + tmp5_cast_fu_2985_p1);

assign indvar_flatten49_op_fu_1409_p2 = (ap_const_lv6_1 + indvar_flatten4_phi_fu_855_p4);

assign indvar_flatten_next3_fu_1415_p3 = ((exitcond_flatten_fu_1183_p2[0:0] === 1'b1) ? ap_const_lv6_1 : indvar_flatten49_op_fu_1409_p2);

assign indvar_flatten_next4_fu_1177_p2 = (ap_const_lv10_1 + indvar_flatten3_phi_fu_832_p4);

assign indvar_flatten_next_fu_1401_p3 = ((tmp_28_fu_1325_p2[0:0] === 1'b1) ? ap_const_lv6_1 : indvar_flatten_op_fu_1395_p2);

assign indvar_flatten_op_fu_1395_p2 = (ap_const_lv6_1 + indvar_flatten_phi_fu_877_p4);

assign input_V_load_0_0_phi_fu_2001_p3 = ((tmp_40_reg_3349[0:0] === 1'b1) ? input_1_V_q0 : input_0_V_q0);

assign input_V_load_0_1_phi_fu_2008_p3 = ((tmp_42_reg_3375[0:0] === 1'b1) ? input_1_V_q1 : input_0_V_q1);

assign input_V_load_0_2_phi_fu_2278_p3 = ((tmp_43_reg_3497[0:0] === 1'b1) ? input_1_V_q1 : input_0_V_q1);

assign input_V_load_1_0_phi_fu_2285_p3 = ((tmp_44_reg_3512[0:0] === 1'b1) ? input_1_V_q0 : input_0_V_q0);

assign input_V_load_1_1_phi_fu_2438_p3 = ((tmp_45_reg_3637[0:0] === 1'b1) ? input_1_V_q1 : input_0_V_q1);

assign input_V_load_1_2_phi_fu_2445_p3 = ((tmp_51_reg_3652[0:0] === 1'b1) ? input_1_V_q0 : input_0_V_q0);

assign input_V_load_2_0_phi_fu_2496_p3 = ((tmp_52_reg_3667[0:0] === 1'b1) ? input_1_V_q1 : input_0_V_q1);

assign input_V_load_2_1_phi_fu_2503_p3 = ((tmp_53_reg_3677[0:0] === 1'b1) ? input_1_V_q0 : input_0_V_q0);

assign input_V_load_2_2_phi_fu_2539_p3 = ((tmp_54_reg_3687[0:0] === 1'b1) ? input_1_V_q0 : input_0_V_q0);

assign m_V_fu_1319_p2 = (exitcond_flatten_fu_1183_p2 | t_V_3_not_fu_1313_p2);

assign n_V_1_fu_2896_p2 = (t_V_2_reg_907 + ap_const_lv6_1);

assign n_V_fu_1165_p2 = (ap_const_lv6_1 + t_V_1_phi_fu_843_p4);

assign newIndex11_fu_1137_p1 = newIndex7_fu_1127_p4;

assign newIndex11_mid1_fu_1620_p1 = newIndex7_mid1_fu_1610_p4;

assign newIndex11_mid_fu_1466_p1 = newIndex7_mid_fu_1456_p4;

assign newIndex12_fu_1739_p4 = {{i_index_V_0_1_fu_1729_p2[ap_const_lv32_5 : ap_const_lv32_1]}};

assign newIndex13_fu_1749_p1 = newIndex12_fu_1739_p4;

assign newIndex14_fu_1149_p4 = {{w_index_V_1_fu_1143_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex14_mid1_fu_1632_p4 = {{w_index_V_1_mid1_fu_1626_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex14_mid_fu_1477_p4 = {{w_index_V_1_mid_fu_1472_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex15_fu_1159_p1 = newIndex14_fu_1149_p4;

assign newIndex15_mid1_fu_1642_p1 = newIndex14_mid1_fu_1632_p4;

assign newIndex15_mid_fu_1487_p1 = newIndex14_mid_fu_1477_p4;

assign newIndex16_fu_2029_p4 = {{i_index_V_0_2_fu_2020_p2[ap_const_lv32_5 : ap_const_lv32_1]}};

assign newIndex17_fu_2039_p1 = newIndex16_fu_2029_p4;

assign newIndex18_fu_1760_p4 = {{w_index_V_1_1_fu_1755_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex18_mid1_fu_1868_p4 = {{w_index_V_1_1_mid1_fu_1863_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex18_mid_fu_1814_p4 = {{w_index_V_1_1_mid_fu_1809_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex19_fu_1770_p1 = newIndex18_fu_1760_p4;

assign newIndex19_mid1_fu_1878_p1 = newIndex18_mid1_fu_1868_p4;

assign newIndex19_mid_fu_1824_p1 = newIndex18_mid_fu_1814_p4;

assign newIndex1_fu_1093_p1 = newIndex9_fu_1083_p4;

assign newIndex1_mid1_fu_1576_p1 = newIndex9_mid1_fu_1566_p4;

assign newIndex1_mid_fu_1253_p1 = newIndex9_mid_fu_1243_p4;

assign newIndex20_fu_1781_p4 = {{w_index_V_1_2_fu_1776_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex20_mid1_fu_1889_p4 = {{w_index_V_1_2_mid1_fu_1884_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex20_mid_fu_1835_p4 = {{w_index_V_1_2_mid_fu_1830_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex21_fu_1791_p1 = newIndex20_fu_1781_p4;

assign newIndex21_mid1_fu_1899_p1 = newIndex20_mid1_fu_1889_p4;

assign newIndex21_mid_fu_1845_p1 = newIndex20_mid_fu_1835_p4;

assign newIndex22_fu_2068_p1 = $unsigned(tmp_19_fu_2064_p1);

assign newIndex23_fu_2079_p4 = {{w_index_V_2_fu_2074_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex23_mid1_fu_2193_p4 = {{w_index_V_2_mid1_fu_2188_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex23_mid_fu_2136_p4 = {{w_index_V_2_mid_fu_2131_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex24_fu_2089_p1 = newIndex23_fu_2079_p4;

assign newIndex24_mid1_fu_2203_p1 = newIndex23_mid1_fu_2193_p4;

assign newIndex24_mid_fu_2146_p1 = newIndex23_mid_fu_2136_p4;

assign newIndex25_fu_2301_p4 = {{i_index_V_1_1_fu_2292_p2[ap_const_lv32_5 : ap_const_lv32_1]}};

assign newIndex26_fu_2326_p4 = {{i_index_V_1_2_fu_2317_p2[ap_const_lv32_5 : ap_const_lv32_1]}};

assign newIndex27_fu_2311_p1 = newIndex25_fu_2301_p4;

assign newIndex28_fu_2100_p4 = {{w_index_V_2_1_fu_2095_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex28_mid1_fu_2214_p4 = {{w_index_V_2_1_mid1_fu_2209_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex28_mid_fu_2157_p4 = {{w_index_V_2_1_mid_fu_2152_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex29_fu_2110_p1 = newIndex28_fu_2100_p4;

assign newIndex29_mid1_fu_2224_p1 = newIndex28_mid1_fu_2214_p4;

assign newIndex29_mid_fu_2167_p1 = newIndex28_mid_fu_2157_p4;

assign newIndex2_fu_1105_p4 = {{w_index_V_0_1_fu_1099_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex2_mid1_fu_1588_p4 = {{w_index_V_0_1_mid1_fu_1582_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex2_mid_fu_1265_p4 = {{w_index_V_0_1_mid_fu_1259_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex30_fu_2336_p1 = newIndex26_fu_2326_p4;

assign newIndex32_fu_2399_p1 = newIndex31_reg_3537;

assign newIndex32_mid1_fu_2409_p1 = newIndex31_mid1_reg_3587;

assign newIndex32_mid_fu_2404_p1 = newIndex31_mid_reg_3562;

assign newIndex33_fu_2455_p1 = $unsigned(tmp_21_fu_2452_p1);

assign newIndex34_fu_2461_p1 = newIndex10_reg_3682;

assign newIndex3_fu_1115_p1 = newIndex2_fu_1105_p4;

assign newIndex3_mid1_fu_1598_p1 = newIndex2_mid1_fu_1588_p4;

assign newIndex3_mid_fu_1275_p1 = newIndex2_mid_fu_1265_p4;

assign newIndex4_fu_2510_p1 = newIndex_reg_3692;

assign newIndex5_fu_2906_p4 = {{t_V_2_reg_907[ap_const_lv32_5 : ap_const_lv32_1]}};

assign newIndex6_fu_2916_p1 = newIndex5_fu_2906_p4;

assign newIndex7_fu_1127_p4 = {{w_index_V_0_2_fu_1121_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex7_mid1_fu_1610_p4 = {{w_index_V_0_2_mid1_fu_1604_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex7_mid_fu_1456_p4 = {{w_index_V_0_2_mid_fu_1451_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex8_fu_1713_p1 = $unsigned(tmp_15_fu_1709_p1);

assign newIndex9_fu_1083_p4 = {{tmp_7_fu_1073_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex9_mid1_fu_1566_p4 = {{tmp_7_mid1_fu_1556_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign newIndex9_mid_fu_1243_p4 = {{tmp_7_mid_fu_1233_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign next_mul_fu_2884_p2 = (phi_mul_reg_918 + ap_const_lv10_19);

assign not_exitcond_flatten1_fu_1201_p2 = (exitcond_flatten_fu_1183_p2 ^ 1'b1);

assign not_exitcond_flatten_fu_1189_p2 = (exitcond_flatten_fu_1183_p2 ^ 1'b1);

assign not_exitcond_flatten_mid_fu_1349_p2 = (exitcond_flatten_fu_1183_p2 | exitcond_flatten_not_fu_1343_p2);

assign o_index_V_fu_2840_p2 = (tmp4_mid2_fu_2760_p3 + tmp3_cast_fu_2836_p1);

assign p_1_fu_2603_p1 = p_1_fu_2603_p10;

assign p_1_fu_2603_p10 = ap_reg_ppstg_t_V_1_reg_839_pp0_iter1;

assign p_1_fu_2603_p2 = (ap_const_lv10_19 * p_1_fu_2603_p1);

assign p_1_mid1_fu_2675_p1 = p_1_mid1_fu_2675_p10;

assign p_1_mid1_fu_2675_p10 = ap_reg_ppstg_n_V_reg_3093_pp0_iter2;

assign p_1_mid1_fu_2675_p2 = (ap_const_lv10_19 * p_1_mid1_fu_2675_p1);

assign p_1_mid2_fu_2734_p3 = ((ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter2[0:0] === 1'b1) ? p_1_mid1_reg_3917 : p_1_reg_3892);

assign p_3_cast_mid2_cast_fu_1339_p1 = p_3_cast_mid2_fu_1331_p3;

assign p_3_cast_mid2_fu_1331_p3 = ((exitcond_flatten_mid_fu_1299_p2[0:0] === 1'b1) ? m_V_fu_1319_p2 : p_3_cast_mid_fu_1207_p2);

assign p_3_cast_mid_fu_1207_p2 = (t_V_3_phi_fu_866_p4 & not_exitcond_flatten1_fu_1201_p2);

assign p_Val2_2_cast_fu_3020_p1 = p_Val2_2_s_fu_3014_p3;

assign p_Val2_2_s_fu_3014_p3 = ((tmp_8_reg_4017[0:0] === 1'b1) ? tmp_56_reg_4012 : ap_const_lv31_0);

assign p_Val2_3_cast_fu_2929_p1 = p_Val2_3_fu_2922_p3;

assign p_Val2_3_fu_2922_p3 = ((tmp_55_reg_3966[0:0] === 1'b1) ? b_conv1_1_q0 : b_conv1_0_q0);

assign p_Val2_5_fu_2877_p2 = (output_V_q0 + sum_V_2_2_fu_2867_p4);

assign p_Val2_8_0_1_fu_2583_p2 = ($signed(tmp_20_0_1_fu_2576_p1) + $signed(tmp_2115_0_1_cast_fu_2580_p1));

assign p_Val2_8_0_2_fu_2629_p2 = ($signed(tmp_20_0_2_fu_2619_p3) + $signed(tmp_2115_0_2_cast_fu_2626_p1));

assign p_Val2_8_1_1_fu_2691_p2 = ($signed(tmp_20_1_1_fu_2681_p3) + $signed(tmp_2115_1_1_cast_fu_2688_p1));

assign p_Val2_8_1_2_fu_2718_p2 = ($signed(tmp_20_1_2_fu_2707_p3) + $signed(tmp_2115_1_2_cast_fu_2715_p1));

assign p_Val2_8_1_fu_2656_p2 = ($signed(tmp_20_1_fu_2645_p3) + $signed(tmp_2115_1_cast_fu_2653_p1));

assign p_Val2_8_2_1_fu_2807_p2 = ($signed(tmp_20_2_1_fu_2796_p3) + $signed(tmp_2115_2_1_cast_fu_2804_p1));

assign p_Val2_8_2_2_fu_2861_p2 = ($signed(tmp_20_2_2_fu_2851_p3) + $signed(tmp_2115_2_2_cast_fu_2858_p1));

assign p_Val2_8_2_fu_2780_p2 = ($signed(tmp_20_2_fu_2770_p3) + $signed(tmp_2115_2_cast_fu_2777_p1));

assign p_shl2_cast_fu_1679_p1 = p_shl2_fu_1672_p3;

assign p_shl2_fu_1672_p3 = {{tmp2_reg_3207}, {ap_const_lv3_0}};

assign p_shl3_fu_2823_p3 = {{ap_reg_ppstg_t_V_7_mid2_reg_3200_pp0_iter2}, {ap_const_lv2_0}};

assign p_shl4_fu_2971_p3 = {{t_V_6_reg_941}, {ap_const_lv2_0}};

assign p_shl_cast_fu_1069_p1 = p_shl_fu_1061_p3;

assign p_shl_cast_mid1_fu_1552_p1 = p_shl_mid1_fu_1544_p3;

assign p_shl_cast_mid_fu_1229_p1 = p_shl_mid_fu_1221_p3;

assign p_shl_fu_1061_p3 = {{tmp_32_fu_1057_p1}, {ap_const_lv3_0}};

assign p_shl_mid1_fu_1544_p3 = {{tmp_37_fu_1540_p1}, {ap_const_lv3_0}};

assign p_shl_mid_fu_1221_p3 = {{tmp_35_fu_1217_p1}, {ap_const_lv3_0}};

assign sum_V_2_2_fu_2867_p4 = {{p_Val2_8_2_2_fu_2861_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign t_V_1_mid2_fu_1305_p3 = ((exitcond_flatten_fu_1183_p2[0:0] === 1'b1) ? n_V_fu_1165_p2 : t_V_1_phi_fu_843_p4);

assign t_V_3_cast_fu_1043_p1 = t_V_3_phi_fu_866_p4;

assign t_V_3_cast_mid1_fu_1528_p1 = m_V_reg_3175;

assign t_V_3_mid2_fu_1361_p3 = ((exitcond_flatten_mid_fu_1299_p2[0:0] === 1'b1) ? m_V_fu_1319_p2 : t_V_3_mid_fu_1195_p2);

assign t_V_3_mid_fu_1195_p2 = (t_V_3_phi_fu_866_p4 & not_exitcond_flatten_fu_1189_p2);

assign t_V_3_not_fu_1313_p2 = (t_V_3_phi_fu_866_p4 ^ 1'b1);

assign t_V_4_cast8_fu_2933_p1 = t_V_4_reg_930;

assign t_V_5_cast3_mid2_cast_fu_1661_p1 = t_V_5_cast3_mid2_fu_1654_p3;

assign t_V_5_cast3_mid2_fu_1654_p3 = ((exitcond7_mid2_reg_3187[0:0] === 1'b1) ? x_V_2_dup_fu_1648_p2 : t_V_5_mid_fu_1521_p3);

assign t_V_5_cast4_mid2_cast_fu_1665_p1 = t_V_5_cast3_mid2_fu_1654_p3;

assign t_V_5_cast_fu_2609_p1 = ap_reg_ppstg_t_V_5_reg_895_pp0_iter1;

assign t_V_5_cast_mid1_fu_2751_p1 = ap_reg_ppstg_x_V_2_dup_reg_3328_pp0_iter2;

assign t_V_5_mid_fu_1521_p3 = ((tmp_28_reg_3180[0:0] === 1'b1) ? ap_const_lv3_0 : t_V_5_phi_fu_899_p4);

assign t_V_6_cast7_fu_2955_p1 = t_V_6_reg_941;

assign t_V_7_cast_fu_2767_p1 = ap_reg_ppstg_t_V_7_mid2_reg_3200_pp0_iter2;

assign t_V_7_mid2_fu_1381_p3 = ((tmp_39_fu_1375_p2[0:0] === 1'b1) ? ap_const_lv3_0 : t_V_7_phi_fu_888_p4);

assign tmp1_0_1_cast_fu_1723_p2 = (ap_const_lv6_7 + tmp_41_fu_1719_p1);

assign tmp1_0_2_cast_fu_2015_p2 = (ap_const_lv6_E + tmp_41_reg_3364);

assign tmp1_fu_1683_p2 = (p_shl2_cast_fu_1679_p1 - tmp2_cast1_fu_1669_p1);

assign tmp2_cast1_fu_1669_p1 = tmp2_reg_3207;

assign tmp2_fu_1389_p2 = (t_V_7_mid2_fu_1381_p3 + p_3_cast_mid2_cast_fu_1339_p1);

assign tmp3_cast_fu_2836_p1 = tmp3_fu_2830_p2;

assign tmp3_fu_2830_p2 = (p_shl3_fu_2823_p3 + t_V_7_cast_fu_2767_p1);

assign tmp4_fu_2613_p2 = (p_1_fu_2603_p2 + t_V_5_cast_fu_2609_p1);

assign tmp4_mid1_fu_2754_p2 = (t_V_5_cast_mid1_fu_2751_p1 + p_1_mid2_fu_2734_p3);

assign tmp4_mid2_fu_2760_p3 = ((ap_reg_ppstg_exitcond7_mid2_reg_3187_pp0_iter2[0:0] === 1'b1) ? tmp4_mid1_fu_2754_p2 : tmp4_mid3_fu_2744_p3);

assign tmp4_mid3_fu_2744_p3 = ((ap_reg_ppstg_exitcond_flatten_mid_reg_3158_pp0_iter2[0:0] === 1'b1) ? p_1_mid2_fu_2734_p3 : tmp4_mid_fu_2739_p3);

assign tmp4_mid_fu_2739_p3 = ((ap_reg_ppstg_exitcond_flatten_reg_3107_pp0_iter2[0:0] === 1'b1) ? p_1_mid1_reg_3917 : tmp4_reg_3897);

assign tmp5_cast_fu_2985_p1 = tmp5_fu_2979_p2;

assign tmp5_fu_2979_p2 = (p_shl4_fu_2971_p3 + t_V_6_cast7_fu_2955_p1);

assign tmp6_fu_2949_p2 = (t_V_4_cast8_fu_2933_p1 + phi_mul_reg_918);

assign tmp_15_1_cast1_mid2_cast_fu_2251_p1 = tmp_15_1_cast1_mid2_reg_3470;

assign tmp_15_1_cast1_mid2_fu_1978_p3 = ((exitcond7_mid2_reg_3187[0:0] === 1'b1) ? x_V_2_mid1_fu_1973_p2 : tmp_15_1_cast1_mid_fu_1959_p3);

assign tmp_15_1_cast1_mid_fu_1959_p3 = ((tmp_28_reg_3180[0:0] === 1'b1) ? ap_const_lv3_1 : x_V_2_fu_1797_p2);

assign tmp_15_1_cast_mid2_cast_fu_1985_p1 = tmp_15_1_cast1_mid2_fu_1978_p3;

assign tmp_15_2_cast1_mid2_cast_fu_2254_p1 = tmp_15_2_cast1_mid2_reg_3475;

assign tmp_15_2_cast1_mid2_fu_1994_p3 = ((exitcond7_mid2_reg_3187[0:0] === 1'b1) ? tmp_15_2_mid1_fu_1989_p2 : tmp_15_2_cast1_mid_fu_1966_p3);

assign tmp_15_2_cast1_mid_fu_1966_p3 = ((tmp_28_reg_3180[0:0] === 1'b1) ? ap_const_lv3_2 : tmp_15_2_fu_1803_p2);

assign tmp_15_2_cast_mid2_cast_fu_2257_p1 = tmp_15_2_cast1_mid2_reg_3475;

assign tmp_15_2_fu_1803_p2 = (ap_const_lv3_2 + t_V_5_reg_895);

assign tmp_15_2_mid1_fu_1989_p2 = (ap_const_lv3_3 + t_V_5_mid_reg_3263);

assign tmp_15_fu_1709_p1 = $signed(tmp_s_fu_1699_p4);

assign tmp_18_fu_2054_p4 = {{i_index_V_1_fu_2045_p2[ap_const_lv32_6 : ap_const_lv32_1]}};

assign tmp_19_fu_2064_p1 = $signed(tmp_18_fu_2054_p4);

assign tmp_1_fu_2994_p1 = index_V_fu_2989_p2;

assign tmp_20_0_1_fu_2576_p1 = $signed(tmp_30_fu_2569_p3);

assign tmp_20_0_2_fu_2619_p3 = {{tmp_31_reg_3882}, {ap_const_lv30_0}};

assign tmp_20_1_1_fu_2681_p3 = {{tmp_46_reg_3907}, {ap_const_lv30_0}};

assign tmp_20_1_2_fu_2707_p3 = {{tmp_47_fu_2697_p4}, {ap_const_lv30_0}};

assign tmp_20_1_fu_2645_p3 = {{tmp_34_fu_2635_p4}, {ap_const_lv30_0}};

assign tmp_20_2_1_fu_2796_p3 = {{tmp_49_fu_2786_p4}, {ap_const_lv30_0}};

assign tmp_20_2_2_fu_2851_p3 = {{tmp_50_reg_3943}, {ap_const_lv30_0}};

assign tmp_20_2_fu_2770_p3 = {{tmp_48_reg_3928}, {ap_const_lv30_0}};

assign tmp_2115_0_1_cast_fu_2580_p1 = $signed(p_Val2_7_0_1_reg_3872);

assign tmp_2115_0_2_cast_fu_2626_p1 = $signed(p_Val2_7_0_2_reg_3877);

assign tmp_2115_1_1_cast_fu_2688_p1 = $signed(p_Val2_7_1_1_reg_3902);

assign tmp_2115_1_2_cast_fu_2715_p1 = $signed(p_Val2_7_1_2_reg_3912);

assign tmp_2115_1_cast_fu_2653_p1 = $signed(p_Val2_7_1_reg_3887);

assign tmp_2115_2_1_cast_fu_2804_p1 = $signed(p_Val2_7_2_1_reg_3933);

assign tmp_2115_2_2_cast_fu_2858_p1 = $signed(p_Val2_7_2_2_reg_3938);

assign tmp_2115_2_cast_fu_2777_p1 = $signed(p_Val2_7_2_reg_3923);

assign tmp_21_fu_2452_p1 = $signed(tmp_20_reg_3672);

assign tmp_28_fu_1325_p2 = (exitcond_flatten_mid_fu_1299_p2 | exitcond_flatten_fu_1183_p2);

assign tmp_29_fu_1369_p2 = (exitcond7_mid2_fu_1355_p2 | exitcond_flatten_mid_fu_1299_p2);

assign tmp_2_fu_1038_p1 = t_V_reg_817;

assign tmp_30_fu_2569_p3 = {{tmp_16_reg_3867}, {ap_const_lv30_0}};

assign tmp_32_fu_1057_p1 = tmp_6_fu_1047_p2[4:0];

assign tmp_33_fu_1079_p1 = tmp_7_fu_1073_p2[0:0];

assign tmp_34_fu_2635_p4 = {{p_Val2_8_0_2_fu_2629_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_35_fu_1217_p1 = n_V_fu_1165_p2[4:0];

assign tmp_36_fu_1239_p1 = tmp_7_mid_fu_1233_p2[0:0];

assign tmp_37_fu_1540_p1 = tmp_6_mid1_fu_1531_p2[4:0];

assign tmp_38_fu_1562_p1 = tmp_7_mid1_fu_1556_p2[0:0];

assign tmp_39_fu_1375_p2 = (tmp_29_fu_1369_p2 | exitcond_flatten_fu_1183_p2);

assign tmp_40_fu_1695_p1 = i_index_V_fu_1689_p2[0:0];

assign tmp_41_fu_1719_p1 = tmp1_fu_1683_p2[5:0];

assign tmp_42_fu_1735_p1 = i_index_V_0_1_fu_1729_p2[0:0];

assign tmp_43_fu_2025_p1 = i_index_V_0_2_fu_2020_p2[0:0];

assign tmp_44_fu_2050_p1 = i_index_V_1_fu_2045_p2[0:0];

assign tmp_45_fu_2297_p1 = i_index_V_1_1_fu_2292_p2[0:0];

assign tmp_47_fu_2697_p4 = {{p_Val2_8_1_1_fu_2691_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_49_fu_2786_p4 = {{p_Val2_8_2_fu_2780_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_4_fu_2846_p1 = o_index_V_fu_2840_p2;

assign tmp_51_fu_2322_p1 = i_index_V_1_2_fu_2317_p2[0:0];

assign tmp_52_fu_2347_p1 = i_index_V_2_fu_2342_p2[0:0];

assign tmp_53_fu_2366_p1 = i_index_V_2_1_fu_2361_p2[0:0];

assign tmp_54_fu_2385_p1 = i_index_V_2_2_fu_2380_p2[0:0];

assign tmp_55_fu_2902_p1 = t_V_2_reg_907[0:0];

assign tmp_56_fu_3004_p1 = biased_V_fu_2999_p2[30:0];

assign tmp_6_cast2_fu_1053_p1 = tmp_6_fu_1047_p2;

assign tmp_6_cast2_mid1_fu_1536_p1 = tmp_6_mid1_fu_1531_p2;

assign tmp_6_cast2_mid_fu_1213_p1 = n_V_fu_1165_p2;

assign tmp_6_fu_1047_p2 = (t_V_1_phi_fu_843_p4 + t_V_3_cast_fu_1043_p1);

assign tmp_6_mid1_fu_1531_p2 = (t_V_3_cast_mid1_fu_1528_p1 + t_V_1_mid2_reg_3169);

assign tmp_7_fu_1073_p2 = (p_shl_cast_fu_1069_p1 + tmp_6_cast2_fu_1053_p1);

assign tmp_7_mid1_fu_1556_p2 = (tmp_6_cast2_mid1_fu_1536_p1 + p_shl_cast_mid1_fu_1552_p1);

assign tmp_7_mid_fu_1233_p2 = (tmp_6_cast2_mid_fu_1213_p1 + p_shl_cast_mid_fu_1229_p1);

assign tmp_8_fu_3008_p2 = (($signed(biased_V_fu_2999_p2) > $signed(32'b00000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_s_fu_1699_p4 = {{i_index_V_fu_1689_p2[ap_const_lv32_6 : ap_const_lv32_1]}};

assign w_conv1_0_address4 = newIndex3_mid_fu_1275_p1;

assign w_conv1_0_address5 = newIndex1_mid_fu_1253_p1;

assign w_conv1_1_address4 = newIndex1_mid_fu_1253_p1;

assign w_conv1_1_address5 = newIndex3_mid_fu_1275_p1;

assign w_index_V_0_1_fu_1099_p2 = (ap_const_lv9_3 + tmp_7_fu_1073_p2);

assign w_index_V_0_1_mid1_fu_1582_p2 = (ap_const_lv9_3 + tmp_7_mid1_fu_1556_p2);

assign w_index_V_0_1_mid_fu_1259_p2 = (ap_const_lv9_3 + tmp_7_mid_fu_1233_p2);

assign w_index_V_0_2_fu_1121_p2 = (ap_const_lv9_6 + tmp_7_fu_1073_p2);

assign w_index_V_0_2_mid1_fu_1604_p2 = (ap_const_lv9_6 + tmp_7_mid1_fu_1556_p2);

assign w_index_V_0_2_mid_fu_1451_p2 = (ap_const_lv9_6 + tmp_7_mid_reg_3119);

assign w_index_V_1_1_fu_1755_p2 = (ap_const_lv9_4 + tmp_7_reg_3034);

assign w_index_V_1_1_mid1_fu_1863_p2 = (ap_const_lv9_4 + tmp_7_mid1_reg_3269);

assign w_index_V_1_1_mid_fu_1809_p2 = (ap_const_lv9_4 + tmp_7_mid_reg_3119);

assign w_index_V_1_2_fu_1776_p2 = (ap_const_lv9_7 + tmp_7_reg_3034);

assign w_index_V_1_2_mid1_fu_1884_p2 = (ap_const_lv9_7 + tmp_7_mid1_reg_3269);

assign w_index_V_1_2_mid_fu_1830_p2 = (ap_const_lv9_7 + tmp_7_mid_reg_3119);

assign w_index_V_1_fu_1143_p2 = (ap_const_lv9_1 + tmp_7_fu_1073_p2);

assign w_index_V_1_mid1_fu_1626_p2 = (ap_const_lv9_1 + tmp_7_mid1_fu_1556_p2);

assign w_index_V_1_mid_fu_1472_p2 = (ap_const_lv9_1 + tmp_7_mid_reg_3119);

assign w_index_V_2_1_fu_2095_p2 = (ap_const_lv9_5 + tmp_7_reg_3034);

assign w_index_V_2_1_mid1_fu_2209_p2 = (ap_const_lv9_5 + tmp_7_mid1_reg_3269);

assign w_index_V_2_1_mid_fu_2152_p2 = (ap_const_lv9_5 + tmp_7_mid_reg_3119);

assign w_index_V_2_2_fu_2116_p2 = (ap_const_lv9_8 + tmp_7_reg_3034);

assign w_index_V_2_2_mid1_fu_2230_p2 = (ap_const_lv9_8 + tmp_7_mid1_reg_3269);

assign w_index_V_2_2_mid_fu_2173_p2 = (ap_const_lv9_8 + tmp_7_mid_reg_3119);

assign w_index_V_2_fu_2074_p2 = (ap_const_lv9_2 + tmp_7_reg_3034);

assign w_index_V_2_mid1_fu_2188_p2 = (ap_const_lv9_2 + tmp_7_mid1_reg_3269);

assign w_index_V_2_mid_fu_2131_p2 = (ap_const_lv9_2 + tmp_7_mid_reg_3119);

assign weight_V_load_0_0_phi_fu_1423_p3 = ((tmp_33_reg_3043[0:0] === 1'b1) ? w_conv1_1_q0 : w_conv1_0_q3);

assign weight_V_load_0_0_phi_mid1_fu_1905_p3 = ((tmp_38_reg_3278[0:0] === 1'b1) ? w_conv1_1_q0 : w_conv1_0_q3);

assign weight_V_load_0_0_phi_mid_fu_1493_p3 = ((tmp_36_reg_3130[0:0] === 1'b1) ? w_conv1_1_q4 : w_conv1_0_q5);

assign weight_V_load_0_1_phi_fu_1430_p3 = ((tmp_33_reg_3043[0:0] === 1'b1) ? w_conv1_0_q0 : w_conv1_1_q3);

assign weight_V_load_0_1_phi_mid1_fu_1918_p3 = ((tmp_38_reg_3278[0:0] === 1'b1) ? w_conv1_0_q0 : w_conv1_1_q3);

assign weight_V_load_0_1_phi_mid_fu_1507_p3 = ((tmp_36_reg_3130[0:0] === 1'b1) ? w_conv1_0_q4 : w_conv1_1_q5);

assign weight_V_load_0_2_phi_fu_1437_p3 = ((tmp_33_reg_3043[0:0] === 1'b1) ? w_conv1_1_q1 : w_conv1_0_q2);

assign weight_V_load_0_2_phi_mid1_fu_1931_p3 = ((tmp_38_reg_3278[0:0] === 1'b1) ? w_conv1_1_q1 : w_conv1_0_q2);

assign weight_V_load_1_0_phi_fu_1444_p3 = ((tmp_33_reg_3043[0:0] === 1'b1) ? w_conv1_0_q1 : w_conv1_1_q2);

assign weight_V_load_1_0_phi_mid1_fu_1945_p3 = ((tmp_38_reg_3278[0:0] === 1'b1) ? w_conv1_0_q1 : w_conv1_1_q2);

assign x_V_2_dup_fu_1648_p2 = (ap_const_lv3_1 + t_V_5_mid_fu_1521_p3);

assign x_V_2_fu_1797_p2 = (ap_const_lv3_1 + t_V_5_reg_895);

assign x_V_2_mid1_fu_1973_p2 = (ap_const_lv3_2 + t_V_5_mid_reg_3263);

assign x_V_fu_2943_p2 = (t_V_4_reg_930 + ap_const_lv3_1);

assign y_V_1_fu_2466_p2 = (ap_const_lv3_1 + t_V_7_mid2_reg_3200);

assign y_V_fu_2965_p2 = (t_V_6_reg_941 + ap_const_lv3_1);

always @ (posedge ap_clk) begin
    t_V_5_cast3_mid2_cast_reg_3338[5:3] <= 3'b000;
    p_Val2_3_cast_reg_3981[31:28] <= 4'b0000;
end

endmodule //dut_perform_conv
