// Seed: 2358742720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6,
    input supply0 id_7
    , id_15,
    output uwire id_8,
    output supply0 id_9,
    input tri id_10,
    output supply1 id_11,
    output tri id_12,
    input supply1 id_13
);
  generate
    supply1 id_16 = 1;
  endgenerate
  xor primCall (id_5, id_13, id_0, id_7, id_15, id_16, id_10, id_3, id_6, id_4);
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15
  );
endmodule
