-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pynqrypt_encrypt_ctr_encrypt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_nonce_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    this_nonce_ce0 : OUT STD_LOGIC;
    this_nonce_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    pynqrypt_round_keys_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pynqrypt_round_keys_ce0 : OUT STD_LOGIC;
    pynqrypt_round_keys_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    pynqrypt_round_keys_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pynqrypt_round_keys_ce1 : OUT STD_LOGIC;
    pynqrypt_round_keys_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    plaintext_length_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    plaintext_length_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    plaintext_length_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    plaintext_length_empty_n : IN STD_LOGIC;
    plaintext_length_read : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    plaintext_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    plaintext_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    plaintext_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    plaintext_empty_n : IN STD_LOGIC;
    plaintext_read : OUT STD_LOGIC;
    ciphertext_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    ciphertext_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    ciphertext_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ciphertext_empty_n : IN STD_LOGIC;
    ciphertext_read : OUT STD_LOGIC );
end;


architecture behav of pynqrypt_encrypt_ctr_encrypt is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFFFFFEF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111101111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal plaintext_length_blk_n : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln23_reg_540 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_phi_mux_icmp_ln23_pr_phi_fu_198_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal icmp_ln23_pr_reg_194 : STD_LOGIC_VECTOR (0 downto 0);
    signal plaintext_blk_n : STD_LOGIC;
    signal ciphertext_blk_n : STD_LOGIC;
    signal ciphertext_read_reg_460 : STD_LOGIC_VECTOR (63 downto 0);
    signal plaintext_read_reg_465 : STD_LOGIC_VECTOR (63 downto 0);
    signal plaintext_length_read_reg_470 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln21_fu_254_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln21_reg_496 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln22_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln22_reg_501 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln22_fu_310_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln22_reg_512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln21_1_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_fu_323_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln200_reg_518 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln200_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_reg_523 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln22_2_fu_333_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln22_2_reg_528 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal block_size_fu_337_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal block_size_reg_534 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln23_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln21_fu_361_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln21_reg_545 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln22_1_fu_369_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln22_1_reg_550 : STD_LOGIC_VECTOR (63 downto 0);
    signal block_nonce_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal block_nonce_ce0 : STD_LOGIC;
    signal block_nonce_we0 : STD_LOGIC;
    signal block_nonce_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal block_nonce_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal block_nonce_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal block_nonce_ce1 : STD_LOGIC;
    signal block_nonce_we1 : STD_LOGIC;
    signal block_nonce_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal block_nonce_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal block_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal block_ce0 : STD_LOGIC;
    signal block_we0 : STD_LOGIC;
    signal block_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal block_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal block_ce1 : STD_LOGIC;
    signal block_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_ap_start : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_ap_done : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_ap_idle : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_ap_ready : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_block_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_1_fu_206_block_r_ce0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_block_r_we0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_block_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ctr_encrypt_Pipeline_2_fu_215_ap_start : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_2_fu_215_ap_done : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_2_fu_215_ap_idle : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_2_fu_215_ap_ready : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_2_fu_215_this_nonce_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_2_fu_215_this_nonce_ce0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_ce0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_we0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_block_fu_222_ap_start : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_ap_done : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_ap_idle : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_ap_ready : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_ce1 : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_block_fu_222_state_ce0 : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_state_we0 : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_encrypt_block_fu_222_state_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_encrypt_block_fu_222_state_ce1 : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_state_we1 : STD_LOGIC;
    signal grp_aes_encrypt_block_fu_222_state_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_idle : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_ready : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_ce0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_we0 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce1 : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_ap_start : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_ap_done : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_ap_idle : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_ap_ready : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_ctr_encrypt_Pipeline_4_fu_238_block_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ctr_encrypt_Pipeline_4_fu_238_block_r_ce0 : STD_LOGIC;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal grp_ctr_encrypt_Pipeline_1_fu_206_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_NS_fsm_state11 : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_ctr_encrypt_Pipeline_2_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_aes_encrypt_block_fu_222_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_ctr_encrypt_Pipeline_4_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state20 : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_block_state19_io : BOOLEAN;
    signal ap_block_state26 : BOOLEAN;
    signal i_1_fu_106 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_3_fu_425_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal indvars_iv_fu_110 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln21_fu_430_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal trunc_ln21_fu_250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_fu_288_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln22_fu_284_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_3_fu_299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln22_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln22_1_fu_304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln22_fu_318_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln21_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln21_1_fu_355_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pynqrypt_encrypt_ctr_encrypt_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        add_ln22_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        block_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        block_r_ce0 : OUT STD_LOGIC;
        block_r_we0 : OUT STD_LOGIC;
        block_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        zext_ln22 : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component pynqrypt_encrypt_ctr_encrypt_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_nonce_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_nonce_ce0 : OUT STD_LOGIC;
        this_nonce_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        block_nonce_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        block_nonce_ce0 : OUT STD_LOGIC;
        block_nonce_we0 : OUT STD_LOGIC;
        block_nonce_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pynqrypt_encrypt_aes_encrypt_block IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pynqrypt_round_keys_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pynqrypt_round_keys_ce0 : OUT STD_LOGIC;
        pynqrypt_round_keys_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pynqrypt_round_keys_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pynqrypt_round_keys_ce1 : OUT STD_LOGIC;
        pynqrypt_round_keys_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_we1 : OUT STD_LOGIC;
        state_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pynqrypt_encrypt_ctr_encrypt_Pipeline_VITIS_LOOP_43_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln21 : IN STD_LOGIC_VECTOR (63 downto 0);
        block_nonce_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        block_nonce_ce0 : OUT STD_LOGIC;
        block_nonce_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        block_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        block_r_ce0 : OUT STD_LOGIC;
        block_r_we0 : OUT STD_LOGIC;
        block_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_r_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        block_r_ce1 : OUT STD_LOGIC;
        block_r_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pynqrypt_encrypt_ctr_encrypt_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        add_ln22_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        block_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        block_r_ce0 : OUT STD_LOGIC;
        block_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln22 : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pynqrypt_encrypt_ctr_encrypt_block_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    block_nonce_U : component pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => block_nonce_address0,
        ce0 => block_nonce_ce0,
        we0 => block_nonce_we0,
        d0 => block_nonce_d0,
        q0 => block_nonce_q0,
        address1 => block_nonce_address1,
        ce1 => block_nonce_ce1,
        we1 => block_nonce_we1,
        d1 => block_nonce_d1,
        q1 => block_nonce_q1);

    block_U : component pynqrypt_encrypt_ctr_encrypt_block_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => block_address0,
        ce0 => block_ce0,
        we0 => block_we0,
        d0 => block_d0,
        q0 => block_q0,
        address1 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_address1,
        ce1 => block_ce1,
        q1 => block_q1);

    grp_ctr_encrypt_Pipeline_1_fu_206 : component pynqrypt_encrypt_ctr_encrypt_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ctr_encrypt_Pipeline_1_fu_206_ap_start,
        ap_done => grp_ctr_encrypt_Pipeline_1_fu_206_ap_done,
        ap_idle => grp_ctr_encrypt_Pipeline_1_fu_206_ap_idle,
        ap_ready => grp_ctr_encrypt_Pipeline_1_fu_206_ap_ready,
        m_axi_gmem_AWVALID => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        add_ln22_2 => add_ln22_2_reg_528,
        block_r_address0 => grp_ctr_encrypt_Pipeline_1_fu_206_block_r_address0,
        block_r_ce0 => grp_ctr_encrypt_Pipeline_1_fu_206_block_r_ce0,
        block_r_we0 => grp_ctr_encrypt_Pipeline_1_fu_206_block_r_we0,
        block_r_d0 => grp_ctr_encrypt_Pipeline_1_fu_206_block_r_d0,
        zext_ln22 => block_size_reg_534);

    grp_ctr_encrypt_Pipeline_2_fu_215 : component pynqrypt_encrypt_ctr_encrypt_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ctr_encrypt_Pipeline_2_fu_215_ap_start,
        ap_done => grp_ctr_encrypt_Pipeline_2_fu_215_ap_done,
        ap_idle => grp_ctr_encrypt_Pipeline_2_fu_215_ap_idle,
        ap_ready => grp_ctr_encrypt_Pipeline_2_fu_215_ap_ready,
        this_nonce_address0 => grp_ctr_encrypt_Pipeline_2_fu_215_this_nonce_address0,
        this_nonce_ce0 => grp_ctr_encrypt_Pipeline_2_fu_215_this_nonce_ce0,
        this_nonce_q0 => this_nonce_q0,
        block_nonce_address0 => grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_address0,
        block_nonce_ce0 => grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_ce0,
        block_nonce_we0 => grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_we0,
        block_nonce_d0 => grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_d0);

    grp_aes_encrypt_block_fu_222 : component pynqrypt_encrypt_aes_encrypt_block
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_encrypt_block_fu_222_ap_start,
        ap_done => grp_aes_encrypt_block_fu_222_ap_done,
        ap_idle => grp_aes_encrypt_block_fu_222_ap_idle,
        ap_ready => grp_aes_encrypt_block_fu_222_ap_ready,
        pynqrypt_round_keys_address0 => grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_address0,
        pynqrypt_round_keys_ce0 => grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_ce0,
        pynqrypt_round_keys_q0 => pynqrypt_round_keys_q0,
        pynqrypt_round_keys_address1 => grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_address1,
        pynqrypt_round_keys_ce1 => grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_ce1,
        pynqrypt_round_keys_q1 => pynqrypt_round_keys_q1,
        state_address0 => grp_aes_encrypt_block_fu_222_state_address0,
        state_ce0 => grp_aes_encrypt_block_fu_222_state_ce0,
        state_we0 => grp_aes_encrypt_block_fu_222_state_we0,
        state_d0 => grp_aes_encrypt_block_fu_222_state_d0,
        state_q0 => block_nonce_q0,
        state_address1 => grp_aes_encrypt_block_fu_222_state_address1,
        state_ce1 => grp_aes_encrypt_block_fu_222_state_ce1,
        state_we1 => grp_aes_encrypt_block_fu_222_state_we1,
        state_d1 => grp_aes_encrypt_block_fu_222_state_d1,
        state_q1 => block_nonce_q1);

    grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231 : component pynqrypt_encrypt_ctr_encrypt_Pipeline_VITIS_LOOP_43_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start,
        ap_done => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done,
        ap_idle => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_idle,
        ap_ready => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_ready,
        select_ln21 => select_ln21_reg_545,
        block_nonce_address0 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_address0,
        block_nonce_ce0 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_ce0,
        block_nonce_q0 => block_nonce_q0,
        block_r_address0 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_address0,
        block_r_ce0 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce0,
        block_r_we0 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_we0,
        block_r_d0 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_d0,
        block_r_address1 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_address1,
        block_r_ce1 => grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce1,
        block_r_q1 => block_q1);

    grp_ctr_encrypt_Pipeline_4_fu_238 : component pynqrypt_encrypt_ctr_encrypt_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ctr_encrypt_Pipeline_4_fu_238_ap_start,
        ap_done => grp_ctr_encrypt_Pipeline_4_fu_238_ap_done,
        ap_idle => grp_ctr_encrypt_Pipeline_4_fu_238_ap_idle,
        ap_ready => grp_ctr_encrypt_Pipeline_4_fu_238_ap_ready,
        m_axi_gmem_AWVALID => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => m_axi_gmem_WREADY,
        m_axi_gmem_WDATA => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv8_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => m_axi_gmem_BVALID,
        m_axi_gmem_BREADY => grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => m_axi_gmem_BRESP,
        m_axi_gmem_BID => m_axi_gmem_BID,
        m_axi_gmem_BUSER => m_axi_gmem_BUSER,
        add_ln22_1 => add_ln22_1_reg_550,
        block_r_address0 => grp_ctr_encrypt_Pipeline_4_fu_238_block_r_address0,
        block_r_ce0 => grp_ctr_encrypt_Pipeline_4_fu_238_block_r_ce0,
        block_r_q0 => block_q0,
        zext_ln22 => block_size_reg_534);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln21_1_fu_279_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_encrypt_block_fu_222_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_encrypt_block_fu_222_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_aes_encrypt_block_fu_222_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_encrypt_block_fu_222_ap_ready = ap_const_logic_1)) then 
                    grp_aes_encrypt_block_fu_222_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ctr_encrypt_Pipeline_1_fu_206_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ctr_encrypt_Pipeline_1_fu_206_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state11) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    grp_ctr_encrypt_Pipeline_1_fu_206_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ctr_encrypt_Pipeline_1_fu_206_ap_ready = ap_const_logic_1)) then 
                    grp_ctr_encrypt_Pipeline_1_fu_206_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ctr_encrypt_Pipeline_2_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ctr_encrypt_Pipeline_2_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_ctr_encrypt_Pipeline_2_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ctr_encrypt_Pipeline_2_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_ctr_encrypt_Pipeline_2_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ctr_encrypt_Pipeline_4_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ctr_encrypt_Pipeline_4_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state20) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_ctr_encrypt_Pipeline_4_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ctr_encrypt_Pipeline_4_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_ctr_encrypt_Pipeline_4_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_1_fu_106 <= ap_const_lv64_0;
            elsif ((not(((icmp_ln23_pr_reg_194 = ap_const_lv1_1) and (m_axi_gmem_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                i_1_fu_106 <= i_3_fu_425_p2;
            end if; 
        end if;
    end process;

    icmp_ln23_pr_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
                icmp_ln23_pr_reg_194 <= icmp_ln23_reg_540;
            elsif (((ap_const_boolean_0 = ap_block_state4_io) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln23_reg_540 = ap_const_lv1_0))) then 
                icmp_ln23_pr_reg_194 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    indvars_iv_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvars_iv_fu_110 <= xor_ln21_fu_254_p2;
            elsif ((not(((icmp_ln23_pr_reg_194 = ap_const_lv1_1) and (m_axi_gmem_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                indvars_iv_fu_110 <= add_ln21_fu_430_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln22_1_reg_550 <= add_ln22_1_fu_369_p2;
                select_ln21_reg_545 <= select_ln21_fu_361_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln22_2_reg_528 <= add_ln22_2_fu_333_p2;
                block_size_reg_534 <= block_size_fu_337_p3;
                icmp_ln23_reg_540 <= icmp_ln23_fu_343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                ciphertext_read_reg_460 <= ciphertext_dout;
                plaintext_length_read_reg_470 <= plaintext_length_dout;
                plaintext_read_reg_465 <= plaintext_dout;
                xor_ln21_reg_496 <= xor_ln21_fu_254_p2;
                xor_ln22_reg_501 <= xor_ln22_fu_260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln21_1_fu_279_p2 = ap_const_lv1_1))) then
                icmp_ln200_reg_523 <= icmp_ln200_fu_327_p2;
                select_ln22_reg_512 <= select_ln22_fu_310_p3;
                trunc_ln200_reg_518 <= trunc_ln200_fu_323_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, plaintext_length_empty_n, m_axi_gmem_BVALID, plaintext_empty_n, ciphertext_empty_n, ap_CS_fsm_state4, icmp_ln23_reg_540, ap_CS_fsm_state19, ap_phi_mux_icmp_ln23_pr_phi_fu_198_p4, ap_CS_fsm_state26, icmp_ln23_pr_reg_194, ap_CS_fsm_state2, icmp_ln21_1_fu_279_p2, grp_ctr_encrypt_Pipeline_2_fu_215_ap_done, grp_aes_encrypt_block_fu_222_ap_done, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done, grp_ctr_encrypt_Pipeline_4_fu_238_ap_done, ap_block_state4_io, ap_CS_fsm_state12, ap_block_state12_on_subcall_done, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_block_state19_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln21_1_fu_279_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_io) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln23_reg_540 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((ap_const_boolean_0 = ap_block_state4_io) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((grp_ctr_encrypt_Pipeline_2_fu_215_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_aes_encrypt_block_fu_222_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if ((not(((ap_const_boolean_1 = ap_block_state19_io) or (grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (ap_phi_mux_icmp_ln23_pr_phi_fu_198_p4 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                elsif ((not(((ap_const_boolean_1 = ap_block_state19_io) or (grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_ctr_encrypt_Pipeline_4_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if ((not(((icmp_ln23_pr_reg_194 = ap_const_lv1_1) and (m_axi_gmem_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln21_fu_430_p2 <= std_logic_vector(unsigned(indvars_iv_fu_110) + unsigned(ap_const_lv64_10));
    add_ln22_1_fu_369_p2 <= std_logic_vector(unsigned(ciphertext_read_reg_460) + unsigned(i_1_fu_106));
    add_ln22_2_fu_333_p2 <= std_logic_vector(unsigned(plaintext_read_reg_465) + unsigned(i_1_fu_106));
    add_ln22_3_fu_299_p2 <= std_logic_vector(unsigned(trunc_ln22_fu_284_p1) + unsigned(xor_ln22_reg_501));
    add_ln22_fu_288_p2 <= std_logic_vector(unsigned(i_1_fu_106) + unsigned(xor_ln21_reg_496));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_NS_fsm_state11 <= ap_NS_fsm(10);
    ap_NS_fsm_state20 <= ap_NS_fsm(19);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(grp_ctr_encrypt_Pipeline_2_fu_215_ap_done)
    begin
        if ((grp_ctr_encrypt_Pipeline_2_fu_215_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_aes_encrypt_block_fu_222_ap_done)
    begin
        if ((grp_aes_encrypt_block_fu_222_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done, ap_block_state19_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state19_io) or (grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, plaintext_length_empty_n, plaintext_empty_n, ciphertext_empty_n)
    begin
        if (((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_ap_done)
    begin
        if ((grp_ctr_encrypt_Pipeline_4_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(m_axi_gmem_BVALID, icmp_ln23_pr_reg_194)
    begin
        if (((icmp_ln23_pr_reg_194 = ap_const_lv1_1) and (m_axi_gmem_BVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_io)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, plaintext_length_empty_n, plaintext_empty_n, ciphertext_empty_n)
    begin
                ap_block_state1 <= ((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_ctr_encrypt_Pipeline_1_fu_206_ap_done = ap_const_logic_0) and (icmp_ln23_reg_540 = ap_const_lv1_1));
    end process;


    ap_block_state19_io_assign_proc : process(m_axi_gmem_AWREADY, icmp_ln23_pr_reg_194)
    begin
                ap_block_state19_io <= ((m_axi_gmem_AWREADY = ap_const_logic_0) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1));
    end process;


    ap_block_state26_assign_proc : process(m_axi_gmem_BVALID, icmp_ln23_pr_reg_194)
    begin
                ap_block_state26 <= ((icmp_ln23_pr_reg_194 = ap_const_lv1_1) and (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state4_io_assign_proc : process(m_axi_gmem_ARREADY, icmp_ln23_reg_540)
    begin
                ap_block_state4_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (icmp_ln23_reg_540 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln21_1_fu_279_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln21_1_fu_279_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_icmp_ln23_pr_phi_fu_198_p4 <= icmp_ln23_pr_reg_194;

    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln21_1_fu_279_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln21_1_fu_279_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    block_address0_assign_proc : process(icmp_ln23_reg_540, ap_CS_fsm_state19, grp_ctr_encrypt_Pipeline_1_fu_206_block_r_address0, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_address0, grp_ctr_encrypt_Pipeline_4_fu_238_block_r_address0, ap_CS_fsm_state12, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            block_address0 <= grp_ctr_encrypt_Pipeline_4_fu_238_block_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            block_address0 <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            block_address0 <= grp_ctr_encrypt_Pipeline_1_fu_206_block_r_address0;
        else 
            block_address0 <= "XXXX";
        end if; 
    end process;


    block_ce0_assign_proc : process(icmp_ln23_reg_540, ap_CS_fsm_state19, grp_ctr_encrypt_Pipeline_1_fu_206_block_r_ce0, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce0, grp_ctr_encrypt_Pipeline_4_fu_238_block_r_ce0, ap_CS_fsm_state12, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            block_ce0 <= grp_ctr_encrypt_Pipeline_4_fu_238_block_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            block_ce0 <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            block_ce0 <= grp_ctr_encrypt_Pipeline_1_fu_206_block_r_ce0;
        else 
            block_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    block_ce1_assign_proc : process(ap_CS_fsm_state19, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            block_ce1 <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_ce1;
        else 
            block_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    block_d0_assign_proc : process(icmp_ln23_reg_540, ap_CS_fsm_state19, grp_ctr_encrypt_Pipeline_1_fu_206_block_r_d0, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_d0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            block_d0 <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            block_d0 <= grp_ctr_encrypt_Pipeline_1_fu_206_block_r_d0;
        else 
            block_d0 <= "XXXXXXXX";
        end if; 
    end process;


    block_nonce_address0_assign_proc : process(ap_CS_fsm_state19, grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_address0, grp_aes_encrypt_block_fu_222_state_address0, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_address0, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            block_nonce_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            block_nonce_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            block_nonce_address0 <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_address0 <= grp_aes_encrypt_block_fu_222_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            block_nonce_address0 <= grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_address0;
        else 
            block_nonce_address0 <= "XXXX";
        end if; 
    end process;


    block_nonce_address1_assign_proc : process(grp_aes_encrypt_block_fu_222_state_address1, ap_CS_fsm_state17, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            block_nonce_address1 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            block_nonce_address1 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_address1 <= grp_aes_encrypt_block_fu_222_state_address1;
        else 
            block_nonce_address1 <= "XXXX";
        end if; 
    end process;


    block_nonce_ce0_assign_proc : process(ap_CS_fsm_state19, grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_ce0, grp_aes_encrypt_block_fu_222_state_ce0, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_ce0, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            block_nonce_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            block_nonce_ce0 <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_nonce_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_ce0 <= grp_aes_encrypt_block_fu_222_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            block_nonce_ce0 <= grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_ce0;
        else 
            block_nonce_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    block_nonce_ce1_assign_proc : process(grp_aes_encrypt_block_fu_222_state_ce1, ap_CS_fsm_state17, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            block_nonce_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_ce1 <= grp_aes_encrypt_block_fu_222_state_ce1;
        else 
            block_nonce_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    block_nonce_d0_assign_proc : process(grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_d0, grp_aes_encrypt_block_fu_222_state_d0, ap_CS_fsm_state13, ap_CS_fsm_state17, i_1_fu_106, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            block_nonce_d0 <= i_1_fu_106(11 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            block_nonce_d0 <= i_1_fu_106(27 downto 20);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_d0 <= grp_aes_encrypt_block_fu_222_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            block_nonce_d0 <= grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_d0;
        else 
            block_nonce_d0 <= "XXXXXXXX";
        end if; 
    end process;


    block_nonce_d1_assign_proc : process(grp_aes_encrypt_block_fu_222_state_d1, ap_CS_fsm_state17, i_1_fu_106, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            block_nonce_d1 <= i_1_fu_106(19 downto 12);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            block_nonce_d1 <= i_1_fu_106(35 downto 28);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_d1 <= grp_aes_encrypt_block_fu_222_state_d1;
        else 
            block_nonce_d1 <= "XXXXXXXX";
        end if; 
    end process;


    block_nonce_we0_assign_proc : process(grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_we0, grp_aes_encrypt_block_fu_222_state_we0, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            block_nonce_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_we0 <= grp_aes_encrypt_block_fu_222_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            block_nonce_we0 <= grp_ctr_encrypt_Pipeline_2_fu_215_block_nonce_we0;
        else 
            block_nonce_we0 <= ap_const_logic_0;
        end if; 
    end process;


    block_nonce_we1_assign_proc : process(grp_aes_encrypt_block_fu_222_state_we1, ap_CS_fsm_state17, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            block_nonce_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            block_nonce_we1 <= grp_aes_encrypt_block_fu_222_state_we1;
        else 
            block_nonce_we1 <= ap_const_logic_0;
        end if; 
    end process;

    block_size_fu_337_p3 <= 
        ap_const_lv5_10 when (icmp_ln200_reg_523(0) = '1') else 
        trunc_ln200_reg_518;

    block_we0_assign_proc : process(icmp_ln23_reg_540, ap_CS_fsm_state19, grp_ctr_encrypt_Pipeline_1_fu_206_block_r_we0, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            block_we0 <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_block_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            block_we0 <= grp_ctr_encrypt_Pipeline_1_fu_206_block_r_we0;
        else 
            block_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ciphertext_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ciphertext_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ciphertext_blk_n <= ciphertext_empty_n;
        else 
            ciphertext_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ciphertext_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, plaintext_length_empty_n, plaintext_empty_n, ciphertext_empty_n)
    begin
        if ((not(((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ciphertext_read <= ap_const_logic_1;
        else 
            ciphertext_read <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state4, icmp_ln23_reg_540)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state19, icmp_ln23_pr_reg_194)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state26, icmp_ln23_pr_reg_194)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_aes_encrypt_block_fu_222_ap_start <= grp_aes_encrypt_block_fu_222_ap_start_reg;
    grp_ctr_encrypt_Pipeline_1_fu_206_ap_start <= grp_ctr_encrypt_Pipeline_1_fu_206_ap_start_reg;
    grp_ctr_encrypt_Pipeline_2_fu_215_ap_start <= grp_ctr_encrypt_Pipeline_2_fu_215_ap_start_reg;
    grp_ctr_encrypt_Pipeline_4_fu_238_ap_start <= grp_ctr_encrypt_Pipeline_4_fu_238_ap_start_reg;
    grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start <= grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_start_reg;
    i_3_fu_425_p2 <= std_logic_vector(unsigned(i_1_fu_106) + unsigned(ap_const_lv64_10));
    icmp_ln200_fu_327_p2 <= "1" when (unsigned(sub_ln22_fu_318_p2) > unsigned(ap_const_lv64_10)) else "0";
    icmp_ln21_1_fu_279_p2 <= "1" when (unsigned(i_1_fu_106) < unsigned(plaintext_length_read_reg_470)) else "0";
    icmp_ln21_fu_349_p2 <= "1" when (unsigned(indvars_iv_fu_110) > unsigned(ap_const_lv64_FFFFFFFFFFFFFFEF)) else "0";
    icmp_ln22_fu_293_p2 <= "1" when (unsigned(add_ln22_fu_288_p2) > unsigned(ap_const_lv64_FFFFFFFFFFFFFFEF)) else "0";
    icmp_ln23_fu_343_p2 <= "0" when (block_size_fu_337_p3 = ap_const_lv5_0) else "1";

    m_axi_gmem_ARADDR_assign_proc : process(ap_CS_fsm_state4, icmp_ln23_reg_540, add_ln22_2_reg_528, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARADDR, ap_block_state4_io, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_io) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            m_axi_gmem_ARADDR <= add_ln22_2_reg_528;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARADDR <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARBURST, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARBURST <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARCACHE, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARCACHE <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARID, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARID <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(ap_CS_fsm_state4, icmp_ln23_reg_540, select_ln22_reg_512, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLEN, ap_block_state4_io, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_io) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            m_axi_gmem_ARLEN <= select_ln22_reg_512;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARLEN <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLOCK, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARLOCK <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARPROT, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARPROT <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARQOS, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARQOS <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARREGION, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARREGION <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARSIZE, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARSIZE <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARUSER, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARUSER <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(ap_CS_fsm_state4, icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARVALID, ap_block_state4_io, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_io) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln23_reg_540 = ap_const_lv1_1))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_ARVALID <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_AWADDR_assign_proc : process(ap_CS_fsm_state19, icmp_ln23_pr_reg_194, add_ln22_1_reg_550, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done, grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWADDR, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_block_state19_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state19_io) or (grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1))) then 
            m_axi_gmem_AWADDR <= add_ln22_1_reg_550;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWADDR <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWADDR;
        else 
            m_axi_gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_AWBURST_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWBURST, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWBURST <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWBURST;
        else 
            m_axi_gmem_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_AWCACHE_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWCACHE, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWCACHE <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWCACHE;
        else 
            m_axi_gmem_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWID_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWID, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWID <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWID;
        else 
            m_axi_gmem_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_AWLEN_assign_proc : process(ap_CS_fsm_state19, icmp_ln23_pr_reg_194, select_ln22_reg_512, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done, grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLEN, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_block_state19_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state19_io) or (grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1))) then 
            m_axi_gmem_AWLEN <= select_ln22_reg_512;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWLEN <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLEN;
        else 
            m_axi_gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_AWLOCK_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLOCK, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWLOCK <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWLOCK;
        else 
            m_axi_gmem_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_AWPROT_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWPROT, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWPROT <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWPROT;
        else 
            m_axi_gmem_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_AWQOS_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWQOS, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWQOS <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWQOS;
        else 
            m_axi_gmem_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWREGION_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWREGION, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWREGION <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWREGION;
        else 
            m_axi_gmem_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWSIZE_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWSIZE, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWSIZE <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWSIZE;
        else 
            m_axi_gmem_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_AWUSER_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWUSER, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWUSER <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWUSER;
        else 
            m_axi_gmem_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_AWVALID_assign_proc : process(ap_CS_fsm_state19, icmp_ln23_pr_reg_194, grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done, grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWVALID, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_block_state19_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state19_io) or (grp_ctr_encrypt_Pipeline_VITIS_LOOP_43_1_fu_231_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_AWVALID <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_AWVALID;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state26, icmp_ln23_pr_reg_194, grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_BREADY, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if ((not(((icmp_ln23_pr_reg_194 = ap_const_lv1_1) and (m_axi_gmem_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln23_pr_reg_194 = ap_const_lv1_1))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_BREADY <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_BREADY;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_RREADY_assign_proc : process(icmp_ln23_reg_540, grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_RREADY, ap_CS_fsm_state12, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_reg_540 = ap_const_lv1_1)))) then 
            m_axi_gmem_RREADY <= grp_ctr_encrypt_Pipeline_1_fu_206_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WDATA;
    m_axi_gmem_WID <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WID;
    m_axi_gmem_WLAST <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WLAST;
    m_axi_gmem_WSTRB <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WSTRB;
    m_axi_gmem_WUSER <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WUSER;

    m_axi_gmem_WVALID_assign_proc : process(grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WVALID, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem_WVALID <= grp_ctr_encrypt_Pipeline_4_fu_238_m_axi_gmem_WVALID;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    plaintext_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, plaintext_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plaintext_blk_n <= plaintext_empty_n;
        else 
            plaintext_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    plaintext_length_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, plaintext_length_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plaintext_length_blk_n <= plaintext_length_empty_n;
        else 
            plaintext_length_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    plaintext_length_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, plaintext_length_empty_n, plaintext_empty_n, ciphertext_empty_n)
    begin
        if ((not(((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plaintext_length_read <= ap_const_logic_1;
        else 
            plaintext_length_read <= ap_const_logic_0;
        end if; 
    end process;


    plaintext_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, plaintext_length_empty_n, plaintext_empty_n, ciphertext_empty_n)
    begin
        if ((not(((plaintext_length_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (ciphertext_empty_n = ap_const_logic_0) or (plaintext_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plaintext_read <= ap_const_logic_1;
        else 
            plaintext_read <= ap_const_logic_0;
        end if; 
    end process;

    pynqrypt_round_keys_address0 <= grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_address0;
    pynqrypt_round_keys_address1 <= grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_address1;
    pynqrypt_round_keys_ce0 <= grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_ce0;
    pynqrypt_round_keys_ce1 <= grp_aes_encrypt_block_fu_222_pynqrypt_round_keys_ce1;
    select_ln21_fu_361_p3 <= 
        xor_ln21_1_fu_355_p2 when (icmp_ln21_fu_349_p2(0) = '1') else 
        ap_const_lv64_10;
    select_ln22_fu_310_p3 <= 
        xor_ln22_1_fu_304_p2 when (icmp_ln22_fu_293_p2(0) = '1') else 
        ap_const_lv32_10;
    sub_ln22_fu_318_p2 <= std_logic_vector(unsigned(plaintext_length_read_reg_470) - unsigned(i_1_fu_106));
    this_nonce_address0 <= grp_ctr_encrypt_Pipeline_2_fu_215_this_nonce_address0;
    this_nonce_ce0 <= grp_ctr_encrypt_Pipeline_2_fu_215_this_nonce_ce0;
    trunc_ln200_fu_323_p1 <= sub_ln22_fu_318_p2(5 - 1 downto 0);
    trunc_ln21_fu_250_p1 <= plaintext_length_dout(32 - 1 downto 0);
    trunc_ln22_fu_284_p1 <= i_1_fu_106(32 - 1 downto 0);
    xor_ln21_1_fu_355_p2 <= (indvars_iv_fu_110 xor ap_const_lv64_FFFFFFFFFFFFFFFF);
    xor_ln21_fu_254_p2 <= (plaintext_length_dout xor ap_const_lv64_FFFFFFFFFFFFFFFF);
    xor_ln22_1_fu_304_p2 <= (ap_const_lv32_FFFFFFFF xor add_ln22_3_fu_299_p2);
    xor_ln22_fu_260_p2 <= (trunc_ln21_fu_250_p1 xor ap_const_lv32_FFFFFFFF);
end behav;
