Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: cs161_processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cs161_processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cs161_processor"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : cs161_processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\mux_2_1.v" into library work
Parsing module <mux_2_1>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cpu_registers.v" into library work
Parsing module <cpu_registers>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cpumemory.v" into library work
WARNING:HDLCompiler:572 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cpumemory.v" Line 6: Macro <MAX_REG> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cpumemory.v" Line 7: Macro <WORD_SIZE> is redefined.
Parsing module <cpumemory>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\control_unit.v" into library work
Parsing verilog file "constants.v" included at line 2.
Parsing module <control_unit>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\alu_control.v" into library work
Parsing verilog file "constants.v" included at line 2.
Parsing module <alu_control>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\IF_stage.v" into library work
Parsing module <IF_stage>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\ID_stage.v" into library work
Parsing module <ID_stage>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" into library work
Parsing module <EX_stage>.
Analyzing Verilog file "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" into library work
Parsing module <cs161_processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cs161_processor>.

Elaborating module <IF_stage>.

Elaborating module <mux_2_1>.

Elaborating module <cpumemory>.
Reading initialization file \"./init.coe\".
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 66: Size mismatch in connection of port <alu_result>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <ID_stage>.

Elaborating module <control_unit>.

Elaborating module <cpu_registers>.
WARNING:HDLCompiler:1127 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 140: Assignment to ctrl_mem_read ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 145: Assignment to ctrl_reg_write ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 149: Size mismatch in connection of port <sign_extend>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <EX_stage>.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 69: Size mismatch in connection of port <datain1>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 70: Size mismatch in connection of port <datain2>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 71: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <alu_control>.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 75: Size mismatch in connection of port <alu_op>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 77: Size mismatch in connection of port <alu_out>. Formal port size is 4-bit while actual signal size is 1-bit.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\alu.v" Line 59: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 81: Size mismatch in connection of port <alu_control_in>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 82: Size mismatch in connection of port <channel_a_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v" Line 83: Size mismatch in connection of port <channel_b_in>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <mux_2_1(WORD_SIZE=5)>.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 188: Size mismatch in connection of port <pc_plus_four>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 190: Size mismatch in connection of port <read_data_1>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 191: Size mismatch in connection of port <read_data_2>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 193: Size mismatch in connection of port <alu_op>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 199: Size mismatch in connection of port <alu_result>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" Line 228: Size mismatch in connection of port <datain1>. Formal port size is 32-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cs161_processor>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v".
INFO:Xst:3210 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" line 131: Output port <mem_read> of the instance <ID> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cs161_processor.v" line 131: Output port <reg_write> of the instance <ID> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cs161_processor> synthesized.

Synthesizing Unit <IF_stage>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\IF_stage.v".
WARNING:Xst:647 - Input <alu_result<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc_plus_four> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <IF_stage> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\mux_2_1.v".
        WORD_SIZE = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <cpumemory>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cpumemory.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit dual-port RAM <Mram_buff> for signal <buff>.
    Summary:
	inferred   1 RAM(s).
Unit <cpumemory> synthesized.

Synthesizing Unit <ID_stage>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\ID_stage.v".
    Summary:
	no macro.
Unit <ID_stage> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\control_unit.v".
    Summary:
	no macro.
Unit <control_unit> synthesized.

Synthesizing Unit <cpu_registers>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\cpu_registers.v".
    Found 1024-bit register for signal <n0044[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <read_data_1> created at line 41.
    Found 32-bit 32-to-1 multiplexer for signal <read_data_2> created at line 42.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <cpu_registers> synthesized.

Synthesizing Unit <EX_stage>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\EX_stage.v".
WARNING:Xst:647 - Input <instruction<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <n0019[3:0]> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <EX_stage> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\alu_control.v".
    Found 1-bit 3-to-1 multiplexer for signal <alu_op[1]_instruction_5_0[5]_Mux_11_o> created at line 12.
    Found 1-bit 4-to-1 multiplexer for signal <alu_op[1]_instruction_5_0[5]_Mux_15_o> created at line 12.
    Found 1-bit 3-to-1 multiplexer for signal <alu_op[1]_instruction_5_0[5]_Mux_19_o> created at line 12.
    Found 1-bit 3-to-1 multiplexer for signal <alu_op[1]_instruction_5_0[5]_Mux_23_o> created at line 12.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   5 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\alu.v".
    Found 32-bit subtractor for signal <channel_a_in[31]_channel_b_in[31]_sub_4_OUT> created at line 39.
    Found 32-bit adder for signal <channel_a_in[31]_channel_b_in[31]_add_2_OUT> created at line 38.
    Found 32-bit comparator greater for signal <channel_a_in[31]_channel_b_in[31]_LessThan_7_o> created at line 44
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <alu> synthesized.

Synthesizing Unit <mux_2_1_1>.
    Related source file is "C:\Users\marco\Dropbox\School\SPRING 2017\161L\New Stuff\Lab5\VHDL\mux_2_1.v".
        WORD_SIZE = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.1\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.1\ISE_DS\ISE\.

Synthesizing (advanced) Unit <cpumemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buff> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_mem_write> | high     |
    |     addrA          | connected to signal <data_address>  |          |
    |     diA            | connected to signal <data_write_data> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     addrB          | connected to signal <instr_read_address> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpumemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit dual-port distributed RAM                  : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <alu_out_3> (without init value) has a constant value of 0 in block <alu_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <alu_out_1> (without init value) has a constant value of 1 in block <alu_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <alu_out_0> (without init value) has a constant value of 0 in block <alu_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <alu_out_2> is equivalent to a wire in block <alu_control>.
WARNING:Xst:1710 - FF/Latch <IF/pc_0> (without init value) has a constant value of 0 in block <cs161_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IF/pc_1> (without init value) has a constant value of 0 in block <cs161_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff14> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff16> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff18> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff20> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff22> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff4> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff6> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff8> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff10> of sequential type is unconnected in block <cs161_processor>.
WARNING:Xst:2677 - Node <IF/memory/Mram_buff12> of sequential type is unconnected in block <cs161_processor>.

Optimizing unit <cs161_processor> ...

Optimizing unit <cpu_registers> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cs161_processor, actual ratio is 4.
FlipFlop IF/pc_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1055
 Flip-Flops                                            : 1055

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cs161_processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1952
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT3                        : 18
#      LUT5                        : 1086
#      LUT6                        : 689
#      MUXCY                       : 29
#      MUXF7                       : 68
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 1055
#      FDC                         : 31
#      FDRE                        : 1024
# RAMS                             : 54
#      RAM128X1D                   : 54
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 150
#      IBUF                        : 1
#      OBUF                        : 149

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:            1055  out of  126800     0%  
 Number of Slice LUTs:                 2039  out of  63400     3%  
    Number used as Logic:              1823  out of  63400     2%  
    Number used as Memory:              216  out of  19000     1%  
       Number used as RAM:              216

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2040
   Number with an unused Flip Flop:     985  out of   2040    48%  
   Number with an unused LUT:             1  out of   2040     0%  
   Number of fully used LUT-FF pairs:  1054  out of   2040    51%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                 151  out of    210    71%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1109  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.726ns (Maximum Frequency: 268.367MHz)
   Minimum input arrival time before clock: 0.927ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.726ns (frequency: 268.367MHz)
  Total number of paths / destination ports: 74220 / 2219
-------------------------------------------------------------------------
Delay:               3.726ns (Levels of Logic = 5)
  Source:            IF/pc_9_1 (FF)
  Destination:       ID/id_registers/RFILE_0_1023 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: IF/pc_9_1 to ID/id_registers/RFILE_0_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.360  IF/pc_9_1 (IF/pc_9_1)
     LUT3:I2->O            5   0.097   0.776  inst_LPM_MUX6211 (instr_opcode_4_OBUF)
     LUT6:I0->O            5   0.097   0.378  ID/id_ctrl/reg_dst<5>1 (ID/alu_op<1>)
     LUT6:I5->O           33   0.097   0.873  EX/id_mux/Mmux_data_out51 (write_reg_addr_4_OBUF)
     LUT5:I0->O           32   0.097   0.485  ID/id_registers/write_register[4]_Decoder_3_OUT<24><4>1 (ID/id_registers/write_register[4]_Decoder_3_OUT<24>)
     LUT6:I5->O            1   0.097   0.000  ID/id_registers/Mmux_RFILE[24][31]_write_data[31]_mux_11_OUT110 (ID/id_registers/RFILE[24][31]_write_data[31]_mux_11_OUT<0>)
     FDRE:D                    0.008          ID/id_registers/RFILE_0_768
    ----------------------------------------
    Total                      3.726ns (0.854ns logic, 2.872ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1055 / 1055
-------------------------------------------------------------------------
Offset:              0.927ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       IF/pc_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to IF/pc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1055   0.001   0.577  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          IF/pc_2
    ----------------------------------------
    Total                      0.927ns (0.350ns logic, 0.577ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3839 / 147
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 7)
  Source:            IF/pc_9 (FF)
  Destination:       write_reg_data<0> (PAD)
  Source Clock:      clk rising

  Data Path: IF/pc_9 to write_reg_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             63   0.361   0.491  IF/pc_9 (IF/pc_9)
     LUT3:I2->O          257   0.097   0.527  inst_LPM_MUX48111 (reg2_addr_1_OBUF)
     LUT6:I5->O            1   0.097   0.616  ID/id_registers/Mmux_read_data_2_81 (ID/id_registers/Mmux_read_data_2_81)
     LUT6:I2->O            1   0.097   0.000  ID/id_registers/Mmux_read_data_2_3 (ID/id_registers/Mmux_read_data_2_3)
     MUXF7:I1->O           4   0.279   0.372  ID/id_registers/Mmux_read_data_2_2_f7 (reg2_data_0_OBUF)
     LUT6:I5->O          117   0.097   0.899  EX/ex_alu/temp<0> (n0023<0>)
     LUT6:I0->O            1   0.097   0.339  wb_mux/Mmux_data_out11 (write_reg_data_0_OBUF)
     OBUF:I->O                 0.000          write_reg_data_0_OBUF (write_reg_data<0>)
    ----------------------------------------
    Total                      4.368ns (1.125ns logic, 3.243ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.726|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.26 secs
 
--> 

Total memory usage is 867684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :    3 (   0 filtered)

