{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602040402694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602040402694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 21:13:22 2020 " "Processing started: Tue Oct 06 21:13:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602040402694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1602040402694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Group8_Lab1_ENCM453 -c top_level --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Group8_Lab1_ENCM453 -c top_level --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1602040402694 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Software" 0 -1 1602040403134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1602040403671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1602040403671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_level-behaviour " "Found design unit 1: tb_top_level-behaviour" {  } { { "tb_top_level.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/tb_top_level.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/tb_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_hexdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_hexdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_HEXDEC-behavior " "Found design unit 1: tb_MUX_HEXDEC-behavior" {  } { { "tb_MUX_HEXDEC.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/tb_MUX_HEXDEC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_HEXDEC " "Found entity 1: tb_MUX_HEXDEC" {  } { { "tb_MUX_HEXDEC.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/tb_MUX_HEXDEC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Behavioral " "Found design unit 1: top_level-Behavioral" {  } { { "top_level.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment_decoder-Behavioral " "Found design unit 1: SevenSegment_decoder-Behavioral" {  } { { "SevenSegment_decoder.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/SevenSegment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment_decoder " "Found entity 1: SevenSegment_decoder" {  } { { "SevenSegment_decoder.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/SevenSegment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602040417644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/SevenSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417660 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/SevenSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602040417660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behavior " "Found design unit 1: binary_bcd-behavior" {  } { { "binary_bcd.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/binary_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417660 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/binary_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602040417660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_hexdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_hexdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_HEXDEC-synth " "Found design unit 1: MUX_HEXDEC-synth" {  } { { "MUX_HEXDEC.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/MUX_HEXDEC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417660 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_HEXDEC " "Found entity 1: MUX_HEXDEC" {  } { { "MUX_HEXDEC.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/MUX_HEXDEC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602040417660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602040417660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1602040417707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW top_level.vhd(66) " "VHDL Process Statement warning at top_level.vhd(66): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/top_level.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1602040417707 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SevenSegment_ins " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SevenSegment_ins\"" {  } { { "top_level.vhd" "SevenSegment_ins" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/top_level.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602040417707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment_decoder SevenSegment:SevenSegment_ins\|SevenSegment_decoder:decoder0 " "Elaborating entity \"SevenSegment_decoder\" for hierarchy \"SevenSegment:SevenSegment_ins\|SevenSegment_decoder:decoder0\"" {  } { { "SevenSegment.vhd" "decoder0" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/SevenSegment.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602040417707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd binary_bcd:binary_bcd_ins " "Elaborating entity \"binary_bcd\" for hierarchy \"binary_bcd:binary_bcd_ins\"" {  } { { "top_level.vhd" "binary_bcd_ins" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/top_level.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602040417707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_HEXDEC MUX_HEXDEC:MUX_HEXDEC_ins " "Elaborating entity \"MUX_HEXDEC\" for hierarchy \"MUX_HEXDEC:MUX_HEXDEC_ins\"" {  } { { "top_level.vhd" "MUX_HEXDEC_ins" { Text "C:/Users/Tahseen/Documents/GitHub/ENEL453_Group8/LAB1/QuartusFiles_Lab1/top_level.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602040417707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602040418053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 21:13:38 2020 " "Processing ended: Tue Oct 06 21:13:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602040418053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602040418053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602040418053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1602040418053 ""}
