My name is Anton Babundin. I am 23 years old. I have worked in the industry ASIC/FPGA/SoC for over 2 years in the role Verificartion Engineer. Currnetly work with 802.11ax and 802.11be (Wi-Fi 6 and Wi-Fi 7) standart for verify wireless chip 
I write in a high level:
SystemVerilog /SystemVerilog + UVM/Verilog
Python
I write in an intermediate level:
VHDL 
ะก, C++
