/* **************************************************
   SMSlib - C programming library for the SMS/GG
   ( part of devkitSMS - github.com/sverx/devkitSMS )
   ************************************************** */

#include "SMSlib.h"

// (original asm code from SMS Test Suite)
// (improved by RaphaÃ«l Assenat [raphnet])
// references:
// https://www.smspower.org/Development/Paddle
// https://www.smspower.org/Development/PeripheralPorts

#define DETECT_MIN  0x60
#define DETECT_MAX  0xA0

#pragma save
#pragma disable_warning 85

_Bool SMS_detectPaddle (unsigned char port) __z88dk_fastcall __naked {
  __asm
    ld a,l
    or a
    ld bc,#0
    jr nz, detect_second_pad

read:
    in a,(#0xDC)
    and #0x20
    jr nz, skip_inc
    inc c

skip_inc:
    djnz read
    jr discriminate

detect_second_pad:
    in a,(#0xDD)
    and #08
    jr nz, skip_inc_2
    inc c

skip_inc_2:
    djnz detect_second_pad

discriminate:
    ld a,c
    ld l,#0     ; set false
    sub #DETECT_MIN
    ret c
    cp #(DETECT_MAX-DETECT_MIN)
    ret nc
    inc l       ; set true
    ret
  __endasm;
}

unsigned char SMS_readPaddle (unsigned char port) __z88dk_fastcall __naked {
  __asm
    ld a,l
    or a
    jr nz, read_second_pad

  ; First, synchronize by waiting until port A key 2 is high.
  ;
  ; Without this, the values occasionally glitches on real hardware,
  ; because the bits may be in the middle of changing and are therefore
  ; not reliable. (Remember the real world is analog)
  ;

    ld d, #255
wait_5_set_sync:
    dec d
    jp Z, paddle_timeout
    in a,(#0xDC)
    bit 5,a
    jr z, wait_5_set_sync    ; wait until bit 5 is 1

    ld d, #255
wait_5_reset:
    dec d
    jp Z, paddle_timeout
    in a,(#0xDC)
    bit 5,a
    jr nz, wait_5_reset     ; wait until bit 5 is 0
    and #0x0F
    ld l,a                  ; save lower 4 bits into l

    ld d, #255
wait_5_set:
    dec d
    jp Z, paddle_timeout
    in a,(#0xDC)
    bit 5,a
    jr z, wait_5_set        ; wait until bit 5 is 1
    and #0x0F               ; save lower 4 bits
    add a,a
    add a,a
    add a,a
    add a,a
    or l                    ; move to high nibble
    ld l,a                  ; together with lower part
    ret

read_second_pad:
    ld c,#0xDC

  ; First, synchronize by waiting until port B key 2 is high.
  ;
  ; Without this, the values occasionally glitches on real hardware,
  ; because the bits may be in the middle of changing and are therefore
  ; not reliable. (Remember the real world is analog)

    ld d, #255
wait_3_set_sync:
    dec d
    jp Z, paddle_timeout
    in a,(#0xDD)
    bit 3,a
    jr z, wait_3_set_sync   ; wait until bit 3 is 1

    ld d, #255
wait_3_reset:
    dec d
    jp Z, paddle_timeout
    in a,(#0xDD)            ; ensure we are reading both ports same moment
    ld e,a
    in b,(c)
    in a,(#0xDD)
    or e
    bit 3,a
    jr nz, wait_3_reset     ; wait until bit 5 is 0
    ld a,b
    and #0xC0               ; save upper 2 bits
    rlca
    rlca
    ld l,a                  ; into l (bits 0,1)
    ld a,e
    and #0x03               ; save lower 2 bits
    rlca
    rlca
    or l                    ; together with l
    ld l,a                  ; into l (bits 2,3)

    ld d, #255
wait_3_set:
    dec d
    jp Z, paddle_timeout
    in a,(#0xDD)            ; ensure we are reading both ports same moment
    ld e,a
    in b,(c)
    in a,(#0xDD)
    and e
    bit 3,a
    jr z, wait_3_set        ; wait until bit 5 is 1
    ld a,b
    and #0xC0               ; save upper 2 bits
    rrca
    rrca
    ld h,a                  ; into h (bits 4,5)
    ld a,e
    and #0x03               ; save lower 2 bits
    rrca
    rrca
    or h                    ; together with h (bits 6,7)
    or l                    ; together with lower part
    ld l,a
    ret

paddle_timeout:
    ld l,#128
    ret

  __endasm;
}
#pragma restore
