23:40:55 **** Incremental Build of configuration Debug for project Zybo_System_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50608 C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm standalone_ps7_cortexa9_0 C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/Zybo_System.xpfm --sys_config Zybo_System --bif C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/Debug/system.bif --bitstream C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit --elf C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/Debug/Zybo_System_app.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_app/_ide/bitstream/Zybo_System.bit
Running F:/Xilinx/Vitis/2022.1/bin/bootgen  -image C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

23:41:00 Build Finished (took 5s.294ms)

