{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk00 (index=0, width=1, offset=0)",
    "    Detect input port \\clk10 (index=0, width=1, offset=0)",
    "    Detect input port \\clk20 (index=0, width=1, offset=0)",
    "    Detect input port \\clk30 (index=0, width=1, offset=0)",
    "    Detect input port \\clk31 (index=0, width=1, offset=0)",
    "    Detect input port \\clk40 (index=0, width=1, offset=0)",
    "    Detect output port \\clk_out (index=0, width=1, offset=0)",
    "    Detect output port \\clk_out_osc (index=0, width=1, offset=0)",
    "    Detect input port \\din00 (index=0, width=1, offset=0)",
    "    Detect input port \\din01 (index=0, width=1, offset=0)",
    "    Detect input port \\din10 (index=0, width=1, offset=0)",
    "    Detect input port \\din11 (index=0, width=1, offset=0)",
    "    Detect input port \\din12 (index=0, width=1, offset=0)",
    "    Detect input port \\din20 (index=0, width=1, offset=0)",
    "    Detect input port \\din30_n (index=0, width=1, offset=0)",
    "    Detect input port \\din30_p (index=0, width=1, offset=0)",
    "    Detect input port \\din31_n (index=0, width=1, offset=0)",
    "    Detect input port \\din31_p (index=0, width=1, offset=0)",
    "    Detect input port \\dinosc0 (index=0, width=1, offset=0)",
    "    Detect input port \\dinosc1 (index=0, width=1, offset=0)",
    "    Detect input port \\dinosc2 (index=0, width=1, offset=0)",
    "    Detect input port \\dinosc3 (index=0, width=1, offset=0)",
    "    Detect input port \\dinosc4 (index=0, width=1, offset=0)",
    "    Detect output port \\dinoutosc (index=0, width=1, offset=0)",
    "    Detect output port \\dout00 (index=0, width=1, offset=0)",
    "    Detect output port \\dout01 (index=0, width=1, offset=0)",
    "    Detect output port \\dout10 (index=0, width=1, offset=0)",
    "    Detect output port \\dout11 (index=0, width=1, offset=0)",
    "    Detect output port \\dout12 (index=0, width=1, offset=0)",
    "    Detect output port \\dout20 (index=0, width=1, offset=0)",
    "    Detect output port \\dout30_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout30_p (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk00",
    "      Cell port \\I is connected to input port \\clk00",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk10",
    "      Cell port \\I is connected to input port \\clk10",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk20",
    "      Cell port \\I is connected to input port \\clk20",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.clk_out",
    "      Cell port \\O is connected to output port \\clk_out",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.clk_out_osc",
    "      Cell port \\O is connected to output port \\clk_out_osc",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din00",
    "      Cell port \\I is connected to input port \\din00",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din01",
    "      Cell port \\I is connected to input port \\din01",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din10",
    "      Cell port \\I is connected to input port \\din10",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din11",
    "      Cell port \\I is connected to input port \\din11",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din12",
    "      Cell port \\I is connected to input port \\din12",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din20",
    "      Cell port \\I is connected to input port \\din20",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.dinosc0",
    "      Cell port \\I is connected to input port \\dinosc0",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.dinosc1",
    "      Cell port \\I is connected to input port \\dinosc1",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.dinosc2",
    "      Cell port \\I is connected to input port \\dinosc2",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.dinosc3",
    "      Cell port \\I is connected to input port \\dinosc3",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF $iopadmap$top.dinosc4",
    "      Cell port \\I is connected to input port \\dinosc4",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dinoutosc",
    "      Cell port \\O is connected to output port \\dinoutosc",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout00",
    "      Cell port \\O is connected to output port \\dout00",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout01",
    "      Cell port \\O is connected to output port \\dout01",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout10",
    "      Cell port \\O is connected to output port \\dout10",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout11",
    "      Cell port \\O is connected to output port \\dout11",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout12",
    "      Cell port \\O is connected to output port \\dout12",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout20",
    "      Cell port \\O is connected to output port \\dout20",
    "        Data Width: 1",
    "    Get important connection of cell \\BOOT_CLOCK \\boot_clock",
    "        Parameter \\PERIOD: \"25.000000\"",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF \\i_buf30",
    "      Cell port \\I is connected to input port \\clk30",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF \\i_buf31",
    "      Cell port \\I is connected to input port \\clk31",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF \\i_buf40",
    "      Cell port \\I is connected to input port \\clk40",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF_DS \\i_buf_ds30",
    "      Cell port \\I_N is connected to input port \\din30_n",
    "      Cell port \\I_P is connected to input port \\din30_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF_DS \\i_buf_ds31",
    "      Cell port \\I_N is connected to input port \\din31_n",
    "      Cell port \\I_P is connected to input port \\din31_p",
    "        Parameter \\DIFFERENTIAL_TERMINATION: \"TRUE\"",
    "        Parameter \\IOSTANDARD: \"DEFAULT\"",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF_DS \\o_buf_ds",
    "      Cell port \\O_N is connected to output port \\dout30_n",
    "      Cell port \\O_P is connected to output port \\dout30_p",
    "        Data Width: 1",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $iopadmap$top.clk00 out connection: $iopadmap$clk00 -> \\clk_buf00",
    "      Connected \\clk_buf00",
    "        Data Width: -2",
    "    Try \\I_BUF $iopadmap$top.clk10 out connection: $iopadmap$clk10 -> \\clk_buf10",
    "      Connected \\clk_buf10",
    "        Data Width: -2",
    "    Try \\I_BUF $iopadmap$top.clk20 out connection: $iopadmap$clk20 -> $auto$clkbufmap.cc:306:execute$706",
    "      Connected $auto$clkbufmap.cc:306:execute$706",
    "        Data Width: -2",
    "    Try \\I_BUF \\i_buf30 out connection: \\ibuf30 -> \\clk_buf30",
    "      Connected \\clk_buf30",
    "        Data Width: -2",
    "    Try \\I_BUF \\i_buf31 out connection: \\ibuf31 -> \\clk_buf31",
    "      Connected \\clk_buf31",
    "        Data Width: -2",
    "    Try \\I_BUF \\i_buf40 out connection: \\ibuf40 -> \\clk_buf40",
    "      Connected \\clk_buf40",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "    Try \\CLK_BUF \\clk_buf00 out connection: \\clkbuf00 -> \\pll00",
    "      Connected \\pll00",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "    Try \\CLK_BUF \\clk_buf30 out connection: \\clkbuf30 -> \\pll30",
    "      Connected \\pll30",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "    Try \\CLK_BUF \\clk_buf31 out connection: \\clkbuf31 -> \\pll31",
    "      Connected \\pll31",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "    Try \\BOOT_CLOCK \\boot_clock out connection: \\osc -> \\pllosc0",
    "      Connected \\pllosc0",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "    Try \\BOOT_CLOCK \\boot_clock out connection: \\osc -> \\pllosc1",
    "      Connected \\pllosc1",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "    Try \\BOOT_CLOCK \\boot_clock out connection: \\osc -> \\pllosc2",
    "      Connected \\pllosc2",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"FALSE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\I_DELAY",
    "  Trace \\I_BUF --> \\I_DDR",
    "    Try \\I_BUF $iopadmap$top.din00 out connection: $iopadmap$din00 -> \\i_ddr00",
    "      Connected \\i_ddr00",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.din01 out connection: $iopadmap$din01 -> \\i_ddr01",
    "      Connected \\i_ddr01",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.din10 out connection: $iopadmap$din10 -> \\i_ddr10",
    "      Connected \\i_ddr10",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.din11 out connection: $iopadmap$din11 -> \\i_ddr11",
    "      Connected \\i_ddr11",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.din12 out connection: $iopadmap$din12 -> \\i_ddr12",
    "      Connected \\i_ddr12",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.dinosc0 out connection: $iopadmap$dinosc0 -> \\i_ddr_osc0",
    "      Connected \\i_ddr_osc0",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.dinosc1 out connection: $iopadmap$dinosc1 -> \\i_ddr_osc1",
    "      Connected \\i_ddr_osc1",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.dinosc2 out connection: $iopadmap$dinosc2 -> \\i_ddr_osc2",
    "      Connected \\i_ddr_osc2",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.dinosc3 out connection: $iopadmap$dinosc3 -> \\i_ddr_osc3",
    "      Connected \\i_ddr_osc3",
    "        Data Width: 2",
    "    Try \\I_BUF $iopadmap$top.dinosc4 out connection: $iopadmap$dinosc4 -> \\i_ddr_osc4",
    "      Connected \\i_ddr_osc4",
    "        Data Width: 2",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "    Try \\I_BUF_DS \\i_buf_ds30 out connection: \\din30_ds -> \\i_ddr30",
    "      Connected \\i_ddr30",
    "        Data Width: 2",
    "    Try \\I_BUF_DS \\i_buf_ds31 out connection: \\din31_ds -> \\i_ddr31",
    "      Connected \\i_ddr31",
    "        Data Width: 2",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "    Try \\O_BUF $iopadmap$top.dout00 out connection: $iopadmap$dout00 -> \\o_ddr00",
    "      Connected \\o_ddr00",
    "        Data Width: 2",
    "    Try \\O_BUF $iopadmap$top.dout01 out connection: $iopadmap$dout01 -> \\o_ddr01",
    "      Connected \\o_ddr01",
    "        Data Width: 2",
    "    Try \\O_BUF $iopadmap$top.dout10 out connection: $iopadmap$dout10 -> \\o_ddr10",
    "      Connected \\o_ddr10",
    "        Data Width: 2",
    "    Try \\O_BUF $iopadmap$top.dout11 out connection: $iopadmap$dout11 -> \\o_ddr11",
    "      Connected \\o_ddr11",
    "        Data Width: 2",
    "    Try \\O_BUF $iopadmap$top.dout12 out connection: $iopadmap$dout12 -> \\o_ddr12",
    "      Connected \\o_ddr12",
    "        Data Width: 2",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "    Try \\O_BUF_DS \\o_buf_ds out connection: \\dout_oddr3x -> \\o_ddr3x",
    "      Connected \\o_ddr3x",
    "        Data Width: 2",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "    Try \\O_BUF $iopadmap$top.clk_out out connection: $iopadmap$clk_out -> \\o_serdes_clk",
    "      Connected \\o_serdes_clk",
    "        Parameter \\CLOCK_PHASE: 270",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Data Width: -2",
    "    Try \\O_BUF $iopadmap$top.clk_out_osc out connection: $iopadmap$clk_out_osc -> \\o_serdes_clk_osc",
    "      Connected \\o_serdes_clk_osc",
    "        Parameter \\CLOCK_PHASE: 180",
    "        Parameter \\DATA_RATE: \"DDR\"",
    "        Data Width: -2",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox clock source",
    "    \\I_DDR \\i_ddr00 port \\C: \\clkbuf00",
    "      Connected to \\CLK_BUF \\clk_buf00 port \\O",
    "    \\I_DDR \\i_ddr01 port \\C: \\pll00_clk1",
    "      Connected to \\PLL \\pll00 port \\CLK_OUT",
    "    \\I_DDR \\i_ddr10 port \\C: \\clkbuf10",
    "      Connected to \\CLK_BUF \\clk_buf10 port \\O",
    "    \\I_DDR \\i_ddr11 port \\C: \\clkbuf10",
    "      Connected to \\CLK_BUF \\clk_buf10 port \\O",
    "    \\I_DDR \\i_ddr12 port \\C: \\clkbuf10",
    "      Connected to \\CLK_BUF \\clk_buf10 port \\O",
    "    \\I_DDR \\i_ddr_osc0 port \\C: \\pllosc0_clk0",
    "      Connected to \\PLL \\pllosc0 port \\CLK_OUT",
    "    \\I_DDR \\i_ddr_osc1 port \\C: \\pllosc0_clk0",
    "      Connected to \\PLL \\pllosc0 port \\CLK_OUT",
    "    \\I_DDR \\i_ddr_osc2 port \\C: \\pllosc0_clk0",
    "      Connected to \\PLL \\pllosc0 port \\CLK_OUT",
    "    \\I_DDR \\i_ddr_osc3 port \\C: \\pllosc1_clk1",
    "      Connected to \\PLL \\pllosc1 port \\CLK_OUT_DIV2",
    "    \\I_DDR \\i_ddr_osc4 port \\C: \\pllosc2_clk0",
    "      Connected to \\PLL \\pllosc2 port \\CLK_OUT",
    "    \\I_DDR \\i_ddr30 port \\C: \\pll30_clk",
    "      Connected to \\PLL \\pll30 port \\CLK_OUT",
    "    \\I_DDR \\i_ddr31 port \\C: \\pll31_clk",
    "      Connected to \\PLL \\pll31 port \\CLK_OUT",
    "    \\O_SERDES_CLK \\o_serdes_clk port \\PLL_CLK: \\clkbuf40",
    "      Connected to \\CLK_BUF \\clk_buf40 port \\O",
    "    \\O_SERDES_CLK \\o_serdes_clk_osc port \\PLL_CLK: \\osc",
    "      Warning: Not able to route signal \\osc to port \\PLL_CLK",
    "  Trace Fabric Clock",
    "    Module \\CLK_BUF \\clk_buf00: clock port \\O, net \\clkbuf00",
    "      Connected to cell \\I_DDR \\i_ddr00",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DDR \\o_ddr00",
    "        Which is a primitive",
    "        This is core_clk. Send to fabric",
    "    Module \\PLL \\pll00: clock port \\CLK_OUT, net \\pll00_clk1",
    "      Connected to cell \\I_DDR \\i_ddr01",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DDR \\o_ddr01",
    "        Which is a primitive",
    "        This is core_clk. Send to fabric",
    "    Module \\PLL \\pll00: clock port \\CLK_OUT_DIV2, net \\pll00_clk2",
    "      Connected to cell \\DFFRE $abc$277$auto$blifparse.cc:377:parse_blif$278",
    "        Which is not a IO primitive. Send to fabric",
    "    Module \\PLL \\pll00: clock port \\CLK_OUT_DIV3, net \\pll00_clk3",
    "      Connected to cell \\DFFRE $abc$270$auto$blifparse.cc:377:parse_blif$271",
    "        Which is not a IO primitive. Send to fabric",
    "    Module \\PLL \\pll00: clock port \\CLK_OUT_DIV4, net \\pll00_clk4",
    "      Connected to cell \\DFFRE $abc$263$auto$blifparse.cc:377:parse_blif$264",
    "        Which is not a IO primitive. Send to fabric",
    "    Module \\CLK_BUF \\clk_buf10: clock port \\O, net \\clkbuf10",
    "      Connected to cell \\I_DDR \\i_ddr10",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\I_DDR \\i_ddr11",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\I_DDR \\i_ddr12",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DDR \\o_ddr10",
    "        Which is a primitive",
    "        This is core_clk. Send to fabric",
    "    Module \\CLK_BUF $auto$clkbufmap.cc:306:execute$706: clock port \\O, net $auto$clkbufmap.cc:339:execute$708",
    "      Connected to cell \\DFFRE $abc$284$auto$blifparse.cc:377:parse_blif$285",
    "        Which is not a IO primitive. Send to fabric",
    "    Module \\BOOT_CLOCK \\boot_clock: clock port \\O, net \\osc",
    "      Connected to cell \\O_SERDES_CLK \\o_serdes_clk_osc",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\PLL \\pllosc0",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\PLL \\pllosc1",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\PLL \\pllosc2",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pllosc0: clock port \\CLK_OUT, net \\pllosc0_clk0",
    "      Connected to cell \\I_DDR \\i_ddr_osc0",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\I_DDR \\i_ddr_osc1",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\I_DDR \\i_ddr_osc2",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pllosc0: clock port \\CLK_OUT_DIV2, net $delete_wire$760",
    "    Module \\PLL \\pllosc0: clock port \\CLK_OUT_DIV3, net $delete_wire$761",
    "    Module \\PLL \\pllosc0: clock port \\CLK_OUT_DIV4, net $delete_wire$762",
    "    Module \\PLL \\pllosc1: clock port \\CLK_OUT, net $delete_wire$765",
    "    Module \\PLL \\pllosc1: clock port \\CLK_OUT_DIV2, net \\pllosc1_clk1",
    "      Connected to cell \\I_DDR \\i_ddr_osc3",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pllosc1: clock port \\CLK_OUT_DIV3, net $delete_wire$766",
    "    Module \\PLL \\pllosc1: clock port \\CLK_OUT_DIV4, net $delete_wire$767",
    "    Module \\PLL \\pllosc2: clock port \\CLK_OUT, net \\pllosc2_clk0",
    "      Connected to cell \\I_DDR \\i_ddr_osc4",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pllosc2: clock port \\CLK_OUT_DIV2, net $delete_wire$770",
    "    Module \\PLL \\pllosc2: clock port \\CLK_OUT_DIV3, net $delete_wire$771",
    "    Module \\PLL \\pllosc2: clock port \\CLK_OUT_DIV4, net $delete_wire$772",
    "    Module \\CLK_BUF \\clk_buf30: clock port \\O, net \\clkbuf30",
    "      Connected to cell \\PLL \\pll30",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll30: clock port \\CLK_OUT, net \\pll30_clk",
    "      Connected to cell \\I_DDR \\i_ddr30",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll30: clock port \\CLK_OUT_DIV2, net $delete_wire$750",
    "    Module \\PLL \\pll30: clock port \\CLK_OUT_DIV3, net $delete_wire$751",
    "    Module \\PLL \\pll30: clock port \\CLK_OUT_DIV4, net $delete_wire$752",
    "    Module \\CLK_BUF \\clk_buf31: clock port \\O, net \\clkbuf31",
    "      Connected to cell \\PLL \\pll31",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll31: clock port \\CLK_OUT, net \\pll31_clk",
    "      Connected to cell \\I_DDR \\i_ddr31",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DDR \\o_ddr3x",
    "        Which is a primitive",
    "        This is core_clk. Send to fabric",
    "    Module \\PLL \\pll31: clock port \\CLK_OUT_DIV2, net $delete_wire$755",
    "    Module \\PLL \\pll31: clock port \\CLK_OUT_DIV3, net $delete_wire$756",
    "    Module \\PLL \\pll31: clock port \\CLK_OUT_DIV4, net $delete_wire$757",
    "    Module \\CLK_BUF \\clk_buf40: clock port \\O, net \\clkbuf40",
    "      Connected to cell \\O_SERDES_CLK \\o_serdes_clk",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "  Summary",
    "        |-----------------------------------------------------------------------------------------------|",
    "        |                 ***********************************************************                   |",
    "    IN  |           clk00 * I_BUF |-> CLK_BUF |-> PLL                               *                   |",
    "    IN  |           clk10 * I_BUF |-> CLK_BUF                                       *                   |",
    "    IN  |           clk20 * I_BUF |-> CLK_BUF                                       *                   |",
    "    OUT |                 *                                  O_SERDES_CLK |-> O_BUF * clk_out           |",
    "    OUT |                 *                                  O_SERDES_CLK |-> O_BUF * clk_out_osc       |",
    "    IN  |           din00 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |           din01 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |           din10 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |           din11 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |           din12 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |           din20 * I_BUF                                                   *                   |",
    "    IN  |         dinosc0 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |         dinosc1 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |         dinosc2 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |         dinosc3 * I_BUF |-> I_DDR                                         *                   |",
    "    IN  |         dinosc4 * I_BUF |-> I_DDR                                         *                   |",
    "    OUT |                 *                                                   O_BUF * dinoutosc         |",
    "    OUT |                 *                                         O_DDR |-> O_BUF * dout00            |",
    "    OUT |                 *                                         O_DDR |-> O_BUF * dout01            |",
    "    OUT |                 *                                         O_DDR |-> O_BUF * dout10            |",
    "    OUT |                 *                                         O_DDR |-> O_BUF * dout11            |",
    "    OUT |                 *                                         O_DDR |-> O_BUF * dout12            |",
    "    OUT |                 *                                                   O_BUF * dout20            |",
    "    IN  |    BOOT_CLOCK#0 * BOOT_CLOCK |-> PLL                                      *                   |",
    "    IN  |                 *            |-> PLL                                      *                   |",
    "    IN  |                 *            |-> PLL                                      *                   |",
    "    IN  |           clk30 * I_BUF |-> CLK_BUF |-> PLL                               *                   |",
    "    IN  |           clk31 * I_BUF |-> CLK_BUF |-> PLL                               *                   |",
    "    IN  |           clk40 * I_BUF |-> CLK_BUF                                       *                   |",
    "    IN  | din30_n+din30_p * I_BUF_DS |-> I_DDR                                      *                   |",
    "    IN  | din31_n+din31_p * I_BUF_DS |-> I_DDR                                      *                   |",
    "    OUT |                 *                                      O_DDR |-> O_BUF_DS * dout30_n+dout30_p |",
    "        |                 ***********************************************************                   |",
    "        |-----------------------------------------------------------------------------------------------|",
    "  Final checking is good",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk00",
    "  Assign location HR_1_CC_18_9P (and properties) to Port clk10",
    "  Assign location HP_1_CC_38_19P (and properties) to Port clk20",
    "  Assign location HR_1_CC_38_19P (and properties) to Port clk30",
    "  Assign location HR_3_CC_38_19P (and properties) to Port clk31",
    "  Assign location HR_2_CC_38_19P (and properties) to Port clk40",
    "  Assign location HR_2_20_10P (and properties) to Port dinosc0",
    "  Assign location HR_5_20_10P (and properties) to Port dinosc1",
    "  Assign location HR_5_22_11P (and properties) to Port dinosc3",
    "  Assign location HR_1_30_15P (and properties) to Port dinosc4",
    "  Assign location HR_2_22_11P (and properties) to Port dinoutosc",
    "  Assign location HP_1_20_10P (and properties) to Port din00",
    "  Assign location HP_1_22_11P (and properties) to Port dout00",
    "  Assign location HR_1_20_10P (and properties) to Port din01",
    "  Assign location HR_1_22_11P (and properties) to Port dout01",
    "  Assign location HR_5_2_1P (and properties) to Port din11",
    "  Assign location HR_5_4_2P (and properties) to Port dout11",
    "  Assign location HR_1_24_12P (and properties) to Port din12",
    "  Assign location HR_1_26_13P (and properties) to Port dout12",
    "  Assign location HR_2_0_0P (and properties) to Port din30_p",
    "  Assign location HR_2_1_0N (and properties) to Port din30_n",
    "  Assign location HR_2_2_1P (and properties) to Port din31_p",
    "  Assign location HR_2_3_1N (and properties) to Port din31_n",
    "  Assign location HR_2_4_2P (and properties) to Port dout30_p",
    "  Assign location HR_2_7_3N (and properties) to Port dout30_n",
    "  Assign location HR_2_8_4P (and properties) to Port clk_out",
    "  Assign location HR_2_9_4N (and properties) to Port clk_out_osc",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=clk00, location: HP_1_CC_18_9P",
    "        Data signal from object clk00",
    "          Failure reason: Object clk00 is primitive \\PLL but data signal is not defined",
    "      Pin object=clk10, location: HR_1_CC_18_9P",
    "        Data signal from object clk10",
    "          Module=I_BUF Linked-object=clk10 Port=O Net=$flatten$auto$rs_design_edit.cc:1147:execute$874.$iopadmap$clk10 - Not found",
    "          Failure reason: Clock data from object clk10 port O is not routed to fabric",
    "      Pin object=clk20, location: HP_1_CC_38_19P",
    "        Data signal from object clk20",
    "          Module=I_BUF Linked-object=clk20 Port=O Net=$flatten$auto$rs_design_edit.cc:1147:execute$874.$iopadmap$clk20 - Not found",
    "          Failure reason: Clock data from object clk20 port O is not routed to fabric",
    "      Pin object=clk_out, location: HR_2_8_4P",
    "        Data signal from object clk_out",
    "          Failure reason: Object clk_out is primitive \\O_SERDES_CLK but data signal is not defined",
    "      Pin object=clk_out_osc, location: HR_2_9_4N",
    "        Data signal from object clk_out_osc",
    "          Failure reason: Object clk_out_osc is primitive \\O_SERDES_CLK but data signal is not defined",
    "      Pin object=din00, location: HP_1_20_10P",
    "        Data signal from object din00",
    "          Module=I_DDR Linked-object=din00 Port=Q Net=din_iddr00[0] - Found",
    "          Module=I_DDR Linked-object=din00 Port=Q Net=din_iddr00[1] - Found",
    "      Pin object=din01, location: HR_1_20_10P",
    "        Data signal from object din01",
    "          Module=I_DDR Linked-object=din01 Port=Q Net=din_iddr01[0] - Found",
    "          Module=I_DDR Linked-object=din01 Port=Q Net=din_iddr01[1] - Found",
    "      Pin object=din10, location: ",
    "        Pin location is not assigned",
    "      Pin object=din11, location: HR_5_2_1P",
    "        Data signal from object din11",
    "          Module=I_DDR Linked-object=din11 Port=Q Net=din_iddr11[0] - Found",
    "          Module=I_DDR Linked-object=din11 Port=Q Net=din_iddr11[1] - Found",
    "      Pin object=din12, location: HR_1_24_12P",
    "        Data signal from object din12",
    "          Module=I_DDR Linked-object=din12 Port=Q Net=din_iddr12[0] - Found",
    "          Module=I_DDR Linked-object=din12 Port=Q Net=din_iddr12[1] - Found",
    "      Pin object=din20, location: ",
    "        Pin location is not assigned",
    "      Pin object=dinosc0, location: HR_2_20_10P",
    "        Data signal from object dinosc0",
    "          Module=I_DDR Linked-object=dinosc0 Port=Q Net=din_iddr_osc0[0] - Found",
    "          Module=I_DDR Linked-object=dinosc0 Port=Q Net=din_iddr_osc0[1] - Found",
    "      Pin object=dinosc1, location: HR_5_20_10P",
    "        Data signal from object dinosc1",
    "          Module=I_DDR Linked-object=dinosc1 Port=Q Net=din_iddr_osc1[0] - Found",
    "          Module=I_DDR Linked-object=dinosc1 Port=Q Net=din_iddr_osc1[1] - Found",
    "      Pin object=dinosc2, location: ",
    "        Pin location is not assigned",
    "      Pin object=dinosc3, location: HR_5_22_11P",
    "        Data signal from object dinosc3",
    "          Module=I_DDR Linked-object=dinosc3 Port=Q Net=din_iddr_osc3[0] - Found",
    "          Module=I_DDR Linked-object=dinosc3 Port=Q Net=din_iddr_osc3[1] - Found",
    "      Pin object=dinosc4, location: HR_1_30_15P",
    "        Data signal from object dinosc4",
    "          Module=I_DDR Linked-object=dinosc4 Port=Q Net=din_iddr_osc4[0] - Found",
    "          Module=I_DDR Linked-object=dinosc4 Port=Q Net=din_iddr_osc4[1] - Found",
    "      Pin object=dinoutosc, location: HR_2_22_11P",
    "        Data signal from object dinoutosc",
    "          Module=O_BUF Linked-object=dinoutosc Port=I Net=$iopadmap$dinoutosc - Found",
    "      Pin object=dout00, location: HP_1_22_11P",
    "        Data signal from object dout00",
    "          Module=O_DDR Linked-object=dout00 Port=D Net=$auto$rs_design_edit.cc:615:add_wire_btw_prims$835 - Found",
    "          Module=O_DDR Linked-object=dout00 Port=D Net=$auto$rs_design_edit.cc:615:add_wire_btw_prims$836 - Found",
    "      Pin object=dout01, location: HR_1_22_11P",
    "        Data signal from object dout01",
    "          Module=O_DDR Linked-object=dout01 Port=D Net=$auto$rs_design_edit.cc:615:add_wire_btw_prims$837 - Found",
    "          Module=O_DDR Linked-object=dout01 Port=D Net=$auto$rs_design_edit.cc:615:add_wire_btw_prims$838 - Found",
    "      Pin object=dout10, location: ",
    "        Pin location is not assigned",
    "      Pin object=dout11, location: HR_5_4_2P",
    "        Data signal from object dout11",
    "          Module=O_DDR Linked-object=dout11 Port=D Net=dout_oddr11[0] - Found",
    "          Module=O_DDR Linked-object=dout11 Port=D Net=dout_oddr11[1] - Found",
    "      Pin object=dout12, location: HR_1_26_13P",
    "        Data signal from object dout12",
    "          Module=O_DDR Linked-object=dout12 Port=D Net=dout_oddr12[0] - Found",
    "          Module=O_DDR Linked-object=dout12 Port=D Net=dout_oddr12[1] - Found",
    "      Pin object=dout20, location: ",
    "        Pin location is not assigned",
    "      Pin object=clk30, location: HR_1_CC_38_19P",
    "        Data signal from object clk30",
    "          Failure reason: Object clk30 is primitive \\PLL but data signal is not defined",
    "      Pin object=clk31, location: HR_3_CC_38_19P",
    "        Data signal from object clk31",
    "          Failure reason: Object clk31 is primitive \\PLL but data signal is not defined",
    "      Pin object=clk40, location: HR_2_CC_38_19P",
    "        Data signal from object clk40",
    "          Module=I_BUF Linked-object=clk40 Port=O Net=$auto$rs_design_edit.cc:1147:execute$874.ibuf40 - Not found",
    "          Failure reason: Clock data from object clk40 port O is not routed to fabric",
    "      Pin object=din30_n, location: HR_2_1_0N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=din30_p, location: HR_2_0_0P",
    "        Data signal from object din30_p",
    "          Module=I_DDR Linked-object=din30_n+din30_p Port=Q Net=din_ds_i_ddr30[0] - Found",
    "          Module=I_DDR Linked-object=din30_n+din30_p Port=Q Net=din_ds_i_ddr30[1] - Found",
    "      Pin object=din31_n, location: HR_2_3_1N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=din31_p, location: HR_2_2_1P",
    "        Data signal from object din31_p",
    "          Module=I_DDR Linked-object=din31_n+din31_p Port=Q Net=din_ds_i_ddr31[0] - Found",
    "          Module=I_DDR Linked-object=din31_n+din31_p Port=Q Net=din_ds_i_ddr31[1] - Found",
    "      Pin object=dout30_n, location: HR_2_7_3N",
    "        Skip this because 'This is secondary pin. But IO bitstream generation will still make sure it is used in pair. Otherwise the IO bitstream will be invalid'",
    "      Pin object=dout30_p, location: HR_2_4_2P",
    "        Data signal from object dout30_p",
    "          Module=O_DDR Linked-object=dout30_n+dout30_p Port=D Net=$abc$214$xor$/home/cschai/desktop/raptor_projects/ppdb/foedag_unit_test_negative/./top.v:380$14_Y[0] - Found",
    "          Module=O_DDR Linked-object=dout30_n+dout30_p Port=D Net=$abc$214$xor$/home/cschai/desktop/raptor_projects/ppdb/foedag_unit_test_negative/./top.v:380$14_Y[1] - Found",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=clk00 Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=PLL LinkedObject=clk00 Location=HP_1_CC_18_9P Port=LOCK Signal=out:TO_BE_DETERMINED",
    "      Module=PLL LinkedObject=clk00 Location=HP_1_CC_18_9P Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=clk10 Location=HR_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=clk20 Location=HP_1_CC_38_19P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=O_SERDES_CLK LinkedObject=clk_out Location=HR_2_8_4P Port=CLK_EN Signal=in:TO_BE_DETERMINED",
    "      Module=O_SERDES_CLK LinkedObject=clk_out Location=HR_2_8_4P Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "      Module=O_SERDES_CLK LinkedObject=clk_out_osc Location=HR_2_9_4N Port=CLK_EN Signal=in:TO_BE_DETERMINED",
    "      Module=O_SERDES_CLK LinkedObject=clk_out_osc Location=HR_2_9_4N Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=din00 Location=HP_1_20_10P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=din00 Location=HP_1_20_10P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=din00 Location=HP_1_20_10P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=din01 Location=HR_1_20_10P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=din01 Location=HR_1_20_10P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=din01 Location=HR_1_20_10P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=din10 Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_DDR LinkedObject=din10 Location= Port=E Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=I_DDR LinkedObject=din10 Location= Port=R Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=din11 Location=HR_5_2_1P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=din11 Location=HR_5_2_1P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=din11 Location=HR_5_2_1P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=din12 Location=HR_1_24_12P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=din12 Location=HR_1_24_12P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=din12 Location=HR_1_24_12P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=din20 Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=dinosc0 Location=HR_2_20_10P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=dinosc0 Location=HR_2_20_10P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=dinosc0 Location=HR_2_20_10P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=dinosc1 Location=HR_5_20_10P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=dinosc1 Location=HR_5_20_10P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=dinosc1 Location=HR_5_20_10P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=dinosc2 Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_DDR LinkedObject=dinosc2 Location= Port=E Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=I_DDR LinkedObject=dinosc2 Location= Port=R Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=dinosc3 Location=HR_5_22_11P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=dinosc3 Location=HR_5_22_11P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=dinosc3 Location=HR_5_22_11P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=dinosc4 Location=HR_1_30_15P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=dinosc4 Location=HR_1_30_15P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=dinosc4 Location=HR_1_30_15P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout00 Location=HP_1_22_11P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout00 Location=HP_1_22_11P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout01 Location=HR_1_22_11P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout01 Location=HR_1_22_11P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout10 Location= Port=E Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=O_DDR LinkedObject=dout10 Location= Port=R Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=O_DDR LinkedObject=dout11 Location=HR_5_4_2P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout11 Location=HR_5_4_2P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout12 Location=HR_1_26_13P Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout12 Location=HR_1_26_13P Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=clk30 Location=HR_1_CC_38_19P Port=EN Signal=in:f2g_in_en_{A|B}",
    "        User design does not utilize linked-object clk30 wrapped-instance port EN",
    "      Module=PLL LinkedObject=clk30 Location=HR_1_CC_38_19P Port=LOCK Signal=out:TO_BE_DETERMINED",
    "      Module=PLL LinkedObject=clk30 Location=HR_1_CC_38_19P Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=clk31 Location=HR_3_CC_38_19P Port=EN Signal=in:f2g_in_en_{A|B}",
    "        User design does not utilize linked-object clk31 wrapped-instance port EN",
    "      Module=PLL LinkedObject=clk31 Location=HR_3_CC_38_19P Port=LOCK Signal=out:TO_BE_DETERMINED",
    "      Module=PLL LinkedObject=clk31 Location=HR_3_CC_38_19P Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=clk40 Location=HR_2_CC_38_19P Port=EN Signal=in:f2g_in_en_{A|B}",
    "        User design does not utilize linked-object clk40 wrapped-instance port EN",
    "      Module=I_BUF_DS LinkedObject=din30_n+din30_p Location=HR_2_0_0P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=din30_n+din30_p Location=HR_2_1_0N Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=din30_n+din30_p Location=HR_2_1_0N Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF_DS LinkedObject=din31_n+din31_p Location=HR_2_2_1P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_DDR LinkedObject=din31_n+din31_p Location=HR_2_3_1N Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=I_DDR LinkedObject=din31_n+din31_p Location=HR_2_3_1N Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout30_n+dout30_p Location=HR_2_7_3N Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout30_n+dout30_p Location=HR_2_7_3N Port=R Signal=in:TO_BE_DETERMINED",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk00",
      "linked_object" : "clk00",
      "linked_objects" : {
        "clk00" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk00",
        "O" : "$iopadmap$clk00"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf00",
      "linked_object" : "clk00",
      "linked_objects" : {
        "clk00" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk00",
        "O" : "clkbuf00"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
        "O" : [
          "i_ddr00"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pll00",
      "linked_object" : "clk00",
      "linked_objects" : {
        "clk00" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
            "OUT0_ROUTE_TO_FABRIC_CLK" : "1",
            "OUT1_ROUTE_TO_FABRIC_CLK" : "2",
            "OUT2_ROUTE_TO_FABRIC_CLK" : "3",
            "OUT3_ROUTE_TO_FABRIC_CLK" : "4"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkbuf00",
        "CLK_OUT" : "pll00_clk1",
        "CLK_OUT_DIV2" : "pll00_clk2",
        "CLK_OUT_DIV3" : "pll00_clk3",
        "CLK_OUT_DIV4" : "pll00_clk4"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "OUT0_ROUTE_TO_FABRIC_CLK" : "1",
        "OUT1_ROUTE_TO_FABRIC_CLK" : "2",
        "OUT2_ROUTE_TO_FABRIC_CLK" : "3",
        "OUT3_ROUTE_TO_FABRIC_CLK" : "4",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr01"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk10",
      "linked_object" : "clk10",
      "linked_objects" : {
        "clk10" : {
          "location" : "HR_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk10",
        "O" : "$iopadmap$clk10"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf10",
      "linked_object" : "clk10",
      "linked_objects" : {
        "clk10" : {
          "location" : "HR_1_CC_18_9P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "5"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk10",
        "O" : "clkbuf10"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "5"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "O" : [
          "i_ddr10",
          "i_ddr11",
          "i_ddr12"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk20",
      "linked_object" : "clk20",
      "linked_objects" : {
        "clk20" : {
          "location" : "HP_1_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk20",
        "O" : "$iopadmap$clk20"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:306:execute$706",
      "linked_object" : "clk20",
      "linked_objects" : {
        "clk20" : {
          "location" : "HP_1_CC_38_19P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "6"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk20",
        "O" : "$auto$clkbufmap.cc:339:execute$708"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "6"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.clk_out",
      "linked_object" : "clk_out",
      "linked_objects" : {
        "clk_out" : {
          "location" : "HR_2_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk_out",
        "O" : "clk_out"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_SERDES_CLK"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_SERDES_CLK",
      "name" : "o_serdes_clk",
      "linked_object" : "clk_out",
      "linked_objects" : {
        "clk_out" : {
          "location" : "HR_2_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "OUTPUT_CLK" : "$iopadmap$clk_out",
        "PLL_CLK" : "clkbuf40"
      },
      "parameters" : {
        "CLOCK_PHASE" : "270",
        "DATA_RATE" : "SDR"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.clk_out_osc",
      "linked_object" : "clk_out_osc",
      "linked_objects" : {
        "clk_out_osc" : {
          "location" : "HR_2_9_4N",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk_out_osc",
        "O" : "clk_out_osc"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_SERDES_CLK"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_SERDES_CLK",
      "name" : "o_serdes_clk_osc",
      "linked_object" : "clk_out_osc",
      "linked_objects" : {
        "clk_out_osc" : {
          "location" : "HR_2_9_4N",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "OUTPUT_CLK" : "$iopadmap$clk_out_osc",
        "PLL_CLK" : "osc"
      },
      "parameters" : {
        "CLOCK_PHASE" : "180",
        "DATA_RATE" : "DDR"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
        "Not able to route signal \\osc to port \\PLL_CLK"
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din00",
      "linked_object" : "din00",
      "linked_objects" : {
        "din00" : {
          "location" : "HP_1_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din00",
        "O" : "$iopadmap$din00"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr00",
      "linked_object" : "din00",
      "linked_objects" : {
        "din00" : {
          "location" : "HP_1_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf00",
        "D" : "$iopadmap$din00"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din01",
      "linked_object" : "din01",
      "linked_objects" : {
        "din01" : {
          "location" : "HR_1_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din01",
        "O" : "$iopadmap$din01"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr01",
      "linked_object" : "din01",
      "linked_objects" : {
        "din01" : {
          "location" : "HR_1_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll00_clk1",
        "D" : "$iopadmap$din01"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din10",
      "linked_object" : "din10",
      "linked_objects" : {
        "din10" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din10",
        "O" : "$iopadmap$din10"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr10",
      "linked_object" : "din10",
      "linked_objects" : {
        "din10" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "D" : "$iopadmap$din10"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din11",
      "linked_object" : "din11",
      "linked_objects" : {
        "din11" : {
          "location" : "HR_5_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din11",
        "O" : "$iopadmap$din11"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr11",
      "linked_object" : "din11",
      "linked_objects" : {
        "din11" : {
          "location" : "HR_5_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "D" : "$iopadmap$din11"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din12",
      "linked_object" : "din12",
      "linked_objects" : {
        "din12" : {
          "location" : "HR_1_24_12P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din12",
        "O" : "$iopadmap$din12"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr12",
      "linked_object" : "din12",
      "linked_objects" : {
        "din12" : {
          "location" : "HR_1_24_12P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "D" : "$iopadmap$din12"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din20",
      "linked_object" : "din20",
      "linked_objects" : {
        "din20" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din20",
        "O" : "$iopadmap$din20"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc0",
      "linked_object" : "dinosc0",
      "linked_objects" : {
        "dinosc0" : {
          "location" : "HR_2_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dinosc0",
        "O" : "$iopadmap$dinosc0"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc0",
      "linked_object" : "dinosc0",
      "linked_objects" : {
        "dinosc0" : {
          "location" : "HR_2_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pllosc0_clk0",
        "D" : "$iopadmap$dinosc0"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc1",
      "linked_object" : "dinosc1",
      "linked_objects" : {
        "dinosc1" : {
          "location" : "HR_5_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dinosc1",
        "O" : "$iopadmap$dinosc1"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc1",
      "linked_object" : "dinosc1",
      "linked_objects" : {
        "dinosc1" : {
          "location" : "HR_5_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pllosc0_clk0",
        "D" : "$iopadmap$dinosc1"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc2",
      "linked_object" : "dinosc2",
      "linked_objects" : {
        "dinosc2" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dinosc2",
        "O" : "$iopadmap$dinosc2"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc2",
      "linked_object" : "dinosc2",
      "linked_objects" : {
        "dinosc2" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pllosc0_clk0",
        "D" : "$iopadmap$dinosc2"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc3",
      "linked_object" : "dinosc3",
      "linked_objects" : {
        "dinosc3" : {
          "location" : "HR_5_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dinosc3",
        "O" : "$iopadmap$dinosc3"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc3",
      "linked_object" : "dinosc3",
      "linked_objects" : {
        "dinosc3" : {
          "location" : "HR_5_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pllosc1_clk1",
        "D" : "$iopadmap$dinosc3"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc4",
      "linked_object" : "dinosc4",
      "linked_objects" : {
        "dinosc4" : {
          "location" : "HR_1_30_15P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dinosc4",
        "O" : "$iopadmap$dinosc4"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc4",
      "linked_object" : "dinosc4",
      "linked_objects" : {
        "dinosc4" : {
          "location" : "HR_1_30_15P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pllosc2_clk0",
        "D" : "$iopadmap$dinosc4"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dinoutosc",
      "linked_object" : "dinoutosc",
      "linked_objects" : {
        "dinoutosc" : {
          "location" : "HR_2_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dinoutosc",
        "O" : "dinoutosc"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout00",
      "linked_object" : "dout00",
      "linked_objects" : {
        "dout00" : {
          "location" : "HP_1_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout00",
        "O" : "dout00"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr00",
      "linked_object" : "dout00",
      "linked_objects" : {
        "dout00" : {
          "location" : "HP_1_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf00",
        "Q" : "$iopadmap$dout00"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout01",
      "linked_object" : "dout01",
      "linked_objects" : {
        "dout01" : {
          "location" : "HR_1_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout01",
        "O" : "dout01"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr01",
      "linked_object" : "dout01",
      "linked_objects" : {
        "dout01" : {
          "location" : "HR_1_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll00_clk1",
        "Q" : "$iopadmap$dout01"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout10",
      "linked_object" : "dout10",
      "linked_objects" : {
        "dout10" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout10",
        "O" : "dout10"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr10",
      "linked_object" : "dout10",
      "linked_objects" : {
        "dout10" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "Q" : "$iopadmap$dout10"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout11",
      "linked_object" : "dout11",
      "linked_objects" : {
        "dout11" : {
          "location" : "HR_5_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout11",
        "O" : "dout11"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr11",
      "linked_object" : "dout11",
      "linked_objects" : {
        "dout11" : {
          "location" : "HR_5_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "Q" : "$iopadmap$dout11"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout12",
      "linked_object" : "dout12",
      "linked_objects" : {
        "dout12" : {
          "location" : "HR_1_26_13P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout12",
        "O" : "dout12"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr12",
      "linked_object" : "dout12",
      "linked_objects" : {
        "dout12" : {
          "location" : "HR_1_26_13P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "Q" : "$iopadmap$dout12"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout20",
      "linked_object" : "dout20",
      "linked_objects" : {
        "dout20" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout20",
        "O" : "dout20"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "BOOT_CLOCK",
      "name" : "boot_clock",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "O" : "osc"
      },
      "parameters" : {
        "PERIOD" : "25.000000"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "PLL",
        "PLL",
        "PLL"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pllosc0",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "osc",
        "CLK_OUT" : "pllosc0_clk0",
        "CLK_OUT_DIV2" : "$delete_wire$760",
        "CLK_OUT_DIV3" : "$delete_wire$761",
        "CLK_OUT_DIV4" : "$delete_wire$762"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "BOOT_CLOCK",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr_osc0",
          "i_ddr_osc1",
          "i_ddr_osc2"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pllosc1",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "osc",
        "CLK_OUT" : "$delete_wire$765",
        "CLK_OUT_DIV2" : "pllosc1_clk1",
        "CLK_OUT_DIV3" : "$delete_wire$766",
        "CLK_OUT_DIV4" : "$delete_wire$767"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "BOOT_CLOCK",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT_DIV2" : [
          "i_ddr_osc3"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pllosc2",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "osc",
        "CLK_OUT" : "pllosc2_clk0",
        "CLK_OUT_DIV2" : "$delete_wire$770",
        "CLK_OUT_DIV3" : "$delete_wire$771",
        "CLK_OUT_DIV4" : "$delete_wire$772"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "BOOT_CLOCK",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr_osc4"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "i_buf30",
      "linked_object" : "clk30",
      "linked_objects" : {
        "clk30" : {
          "location" : "HR_1_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk30",
        "O" : "ibuf30"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf30",
      "linked_object" : "clk30",
      "linked_objects" : {
        "clk30" : {
          "location" : "HR_1_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "ibuf30",
        "O" : "clkbuf30"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pll30",
      "linked_object" : "clk30",
      "linked_objects" : {
        "clk30" : {
          "location" : "HR_1_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkbuf30",
        "CLK_OUT" : "pll30_clk",
        "CLK_OUT_DIV2" : "$delete_wire$750",
        "CLK_OUT_DIV3" : "$delete_wire$751",
        "CLK_OUT_DIV4" : "$delete_wire$752"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr30"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "i_buf31",
      "linked_object" : "clk31",
      "linked_objects" : {
        "clk31" : {
          "location" : "HR_3_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk31",
        "O" : "ibuf31"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf31",
      "linked_object" : "clk31",
      "linked_objects" : {
        "clk31" : {
          "location" : "HR_3_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "ibuf31",
        "O" : "clkbuf31"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pll31",
      "linked_object" : "clk31",
      "linked_objects" : {
        "clk31" : {
          "location" : "HR_3_CC_38_19P",
          "properties" : {
            "OUT0_ROUTE_TO_FABRIC_CLK" : "7"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkbuf31",
        "CLK_OUT" : "pll31_clk",
        "CLK_OUT_DIV2" : "$delete_wire$755",
        "CLK_OUT_DIV3" : "$delete_wire$756",
        "CLK_OUT_DIV4" : "$delete_wire$757"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "OUT0_ROUTE_TO_FABRIC_CLK" : "7",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr31"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "i_buf40",
      "linked_object" : "clk40",
      "linked_objects" : {
        "clk40" : {
          "location" : "HR_2_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk40",
        "O" : "ibuf40"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf40",
      "linked_object" : "clk40",
      "linked_objects" : {
        "clk40" : {
          "location" : "HR_2_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "ibuf40",
        "O" : "clkbuf40"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "O" : [
          "o_serdes_clk"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF_DS",
      "name" : "i_buf_ds30",
      "linked_object" : "din30_n+din30_p",
      "linked_objects" : {
        "din30_n" : {
          "location" : "HR_2_1_0N",
          "properties" : {
          }
        },
        "din30_p" : {
          "location" : "HR_2_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I_N" : "din30_n",
        "I_P" : "din30_p",
        "O" : "din30_ds"
      },
      "parameters" : {
        "DIFFERENTIAL_TERMINATION" : "TRUE",
        "IOSTANDARD" : "DEFAULT",
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr30",
      "linked_object" : "din30_n+din30_p",
      "linked_objects" : {
        "din30_n" : {
          "location" : "HR_2_1_0N",
          "properties" : {
          }
        },
        "din30_p" : {
          "location" : "HR_2_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll30_clk",
        "D" : "din30_ds"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF_DS",
      "name" : "i_buf_ds31",
      "linked_object" : "din31_n+din31_p",
      "linked_objects" : {
        "din31_n" : {
          "location" : "HR_2_3_1N",
          "properties" : {
          }
        },
        "din31_p" : {
          "location" : "HR_2_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I_N" : "din31_n",
        "I_P" : "din31_p",
        "O" : "din31_ds"
      },
      "parameters" : {
        "DIFFERENTIAL_TERMINATION" : "TRUE",
        "IOSTANDARD" : "DEFAULT",
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr31",
      "linked_object" : "din31_n+din31_p",
      "linked_objects" : {
        "din31_n" : {
          "location" : "HR_2_3_1N",
          "properties" : {
          }
        },
        "din31_p" : {
          "location" : "HR_2_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll31_clk",
        "D" : "din31_ds"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF_DS",
      "name" : "o_buf_ds",
      "linked_object" : "dout30_n+dout30_p",
      "linked_objects" : {
        "dout30_n" : {
          "location" : "HR_2_7_3N",
          "properties" : {
          }
        },
        "dout30_p" : {
          "location" : "HR_2_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dout_oddr3x",
        "O_N" : "dout30_n",
        "O_P" : "dout30_p"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr3x",
      "linked_object" : "dout30_n+dout30_p",
      "linked_objects" : {
        "dout30_n" : {
          "location" : "HR_2_7_3N",
          "properties" : {
          }
        },
        "dout30_p" : {
          "location" : "HR_2_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll31_clk",
        "Q" : "dout_oddr3x"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    }
  ]
}
