<html><head><meta charset="UTF-8"><title>Documentation for project SweRV-EH2</title><style type="text/css">html {
  width: 100%;
}

h1 {
  font-size: 2.3em;
}
h2 {
  font-size: 2em;
}
h3 {
  font-size: 1.7em;
}
h4 {
  font-size: 1.4em;
  margin-top: 1em;
  margin-bottom: 1em;
}
h5 {
  font-size: 1.1em;
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}

table {
  border-collapse: collapse;
  border-spacing: 0;
}

table,
th,
td {
  border: solid 1px black;
}

table thead,
table tfoot,
.vertical-table > tbody th {
  background: rgb(230, 230, 230);
  font-weight: bold;
}

table tr th,
table tr td {
  padding: 0.5625em 0.625em;
  font-size: inherit;
  color: black;
}

tr td,
.vertical-table tr th {
  vertical-align: top;
}
tr th {
  text-align: left;
}

/* prevent margin around comments */

tr td p:first-of-type {
  margin-top: 0;
}
tr td p:last-of-type {
  margin-bottom: 0;
}

/* center images */

svg,
img,
iframe {
  display: block;
  margin-left: auto;
  margin-right: auto;
}

svg,
img {
  max-width: 100%;
  height: auto;
}

iframe {
  width: 100%;
  height: 100%;
}
table { margin: 0 auto; }</style><script>function resizeIframe(obj) {    obj.style.height = obj.contentWindow.document.body.scrollHeight + 15 + 'px';}</script></head><body><h1 class="title">Documentation for project SweRV-EH2</h1><p class="sub">Generated by Sigasi 4.14.0.202112031056</p><p id="revision">Revision 2021-12-07</p><h2 id="toc">Table of Contents</h2><ul><li><a href="#design_units">Design Units</a></li><ul><li>Module <a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0">ahb&#8203;_to&#8203;_axi4</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj">axi4&#8203;_to&#8203;_ahb</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7">axi&#8203;_lsu&#8203;_dma&#8203;_bridge</a></li><ul><li><a href="#platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f">clockhdr</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34">dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47">dmi&#8203;_wrapper</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z">eh2&#8203;_btb&#8203;_ghr&#8203;_hash</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5">eh2&#8203;_btb&#8203;_tag&#8203;_hash</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za">eh2&#8203;_btb&#8203;_tag&#8203;_hash&#8203;_fold</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo">eh2&#8203;_cmp&#8203;_and&#8203;_mux</a></li><ul><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b">eh2&#8203;_configurable&#8203;_gw</a></li><ul><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu">eh2&#8203;_dbg</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl">eh2&#8203;_dec</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3">eh2&#8203;_dec&#8203;_cam</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l">eh2&#8203;_dec&#8203;_csr</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc">eh2&#8203;_dec&#8203;_dec&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd">eh2&#8203;_dec&#8203;_decode&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww">eh2&#8203;_dec&#8203;_gpr&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf">eh2&#8203;_dec&#8203;_ib&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz">eh2&#8203;_dec&#8203;_timer&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs">eh2&#8203;_dec&#8203;_tlu&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf">eh2&#8203;_dec&#8203;_tlu&#8203;_top</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou">eh2&#8203;_dec&#8203;_trigger</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8">eh2&#8203;_dma&#8203;_ctrl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq">eh2&#8203;_exu</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob">eh2&#8203;_exu&#8203;_alu&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql">eh2&#8203;_exu&#8203;_div&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm">eh2&#8203;_exu&#8203;_div&#8203;_existing&#8203;_1bit&#8203;_cheapshortq</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_1bit&#8203;_fullshortq</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_2bit&#8203;_fullshortq</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_3bit&#8203;_fullshortq</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_4bit&#8203;_fullshortq</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl">eh2&#8203;_exu&#8203;_mul&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w">EH2&#8203;_IC&#8203;_DATA</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.always-blocks">Always Blocks</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp">EH2&#8203;_IC&#8203;_TAG</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js">eh2&#8203;_ifu</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e">eh2&#8203;_ifu&#8203;_aln&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl">eh2&#8203;_ifu&#8203;_bp&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb">eh2&#8203;_ifu&#8203;_btb&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq">eh2&#8203;_ifu&#8203;_compress&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2">eh2&#8203;_ifu&#8203;_ic&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn">eh2&#8203;_ifu&#8203;_iccm&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d">eh2&#8203;_ifu&#8203;_ifc&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv">eh2&#8203;_ifu&#8203;_mem&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby">eh2&#8203;_ifu&#8203;_mem&#8203;_ctl&#8203;_thr</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp">eh2&#8203;_ifu&#8203;_predecode&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u">eh2&#8203;_ifu&#8203;_tb&#8203;_memread</a></li><ul><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr">eh2&#8203;_lsu</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma">eh2&#8203;_lsu&#8203;_addrcheck</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2">eh2&#8203;_lsu&#8203;_amo</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf">eh2&#8203;_lsu&#8203;_bus&#8203;_buffer</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8">eh2&#8203;_lsu&#8203;_bus&#8203;_intf</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188">eh2&#8203;_lsu&#8203;_clkdomain</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud">eh2&#8203;_lsu&#8203;_dccm&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u">eh2&#8203;_lsu&#8203;_dccm&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk">eh2&#8203;_lsu&#8203;_ecc</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j">eh2&#8203;_lsu&#8203;_lsc&#8203;_ctl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o">eh2&#8203;_lsu&#8203;_stbuf</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0">eh2&#8203;_lsu&#8203;_trigger</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designeh2_mem.svid1-x0">eh2&#8203;_mem</a></li><ul><li><a href="#platform:resourceSweRV-EH2designeh2_mem.svid1-x0.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_mem.svid1-x0.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_mem.svid1-x0.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_mem.svid1-x0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz">eh2&#8203;_pic&#8203;_ctrl</a></li><ul><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.blockDiagram">Block Diagram</a></li></ul><li>Package <a href="#platform:resourceSweRV-EH2designincludeeh2_def.svid1-1b8">eh2&#8203;_pkg</a></li><ul><li><a href="#platform:resourceSweRV-EH2designincludeeh2_def.svid1-1b8.description">Description</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1-35">eh2&#8203;_ram</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1-35.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1-35.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1-35.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1-35.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1-35.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc">eh2&#8203;_swerv</a></li><ul><li><a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k">eh2&#8203;_swerv&#8203;_wrapper</a></li><ul><li><a href="#platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v">ram&#8203;_1024x20</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx">ram&#8203;_1024x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7">ram&#8203;_1024x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9">ram&#8203;_1024x34</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidok-rl">ram&#8203;_1024x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj">ram&#8203;_1024x42</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp">ram&#8203;_1024x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid324-355">ram&#8203;_1024x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid324-355.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid324-355.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid324-355.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1">ram&#8203;_128x20</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3">ram&#8203;_128x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h">ram&#8203;_128x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f">ram&#8203;_128x34</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t">ram&#8203;_128x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp">ram&#8203;_128x42</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv">ram&#8203;_128x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb">ram&#8203;_128x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidli-oj">ram&#8203;_1536x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid68-99">ram&#8203;_16384x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid68-99.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid68-99.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid68-99.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v">ram&#8203;_2048x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb">ram&#8203;_2048x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7">ram&#8203;_2048x34</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidig-lh">ram&#8203;_2048x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidig-lh.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidig-lh.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidig-lh.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh">ram&#8203;_2048x42</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn">ram&#8203;_2048x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323">ram&#8203;_2048x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz">ram&#8203;_256x20</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1">ram&#8203;_256x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f">ram&#8203;_256x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd">ram&#8203;_256x34</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r">ram&#8203;_256x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn">ram&#8203;_256x42</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt">ram&#8203;_256x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9">ram&#8203;_256x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidfe-if">ram&#8203;_3072x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidfe-if.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidfe-if.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidfe-if.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid36-67">ram&#8203;_32768x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid36-67.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid36-67.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid36-67.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn">ram&#8203;_32x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl">ram&#8203;_32x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t">ram&#8203;_4096x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9">ram&#8203;_4096x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5">ram&#8203;_4096x34</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd">ram&#8203;_4096x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf">ram&#8203;_4096x42</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al">ram&#8203;_4096x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1">ram&#8203;_4096x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x">ram&#8203;_512x20</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez">ram&#8203;_512x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d">ram&#8203;_512x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb">ram&#8203;_512x34</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp">ram&#8203;_512x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl">ram&#8203;_512x42</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr">ram&#8203;_512x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid356-387">ram&#8203;_512x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid356-387.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid356-387.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid356-387.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3">ram&#8203;_64x20</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5">ram&#8203;_64x22</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j">ram&#8203;_64x26</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h">ram&#8203;_64x34</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r">ram&#8203;_64x42</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx">ram&#8203;_64x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd">ram&#8203;_64x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidrm-un">ram&#8203;_768x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidrm-un.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidrm-un.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidrm-un.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb">ram&#8203;_8192x39</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j">ram&#8203;_8192x68</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz">ram&#8203;_8192x71</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct">ram&#8203;_be&#8203;_1024x104</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av">ram&#8203;_be&#8203;_1024x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3">ram&#8203;_be&#8203;_1024x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r">ram&#8203;_be&#8203;_1024x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz">ram&#8203;_be&#8203;_1024x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv">ram&#8203;_be&#8203;_1024x44</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa">ram&#8203;_be&#8203;_1024x52</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c">ram&#8203;_be&#8203;_1024x88</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw">ram&#8203;_be&#8203;_128x104</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe">ram&#8203;_be&#8203;_128x120</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky">ram&#8203;_be&#8203;_128x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636">ram&#8203;_be&#8203;_128x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu">ram&#8203;_be&#8203;_128x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2">ram&#8203;_be&#8203;_128x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy">ram&#8203;_be&#8203;_128x44</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd">ram&#8203;_be&#8203;_128x52</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7">ram&#8203;_be&#8203;_128x60</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf">ram&#8203;_be&#8203;_128x88</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid964-99g">ram&#8203;_be&#8203;_2048x104</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid964-99g.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid964-99g.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid964-99g.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid746-77i">ram&#8203;_be&#8203;_2048x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid746-77i.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid746-77i.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid746-77i.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq">ram&#8203;_be&#8203;_2048x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye">ram&#8203;_be&#8203;_2048x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm">ram&#8203;_be&#8203;_2048x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki">ram&#8203;_be&#8203;_2048x44</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx">ram&#8203;_be&#8203;_2048x52</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz">ram&#8203;_be&#8203;_2048x88</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj">ram&#8203;_be&#8203;_256x104</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber">ram&#8203;_be&#8203;_256x120</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl">ram&#8203;_be&#8203;_256x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt">ram&#8203;_be&#8203;_256x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid855-88h">ram&#8203;_be&#8203;_256x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid855-88h.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid855-88h.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid855-88h.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp">ram&#8203;_be&#8203;_256x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul">ram&#8203;_be&#8203;_256x44</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0">ram&#8203;_be&#8203;_256x52</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk">ram&#8203;_be&#8203;_256x60</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72">ram&#8203;_be&#8203;_256x88</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o">ram&#8203;_be&#8203;_32x124</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh">ram&#8203;_be&#8203;_32x62</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid92r-963">ram&#8203;_be&#8203;_4096x104</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid92r-963.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid92r-963.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid92r-963.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid70t-745">ram&#8203;_be&#8203;_4096x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid70t-745.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid70t-745.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid70t-745.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md">ram&#8203;_be&#8203;_4096x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1">ram&#8203;_be&#8203;_4096x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9">ram&#8203;_be&#8203;_4096x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5">ram&#8203;_be&#8203;_4096x44</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik">ram&#8203;_be&#8203;_4096x52</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm">ram&#8203;_be&#8203;_4096x88</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6">ram&#8203;_be&#8203;_512x104</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4">ram&#8203;_be&#8203;_512x120</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8">ram&#8203;_be&#8203;_512x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg">ram&#8203;_be&#8203;_512x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid81s-854">ram&#8203;_be&#8203;_512x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid81s-854.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid81s-854.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid81s-854.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc">ram&#8203;_be&#8203;_512x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8">ram&#8203;_be&#8203;_512x44</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn">ram&#8203;_be&#8203;_512x52</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx">ram&#8203;_be&#8203;_512x60</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p">ram&#8203;_be&#8203;_512x88</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9">ram&#8203;_be&#8203;_64x104</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81">ram&#8203;_be&#8203;_64x120</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob">ram&#8203;_be&#8203;_64x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid637-66j">ram&#8203;_be&#8203;_64x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid637-66j.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid637-66j.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid637-66j.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7">ram&#8203;_be&#8203;_64x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf">ram&#8203;_be&#8203;_64x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b">ram&#8203;_be&#8203;_64x44</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q">ram&#8203;_be&#8203;_64x52</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou">ram&#8203;_be&#8203;_64x60</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads">ram&#8203;_be&#8203;_64x88</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s">ram&#8203;_be&#8203;_8192x136</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0">ram&#8203;_be&#8203;_8192x142</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro">ram&#8203;_be&#8203;_8192x272</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w">ram&#8203;_be&#8203;_8192x284</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h">rvarbiter2</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z">rvarbiter2&#8203;_fpga</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290">rvarbiter2&#8203;_pic</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8">rvarbiter2&#8203;_smt</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw">rvbradder</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv">rvdff2ie</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8">rvdff2iee</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no">rvdff4e</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4">rvdff4iee</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l">rvdffdpie</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130">rvdffibie</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg">rvdffiee</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1">rvdffppie</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi">rvecc&#8203;_decode</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626">rvecc&#8203;_decode&#8203;_64</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t">rvecc&#8203;_encode</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck">rvecc&#8203;_encode&#8203;_64</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn">rveven&#8203;_paritycheck</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr">rveven&#8203;_paritygen</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj">rvfindfirst1</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh">rvfindfirst1hot</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9">rvjtag&#8203;_tap</a></li><ul><li><a href="#platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro">rvlsadder</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv">rvmaskandmatch</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz">rvrangecheck</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc">rvsyncss</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf">rvsyncss&#8203;_fpga</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.description">Description</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71">SimJTAG</a></li><ul><li><a href="#platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.ports">Ports</a></li><li><a href="#platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp">tb&#8203;_top</a></li><ul><li><a href="#platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.parameters">Parameters</a></li><li><a href="#platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.instantiations">Instantiations</a></li><li><a href="#platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.always-blocks">Always Blocks</a></li><li><a href="#platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.blockDiagram">Block Diagram</a></li></ul></ul></ul><div id="dependencies"><h3>Project files overview</h3><img src="SweRV-EH2.svg"></div><div id="design_units"><h2>Design Units</h2><p>This projects has 242 design units.</p><ul><li>Module <a href="#platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0">ahb&#8203;_to&#8203;_axi4</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj">axi4&#8203;_to&#8203;_ahb</a></li><li>Module <a href="#platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7">axi&#8203;_lsu&#8203;_dma&#8203;_bridge</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f">clockhdr</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34">dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47">dmi&#8203;_wrapper</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z">eh2&#8203;_btb&#8203;_ghr&#8203;_hash</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5">eh2&#8203;_btb&#8203;_tag&#8203;_hash</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za">eh2&#8203;_btb&#8203;_tag&#8203;_hash&#8203;_fold</a></li><li>Module <a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo">eh2&#8203;_cmp&#8203;_and&#8203;_mux</a></li><li>Module <a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b">eh2&#8203;_configurable&#8203;_gw</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu">eh2&#8203;_dbg</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl">eh2&#8203;_dec</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3">eh2&#8203;_dec&#8203;_cam</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l">eh2&#8203;_dec&#8203;_csr</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc">eh2&#8203;_dec&#8203;_dec&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd">eh2&#8203;_dec&#8203;_decode&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww">eh2&#8203;_dec&#8203;_gpr&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf">eh2&#8203;_dec&#8203;_ib&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz">eh2&#8203;_dec&#8203;_timer&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs">eh2&#8203;_dec&#8203;_tlu&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf">eh2&#8203;_dec&#8203;_tlu&#8203;_top</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou">eh2&#8203;_dec&#8203;_trigger</a></li><li>Module <a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8">eh2&#8203;_dma&#8203;_ctrl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq">eh2&#8203;_exu</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob">eh2&#8203;_exu&#8203;_alu&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql">eh2&#8203;_exu&#8203;_div&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm">eh2&#8203;_exu&#8203;_div&#8203;_existing&#8203;_1bit&#8203;_cheapshortq</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_1bit&#8203;_fullshortq</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_2bit&#8203;_fullshortq</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_3bit&#8203;_fullshortq</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y">eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_4bit&#8203;_fullshortq</a></li><li>Module <a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl">eh2&#8203;_exu&#8203;_mul&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w">EH2&#8203;_IC&#8203;_DATA</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp">EH2&#8203;_IC&#8203;_TAG</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js">eh2&#8203;_ifu</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e">eh2&#8203;_ifu&#8203;_aln&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl">eh2&#8203;_ifu&#8203;_bp&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb">eh2&#8203;_ifu&#8203;_btb&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq">eh2&#8203;_ifu&#8203;_compress&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2">eh2&#8203;_ifu&#8203;_ic&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn">eh2&#8203;_ifu&#8203;_iccm&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d">eh2&#8203;_ifu&#8203;_ifc&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv">eh2&#8203;_ifu&#8203;_mem&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby">eh2&#8203;_ifu&#8203;_mem&#8203;_ctl&#8203;_thr</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp">eh2&#8203;_ifu&#8203;_predecode&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u">eh2&#8203;_ifu&#8203;_tb&#8203;_memread</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr">eh2&#8203;_lsu</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma">eh2&#8203;_lsu&#8203;_addrcheck</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2">eh2&#8203;_lsu&#8203;_amo</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf">eh2&#8203;_lsu&#8203;_bus&#8203;_buffer</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8">eh2&#8203;_lsu&#8203;_bus&#8203;_intf</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188">eh2&#8203;_lsu&#8203;_clkdomain</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud">eh2&#8203;_lsu&#8203;_dccm&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u">eh2&#8203;_lsu&#8203;_dccm&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk">eh2&#8203;_lsu&#8203;_ecc</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j">eh2&#8203;_lsu&#8203;_lsc&#8203;_ctl</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o">eh2&#8203;_lsu&#8203;_stbuf</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0">eh2&#8203;_lsu&#8203;_trigger</a></li><li>Module <a href="#platform:resourceSweRV-EH2designeh2_mem.svid1-x0">eh2&#8203;_mem</a></li><li>Module <a href="#platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz">eh2&#8203;_pic&#8203;_ctrl</a></li><li>Package <a href="#platform:resourceSweRV-EH2designincludeeh2_def.svid1-1b8">eh2&#8203;_pkg</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1-35">eh2&#8203;_ram</a></li><li>Module <a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc">eh2&#8203;_swerv</a></li><li>Module <a href="#platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k">eh2&#8203;_swerv&#8203;_wrapper</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v">ram&#8203;_1024x20</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx">ram&#8203;_1024x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7">ram&#8203;_1024x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9">ram&#8203;_1024x34</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidok-rl">ram&#8203;_1024x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj">ram&#8203;_1024x42</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp">ram&#8203;_1024x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid324-355">ram&#8203;_1024x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1">ram&#8203;_128x20</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3">ram&#8203;_128x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h">ram&#8203;_128x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f">ram&#8203;_128x34</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t">ram&#8203;_128x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp">ram&#8203;_128x42</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv">ram&#8203;_128x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb">ram&#8203;_128x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidli-oj">ram&#8203;_1536x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid68-99">ram&#8203;_16384x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v">ram&#8203;_2048x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb">ram&#8203;_2048x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7">ram&#8203;_2048x34</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidig-lh">ram&#8203;_2048x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh">ram&#8203;_2048x42</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn">ram&#8203;_2048x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323">ram&#8203;_2048x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz">ram&#8203;_256x20</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1">ram&#8203;_256x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f">ram&#8203;_256x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd">ram&#8203;_256x34</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r">ram&#8203;_256x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn">ram&#8203;_256x42</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt">ram&#8203;_256x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9">ram&#8203;_256x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidfe-if">ram&#8203;_3072x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid36-67">ram&#8203;_32768x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn">ram&#8203;_32x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl">ram&#8203;_32x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t">ram&#8203;_4096x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9">ram&#8203;_4096x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5">ram&#8203;_4096x34</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd">ram&#8203;_4096x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf">ram&#8203;_4096x42</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al">ram&#8203;_4096x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1">ram&#8203;_4096x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x">ram&#8203;_512x20</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez">ram&#8203;_512x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d">ram&#8203;_512x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb">ram&#8203;_512x34</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp">ram&#8203;_512x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl">ram&#8203;_512x42</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr">ram&#8203;_512x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid356-387">ram&#8203;_512x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3">ram&#8203;_64x20</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5">ram&#8203;_64x22</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j">ram&#8203;_64x26</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h">ram&#8203;_64x34</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r">ram&#8203;_64x42</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx">ram&#8203;_64x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd">ram&#8203;_64x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidrm-un">ram&#8203;_768x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb">ram&#8203;_8192x39</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j">ram&#8203;_8192x68</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz">ram&#8203;_8192x71</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct">ram&#8203;_be&#8203;_1024x104</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av">ram&#8203;_be&#8203;_1024x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3">ram&#8203;_be&#8203;_1024x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r">ram&#8203;_be&#8203;_1024x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz">ram&#8203;_be&#8203;_1024x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv">ram&#8203;_be&#8203;_1024x44</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa">ram&#8203;_be&#8203;_1024x52</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c">ram&#8203;_be&#8203;_1024x88</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw">ram&#8203;_be&#8203;_128x104</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe">ram&#8203;_be&#8203;_128x120</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky">ram&#8203;_be&#8203;_128x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636">ram&#8203;_be&#8203;_128x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu">ram&#8203;_be&#8203;_128x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2">ram&#8203;_be&#8203;_128x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy">ram&#8203;_be&#8203;_128x44</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd">ram&#8203;_be&#8203;_128x52</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7">ram&#8203;_be&#8203;_128x60</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf">ram&#8203;_be&#8203;_128x88</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid964-99g">ram&#8203;_be&#8203;_2048x104</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid746-77i">ram&#8203;_be&#8203;_2048x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq">ram&#8203;_be&#8203;_2048x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye">ram&#8203;_be&#8203;_2048x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm">ram&#8203;_be&#8203;_2048x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki">ram&#8203;_be&#8203;_2048x44</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx">ram&#8203;_be&#8203;_2048x52</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz">ram&#8203;_be&#8203;_2048x88</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj">ram&#8203;_be&#8203;_256x104</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber">ram&#8203;_be&#8203;_256x120</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl">ram&#8203;_be&#8203;_256x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt">ram&#8203;_be&#8203;_256x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid855-88h">ram&#8203;_be&#8203;_256x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp">ram&#8203;_be&#8203;_256x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul">ram&#8203;_be&#8203;_256x44</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0">ram&#8203;_be&#8203;_256x52</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk">ram&#8203;_be&#8203;_256x60</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72">ram&#8203;_be&#8203;_256x88</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o">ram&#8203;_be&#8203;_32x124</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh">ram&#8203;_be&#8203;_32x62</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid92r-963">ram&#8203;_be&#8203;_4096x104</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid70t-745">ram&#8203;_be&#8203;_4096x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md">ram&#8203;_be&#8203;_4096x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1">ram&#8203;_be&#8203;_4096x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9">ram&#8203;_be&#8203;_4096x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5">ram&#8203;_be&#8203;_4096x44</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik">ram&#8203;_be&#8203;_4096x52</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm">ram&#8203;_be&#8203;_4096x88</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6">ram&#8203;_be&#8203;_512x104</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4">ram&#8203;_be&#8203;_512x120</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8">ram&#8203;_be&#8203;_512x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg">ram&#8203;_be&#8203;_512x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid81s-854">ram&#8203;_be&#8203;_512x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc">ram&#8203;_be&#8203;_512x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8">ram&#8203;_be&#8203;_512x44</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn">ram&#8203;_be&#8203;_512x52</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx">ram&#8203;_be&#8203;_512x60</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p">ram&#8203;_be&#8203;_512x88</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9">ram&#8203;_be&#8203;_64x104</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81">ram&#8203;_be&#8203;_64x120</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob">ram&#8203;_be&#8203;_64x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid637-66j">ram&#8203;_be&#8203;_64x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7">ram&#8203;_be&#8203;_64x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf">ram&#8203;_be&#8203;_64x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b">ram&#8203;_be&#8203;_64x44</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q">ram&#8203;_be&#8203;_64x52</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou">ram&#8203;_be&#8203;_64x60</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads">ram&#8203;_be&#8203;_64x88</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s">ram&#8203;_be&#8203;_8192x136</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0">ram&#8203;_be&#8203;_8192x142</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro">ram&#8203;_be&#8203;_8192x272</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w">ram&#8203;_be&#8203;_8192x284</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h">rvarbiter2</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z">rvarbiter2&#8203;_fpga</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290">rvarbiter2&#8203;_pic</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8">rvarbiter2&#8203;_smt</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw">rvbradder</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv">rvdff2ie</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8">rvdff2iee</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no">rvdff4e</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4">rvdff4iee</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l">rvdffdpie</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130">rvdffibie</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg">rvdffiee</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1">rvdffppie</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m">rvdffsc</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi">rvecc&#8203;_decode</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626">rvecc&#8203;_decode&#8203;_64</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t">rvecc&#8203;_encode</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck">rvecc&#8203;_encode&#8203;_64</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn">rveven&#8203;_paritycheck</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr">rveven&#8203;_paritygen</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj">rvfindfirst1</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh">rvfindfirst1hot</a></li><li>Module <a href="#platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9">rvjtag&#8203;_tap</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro">rvlsadder</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv">rvmaskandmatch</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz">rvrangecheck</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc">rvsyncss</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf">rvsyncss&#8203;_fpga</a></li><li>Module <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><li>Module <a href="#platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71">SimJTAG</a></li><li>Module <a href="#platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp">tb&#8203;_top</a></li></ul></div><div class="module" id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0"><h2>Module ahb&#8203;_to&#8203;_axi4</h2><p>This design unit is implemented in <code>ahb&#8203;_to&#8203;_axi4.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.description"><h3>Description</h3><p>ahb_to_axi4</p></div><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI signals
AXI Write Channels</p></td></tr><tr><td>axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_awid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_bid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ahb&#8203;_haddr</td><td>in</td><td>[31:0] logic</td><td><p>ahb bus address</p></td></tr><tr><td>ahb&#8203;_hburst</td><td>in</td><td>[2:0] logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hmastlock</td><td>in</td><td>logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hprot</td><td>in</td><td>[3:0] logic</td><td><p>tied to 4&#x27;b0011</p></td></tr><tr><td>ahb&#8203;_hsize</td><td>in</td><td>[2:0] logic</td><td><p>size of bus transaction (possible values 0,1,2,3)</p></td></tr><tr><td>ahb&#8203;_htrans</td><td>in</td><td>[1:0] logic</td><td><p>Transaction type (possible values 0,2 only right now)</p></td></tr><tr><td>ahb&#8203;_hwrite</td><td>in</td><td>logic</td><td><p>ahb bus write</p></td></tr><tr><td>ahb&#8203;_hwdata</td><td>in</td><td>[63:0] logic</td><td><p>ahb bus write data</p></td></tr><tr><td>ahb&#8203;_hsel</td><td>in</td><td>logic</td><td><p>this slave was selected</p></td></tr><tr><td>ahb&#8203;_hreadyin</td><td>in</td><td>logic</td><td><p>previous hready was accepted or not</p></td></tr><tr><td>ahb&#8203;_hrdata</td><td>out</td><td>[63:0] logic</td><td><p>ahb bus read data</p></td></tr><tr><td>ahb&#8203;_hreadyout</td><td>out</td><td>logic</td><td><p>slave ready to accept transaction</p></td></tr><tr><td>ahb&#8203;_hresp</td><td>out</td><td>logic</td><td><p>slave response (high indicates erro)</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.instantiations"><h3>Instantiations</h3><ul><li>state&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_rdata&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li><p>Buffer signals - needed for the read data and ECC error response</p></li></ul></ul><ul><li>buf&#8203;_read&#8203;_error&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li><p>buf_read_error will be high only one cycle</p></li></ul></ul><ul><li>hresp&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li><p>All the Master signals are captured before presenting it to the command buffer. We check for Hresp before sending it to the cmd buffer.</p></li></ul></ul><ul><li>hready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>htrans&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hsize&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hwrite&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>haddr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>PIC memory address check</p></li></ul></ul><ul><li>cmdbuf&#8203;_vldff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_writeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_sizeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_wstrbff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cmdbuf&#8203;_wdataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ahb&#8203;_addr&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_rdata&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ahb_to_axi4.svg"></div><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p><div id="platform:resourceSweRV-EH2designlibahb_to_axi4.svid1-1q0.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/ahb_to_axi4_buf_state.svg"></div></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj"><h2>Module axi4&#8203;_to&#8203;_ahb</h2><p>This design unit is implemented in <code>axi4&#8203;_to&#8203;_ahb.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.description"><h3>Description</h3><p>axi4_to_ahb</p></div><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TAG</td><td>unknown</td><td>1</td><td></td></tr><tr><td>NUM&#8203;_THREADS</td><td>unknown</td><td>1</td><td></td></tr><tr><td>ID</td><td>unknown</td><td>1</td><td></td></tr><tr><td>PRTY</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>[NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>AXI signals
AXI Write Channels</p></td></tr><tr><td>axi&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_awid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_awsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_awprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_wstrb</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>axi&#8203;_wlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_bid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>axi&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_arid</td><td>in</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>axi&#8203;_arsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_arprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>axi&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>axi&#8203;_rid</td><td>out</td><td>[TAG-1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>axi&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>axi&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ahb&#8203;_haddr</td><td>out</td><td>[31:0] logic</td><td><p>ahb bus address</p></td></tr><tr><td>ahb&#8203;_hburst</td><td>out</td><td>[2:0] logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hmastlock</td><td>out</td><td>logic</td><td><p>tied to 0</p></td></tr><tr><td>ahb&#8203;_hprot</td><td>out</td><td>[3:0] logic</td><td><p>tied to 4&#x27;b0011</p></td></tr><tr><td>ahb&#8203;_hsize</td><td>out</td><td>[2:0] logic</td><td><p>size of bus transaction (possible values 0,1,2,3)</p></td></tr><tr><td>ahb&#8203;_htrans</td><td>out</td><td>[1:0] logic</td><td><p>Transaction type (possible values 0,2 only right now)</p></td></tr><tr><td>ahb&#8203;_hwrite</td><td>out</td><td>logic</td><td><p>ahb bus write</p></td></tr><tr><td>ahb&#8203;_hwdata</td><td>out</td><td>[63:0] logic</td><td><p>ahb bus write data</p></td></tr><tr><td>ahb&#8203;_hrdata</td><td>in</td><td>[63:0] logic</td><td><p>ahb bus read data</p></td></tr><tr><td>ahb&#8203;_hready</td><td>in</td><td>logic</td><td><p>slave ready to accept transaction</p></td></tr><tr><td>ahb&#8203;_hresp</td><td>in</td><td>logic</td><td><p>slave response (high indicates erro)</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.instantiations"><h3>Instantiations</h3><ul><li>wrbuf&#8203;_vldff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_data&#8203;_vldff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_tagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_sizeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_byteenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>last&#8203;_bus&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_state&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_writeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_tagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_sizeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_alignedff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_byteenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>slvbuf&#8203;_writeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>slvbuf&#8203;_tagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>slvbuf&#8203;_errorff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_cmd&#8203;_doneff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_cmd&#8203;_byte&#8203;_ptrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>htrans&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hwrite&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hresp&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>hrdata&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>buf&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ahbm&#8203;_data&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.axi4_to_ahb.svg"></div><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><div id="platform:resourceSweRV-EH2designlibaxi4_to_ahb.svid1-2sj.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/axi4_to_ahb_buf_state.svg"></div></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7"><h2>Module axi&#8203;_lsu&#8203;_dma&#8203;_bridge</h2><p>This design unit is implemented in <code>axi&#8203;_lsu&#8203;_dma&#8203;_bridge.sv</code></p><div id="platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.description"><h3>Description</h3><p>connects LSI master to external AXI slave and DMA slave</p></div><div id="platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>M&#8203;_ID&#8203;_WIDTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>S0&#8203;_ID&#8203;_WIDTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>ICCM&#8203;_BASE</td><td>unknown</td><td>19</td><td><p>in LSBs</p></td></tr><tr><td>IDFIFOSZ</td><td>unknown</td><td>$clog2(4)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>reset&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>master read bus</p></td></tr><tr><td>m&#8203;_arid</td><td>in</td><td>[M_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>m&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>m&#8203;_rid</td><td>out</td><td>[M_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>m&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>master write bus</p></td></tr><tr><td>m&#8203;_awid</td><td>in</td><td>[M_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>m&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>m&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_bid</td><td>out</td><td>[M_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>slave 0 if general ext memory</p></td></tr><tr><td>s0&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_rid</td><td>in</td><td>[S0_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>s0&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>s0&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>s0&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_awvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>s0&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>s0&#8203;_bid</td><td>in</td><td>[S0_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>s0&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>slave 1 if DMA port</p></td></tr><tr><td>s1&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>s1&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>s1&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_awvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>s1&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>s1&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.axi_lsu_dma_bridge.svg"></div><div id="platform:resourceSweRV-EH2testbenchaxi_lsu_dma_bridge.svid1-l7.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>W-channel select fifo</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>id replacement for narrow ID slave</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f"><h2>Module clockhdr</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>SE</td><td>in</td><td>logic</td><td></td></tr><tr><td>EN</td><td>in</td><td>logic</td><td></td></tr><tr><td>CK</td><td>in</td><td>logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.clockhdr.svg"></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34"><h2>Module dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</h2><p>This design unit is implemented in <code>dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync.v</code></p><div id="platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>rd&#8203;_en</td><td>in</td><td>logic</td><td><p>1 bit  Read Enable from JTAG</p></td></tr><tr><td>wr&#8203;_en</td><td>in</td><td>logic</td><td><p>1 bit  Write enable from JTAG</p></td></tr><tr><td>rst&#8203;_n</td><td>in</td><td>logic</td><td><p>Core reset</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td><p>Core clock</p></td></tr><tr><td>reg&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Write interface bit to Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Write enable to Processor</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dmi_jtag_to_core_sync.svg"></div><div id="platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>synchronizers</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47"><h2>Module dmi&#8203;_wrapper</h2><p>This design unit is implemented in <code>dmi&#8203;_wrapper.v</code></p><p>This file depends on: <code>dmi_jtag_to_core_sync.v</code>, <code>rvjtag_tap.v</code></p><div id="platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>trst&#8203;_n</td><td>in</td><td>logic</td><td><p>JTAG reset</p></td></tr><tr><td>tck</td><td>in</td><td>logic</td><td><p>JTAG clock</p></td></tr><tr><td>tms</td><td>in</td><td>logic</td><td><p>Test mode select</p></td></tr><tr><td>tdi</td><td>in</td><td>logic</td><td><p>Test Data Input</p></td></tr><tr><td>tdo</td><td>out</td><td>logic</td><td><p>Test Data Output</p></td></tr><tr><td>tdoEnable</td><td>out</td><td>logic</td><td><p>Test Data Output enable</p></td></tr><tr><td>core&#8203;_rst&#8203;_n</td><td>in</td><td>logic</td><td><p>Core reset</p></td></tr><tr><td>core&#8203;_clk</td><td>in</td><td>logic</td><td><p>Core clock</p></td></tr><tr><td>jtag&#8203;_id</td><td>in</td><td>[31:1] logic</td><td><p>JTAG ID</p></td></tr><tr><td>rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>32 bit Read data from  Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>32 bit Write data to Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_addr</td><td>out</td><td>[6:0] logic</td><td><p>7 bit reg address to Processor</p></td></tr><tr><td>reg&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Read enable to Processor</p></td></tr><tr><td>reg&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>1 bit  Write enable to Processor</p></td></tr><tr><td>dmi&#8203;_hard&#8203;_reset</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47.instantiations"><h3>Instantiations</h3><ul><li>i&#8203;_jtag&#8203;_tap : <a href="#platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9">rvjtag&#8203;_tap</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync : <a href="#platform:resourceSweRV-EH2designdmidmi_jtag_to_core_sync.vid1-34">dmi&#8203;_jtag&#8203;_to&#8203;_core&#8203;_sync</a></li><ul style="list-style-type:none"><li><p>dmi_jtag_to_core_sync instantiation</p></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.dmi_wrapper.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip"><h2>Module eh2&#8203;_btb&#8203;_addr&#8203;_hash</h2><p>This design unit is implemented in <code>eh2&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>pc</td><td>in</td><td>[pt.BTB_INDEX3_HI:pt.BTB_INDEX1_LO] logic</td><td></td></tr><tr><td>hash</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_btb_addr_hash.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z"><h2>Module eh2&#8203;_btb&#8203;_ghr&#8203;_hash</h2><p>This design unit is implemented in <code>eh2&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>hashin</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td></td></tr><tr><td>ghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td></td></tr><tr><td>hash</td><td>out</td><td>[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_btb_ghr_hash.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5"><h2>Module eh2&#8203;_btb&#8203;_tag&#8203;_hash</h2><p>This design unit is implemented in <code>eh2&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>pc</td><td>in</td><td>[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1] logic</td><td></td></tr><tr><td>hash</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svid1-i5.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_btb_tag_hash.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za"><h2>Module eh2&#8203;_btb&#8203;_tag&#8203;_hash&#8203;_fold</h2><p>This design unit is implemented in <code>eh2&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>pc</td><td>in</td><td>[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1] logic</td><td></td></tr><tr><td>hash</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibeh2_lib.svidi6-za.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_btb_tag_hash_fold.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo"><h2>Module eh2&#8203;_cmp&#8203;_and&#8203;_mux</h2><p>This design unit is implemented in <code>eh2&#8203;_pic&#8203;_ctrl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.description"><h3>Description</h3><p>cmp_and_mux</p></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>ID&#8203;_BITS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>INTPRIORITY&#8203;_BITS</td><td>unknown</td><td>4</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>a&#8203;_id</td><td>in</td><td>[ID_BITS-1:0] logic</td><td></td></tr><tr><td>a&#8203;_priority</td><td>in</td><td>[INTPRIORITY_BITS-1:0] logic</td><td></td></tr><tr><td>b&#8203;_id</td><td>in</td><td>[ID_BITS-1:0] logic</td><td></td></tr><tr><td>b&#8203;_priority</td><td>in</td><td>[INTPRIORITY_BITS-1:0] logic</td><td></td></tr><tr><td>out&#8203;_id</td><td>out</td><td>[ID_BITS-1:0] logic</td><td></td></tr><tr><td>out&#8203;_priority</td><td>out</td><td>[INTPRIORITY_BITS-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7u0-7xo.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_cmp_and_mux.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b"><h2>Module eh2&#8203;_configurable&#8203;_gw</h2><p>This design unit is implemented in <code>eh2&#8203;_pic&#8203;_ctrl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.description"><h3>Description</h3><p>configurable_gw</p></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>gw&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rawclk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>extintsrc&#8203;_req</td><td>in</td><td>logic</td><td></td></tr><tr><td>meigwctrl&#8203;_polarity</td><td>in</td><td>logic</td><td></td></tr><tr><td>meigwctrl&#8203;_type</td><td>in</td><td>logic</td><td></td></tr><tr><td>meigwclr</td><td>in</td><td>logic</td><td></td></tr><tr><td>extintsrc&#8203;_req&#8203;_config</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.instantiations"><h3>Instantiations</h3><ul><li>sync&#8203;_inst : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf">rvsyncss&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>int&#8203;_pend&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid7xp-80b.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_configurable_gw.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu"><h2>Module eh2&#8203;_dbg</h2><p>This design unit is implemented in <code>eh2&#8203;_dbg.sv</code></p><p>This file depends on: <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.description"><h3>Description</h3><p>SPDX-License-Identifier: Apache-2.0
Copyright 2020 Western Digital Corporation or its affiliates.</p><p>Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
you may not use this file except in compliance with the License.
You may obtain a copy of the License at</p><p>http://www.apache.org/licenses/LICENSE-2.0</p><p>Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</p><p>$Id$</p><p>Function: Top level SWERV core file to control the debug mode
Comments: Responsible to put the rest of the core in quiesce mode,
Send the commands/address. sends WrData and Recieve read Data.
And then Resume the core to do the normal mode
Author  :</p></div><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>out</td><td>[31:0] logic</td><td><p>outputs to the core for command and data interface</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_tid</td><td>out</td><td>logic</td><td><p>thread for debug register read</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>out</td><td>logic</td><td><p>1: write command, 0: read_command</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>out</td><td>[1:0] logic</td><td><p>0:gpr 1:csr 2: memory</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_size</td><td>out</td><td>[1:0] logic</td><td><p>size of the abstract mem access debug command</p></td></tr><tr><td>dbg&#8203;_core&#8203;_rst&#8203;_l</td><td>out</td><td>logic</td><td><p>Debug reset</p></td></tr><tr><td>core&#8203;_dbg&#8203;_rddata</td><td>in</td><td>[31:0] logic</td><td><p>inputs back from the core/dec</p></td></tr><tr><td>core&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>in</td><td>logic</td><td><p>This will be treated like a valid signal</p></td></tr><tr><td>core&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>in</td><td>logic</td><td><p>Exception during command run</p></td></tr><tr><td>dbg&#8203;_dma&#8203;_bubble</td><td>out</td><td>logic</td><td><p>Debug needs a bubble to send a valid</p></td></tr><tr><td>dma&#8203;_dbg&#8203;_ready</td><td>in</td><td>logic</td><td><p>DMA is ready to accept debug request</p></td></tr><tr><td>dbg&#8203;_halt&#8203;_req</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>This is a pulse</p></td></tr><tr><td>dbg&#8203;_resume&#8203;_req</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Debug sends a resume requests. Pulse</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_mode</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core is in debug mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>The core has finished the queiscing sequence. Core is halted now</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mpc&#8203;_halted&#8203;_only</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Only halted due to MPC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_resume&#8203;_ack</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>core sends back an ack for the resume (pulse)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mhartstart</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>running harts</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_en</td><td>in</td><td>logic</td><td><p>read or write</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_addr</td><td>in</td><td>[6:0] logic</td><td><p>address of DM register</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>write instruction</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_wdata</td><td>in</td><td>[31:0] logic</td><td><p>write data</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_rdata</td><td>out</td><td>[31:0] logic</td><td><p>read data</p></td></tr><tr><td>sb&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.SB_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.SB_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dbg&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td><p>general inputs</p></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>This includes both top rst and debug core rst</p></td></tr><tr><td>dbg&#8203;_rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.instantiations"><h3>Instantiations</h3><ul><li>dbg&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sb&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rstl&#8203;_syncff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc">rvsyncss</a></li><ul style="list-style-type:none"><li><p>synchronize the rst</p></li></ul></ul><ul><li>sbcs&#8203;_sbbusyerror&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_sbbusy&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_sbreadonaddr&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_misc&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sbcs&#8203;_error&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_sbdata0&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_sbdata1&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_sbaddress0&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcontrolff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcontrol&#8203;_dmactive&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcontrol&#8203;_wrenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmabstractcs&#8203;_error&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_abstractauto&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>execute&#8203;_commandff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcommand&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmcommand&#8203;_regno&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_data0&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg&#8203;_data1&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dmi&#8203;_rddata&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li><p>Ack will use the power on reset only otherwise there won&#x27;t be any ack until dmactive is 1</p></li></ul></ul><ul><li>sb&#8203;_state&#8203;_reg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dbg.svg"></div><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>clocking
used for the abstract commands.</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>data0 reg</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>data 1</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Ask DMA to stop taking bus trxns since debug memory request is done</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p><div id="platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/eh2_dbg_sb_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl"><h2>Module eh2&#8203;_dec</h2><p>This design unit is implemented in <code>eh2&#8203;_dec.sv</code></p><p>This file depends on: <code>eh2_dec_tlu_top.sv</code>, <code>eh2_dec_decode_ctl.sv</code>, <code>eh2_def.sv</code>, <code>eh2_dec_gpr_ctl.sv</code>, <code>eh2_dec_ib_ctl.sv</code>, <code>beh_lib.sv</code>, <code>eh2_dec_trigger.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.description"><h3>Description</h3><p>dec</p></div><div id="platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>GPR&#8203;_BANKS</td><td>unknown</td><td>1</td><td></td></tr><tr><td>GPR&#8203;_BANKS&#8203;_LOG2</td><td>unknown</td><td>(GPR_BANKS == 1) ? 1 : $clog2(GPR_BANKS)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_l2clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_d</td><td>out</td><td>logic</td><td><p>I0 Secondary ALU at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_e1</td><td>out</td><td>logic</td><td><p>I0 Secondary ALU at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_e2</td><td>out</td><td>logic</td><td><p>I0 Secondary ALU at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_d</td><td>out</td><td>logic</td><td><p>I1 Secondary ALU at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_e1</td><td>out</td><td>logic</td><td><p>I1 Secondary ALU at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_e2</td><td>out</td><td>logic</td><td><p>I1 Secondary ALU at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_d</td><td>out</td><td>logic</td><td><p>I0 Branch at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e1</td><td>out</td><td>logic</td><td><p>I0 Branch at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e2</td><td>out</td><td>logic</td><td><p>I0 Branch at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e3</td><td>out</td><td>logic</td><td><p>I0 Branch at E3-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_d</td><td>out</td><td>logic</td><td><p>I1 Branch at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e1</td><td>out</td><td>logic</td><td><p>I1 Branch at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e2</td><td>out</td><td>logic</td><td><p>I1 Branch at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e3</td><td>out</td><td>logic</td><td><p>I1 Branch at E3-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc4&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_pc4&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_empty</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_div&#8203;_cancel</td><td>out</td><td>logic</td><td><p>cancel divide operation</p></td></tr><tr><td>dec&#8203;_i1&#8203;_cancel&#8203;_e1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_extint&#8203;_stall</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_fastint&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_rs1&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_pause&#8203;_state&#8203;_cg</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>to top for active state clock gating</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset, active low</p></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>reset vector, from core pins</p></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td><p>NMI pin</p></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>NMI vector, from pins</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Asynchronous Halt request to CPU</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Asynchronous Restart request to CPU</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mhartstart</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>thread 1 hartstart</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU interface, halted</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Halt request ack</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run request ack</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>core&#8203;_id</td><td>in</td><td>[31:4] logic</td><td><p>Core ID</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>debug breakpoint</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>slot 0 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>slot 0 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>slot 0 4 byte branch</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>slot 1 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>slot 1 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td><p>slot 1 4 byte branch</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc1</td><td>in</td><td>logic</td><td><p>valid nonblock load at dc3</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc1</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc2</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc2</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc2</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc5</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>valid nonblock load data back</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>in</td><td>logic</td><td><p>nonblock load bus error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>nonblock load data</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_load&#8203;_external&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_store&#8203;_external&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_misaligned&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_read</td><td>in</td><td>logic</td><td><p>DMA DCCM read</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA DCCM write</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_read</td><td>in</td><td>logic</td><td><p>DMA read</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA write</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>in</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc4</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>in</td><td>logic</td><td><p>debugger abstract command valid</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_tid</td><td>in</td><td>logic</td><td><p>thread for debug register read</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>in</td><td>logic</td><td><p>command is a write</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>in</td><td>[1:0] logic</td><td><p>command type</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>command address</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[1:0] logic</td><td><p>command write data, for fence/fence_i</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_type</td><td>in</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 access fault type</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>icache access fault</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_second</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>i0 has access fault on second 2B of 4B inst</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_dbecc</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>icache/iccm double-bit error</p></td></tr><tr><td>lsu&#8203;_idle&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>lsu idle: if fence instr &amp; ~lsu_idle then stall decode</p></td></tr><tr><td>lsu&#8203;_load&#8203;_stall&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stall any load  at decode</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stall any store at decode</p></td></tr><tr><td>lsu&#8203;_amo&#8203;_stall&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>This is for blocking amo</p></td></tr><tr><td>i0&#8203;_brp</td><td>in</td><td>[pt.NUM_THREADS-1:0] eh2_br_pkt_t</td><td><p>branch packet</p></td></tr><tr><td>i1&#8203;_brp</td><td>in</td><td>[pt.NUM_THREADS-1:0] eh2_br_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] [pt.NUM_THREADS-1:0] logic</td><td><p>BP index</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] [pt.NUM_THREADS-1:0] logic</td><td><p>BP index</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_fa&#8203;_index</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_fa&#8203;_index</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_error_pkt_t</td><td><p>LSU exception/error packet</p></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_incr</td><td>in</td><td>logic</td><td><p>Increment the ecc error counter</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>in</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>LSU imprecise bus error address</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Pipe is being flushed this cycle</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I0 flush to DEC</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I1 flush to DEC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>to TLU - lower branch flush</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>to TLU - lower branch flush</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 0 correct path for mp, merge with lower path</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 1 correct path for mp, merge with lower path</p></td></tr><tr><td>exu&#8203;_div&#8203;_wren</td><td>in</td><td>logic</td><td><p>final div write enable to GPR</p></td></tr><tr><td>exu&#8203;_div&#8203;_result</td><td>in</td><td>[31:0] logic</td><td><p>final div result</p></td></tr><tr><td>exu&#8203;_mul&#8203;_result&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>32b mul result</p></td></tr><tr><td>exu&#8203;_i0&#8203;_csr&#8203;_rs1&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>rs1 for csr instruction</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>load result</p></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>load result - corrected data for writing gprs; not for bypassing</p></td></tr><tr><td>lsu&#8203;_sc&#8203;_success&#8203;_dc5</td><td>in</td><td>logic</td><td><p>store conditional matched ( 1 = success, which means the GPR should write 0 )</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>stall any load/store at decode, pmu event</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>iccm stalled, pmu event</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_addr</td><td>in</td><td>[31:1] logic</td><td><p>Fast int address</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_error</td><td>in</td><td>[1:0] logic</td><td><p>Fast int lookup error</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>in</td><td>logic</td><td><p>ICCM DMA single bit error</p></td></tr><tr><td>exu&#8203;_npc&#8203;_e4</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>next PC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>alu result e1</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td><p>alu result e4</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_valid</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>fetch valids to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_valid</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>fetch valids to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_instr</td><td>in</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>fetch inst&#x27;s to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_instr</td><td>in</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>fetch inst&#x27;s to instruction buffer</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>pc&#x27;s for instruction buffer</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>pc&#x27;s for instruction buffer</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>indication of 4B or 2B for corresponding inst</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>indication of 4B or 2B for corresponding inst</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_predecode</td><td>in</td><td>[pt.NUM_THREADS-1:0] eh2_predecode_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_predecode</td><td>in</td><td>[pt.NUM_THREADS-1:0] eh2_predecode_pkt_t</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td><p>pc&#x27;s for e1 from the alu&#x27;s</p></td></tr><tr><td>exu&#8203;_i1&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Timer interrupt pending (from pin)</p></td></tr><tr><td>soft&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Software interrupt pending (from pin)</p></td></tr><tr><td>mexintpend</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>External interrupt pending</p></td></tr><tr><td>pic&#8203;_claimid</td><td>in</td><td>[7:0] [pt.NUM_THREADS-1:0] logic</td><td><p>PIC claimid</p></td></tr><tr><td>pic&#8203;_pl</td><td>in</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>PIC priv level</p></td></tr><tr><td>mhwakeup</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>High priority wakeup</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meicurpl</td><td>out</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to PIC, Current priv level</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meipt</td><td>out</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to PIC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meihap</td><td>out</td><td>[31:2] logic</td><td><p>Fast ext int base</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>diagnostic icache read data</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>diagnostic icache read data valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>out</td><td>eh2_cache_debug_pkt_t</td><td><p>packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</p></td></tr><tr><td>dbg&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>DM requests a halt</p></td></tr><tr><td>dbg&#8203;_resume&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>DM requests a resume</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_ic&#8203;_error&#8203;_start</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core is halted and ready for debug command</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_mode</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core is in debug mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_resume&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Resume acknowledge</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mpc&#8203;_halted&#8203;_only</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core is halted only due to MPC</p></td></tr><tr><td>dec&#8203;_debug&#8203;_wdata&#8203;_rs1&#8203;_d</td><td>out</td><td>logic</td><td><p>insert debug write data into rs1 at decode</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_rddata</td><td>out</td><td>[31:0] logic</td><td><p>debug command read data</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td><p>abstract command is done</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>out</td><td>logic</td><td><p>abstract command failed (illegal reg address)</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_tid</td><td>out</td><td>logic</td><td><p>Tid for debug abstract command response</p></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>out</td><td>[3:0] [pt.NUM_THREADS-1:0] eh2_trigger_pkt_t</td><td><p>info needed by debug trigger blocks</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs1&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>gpr rs1 data</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs2&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>gpr rs2 data</p></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs1&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs2&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>immediate data</p></td></tr><tr><td>dec&#8203;_i1&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td><p>br immediate data</p></td></tr><tr><td>dec&#8203;_i1&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td></td></tr><tr><td>i0&#8203;_ap</td><td>out</td><td>eh2_alu_pkt_t</td><td><p>alu packet</p></td></tr><tr><td>i1&#8203;_ap</td><td>out</td><td>eh2_alu_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>alu schedule on primary alu</p></td></tr><tr><td>dec&#8203;_i1&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td><p>select pc onto rs1 for jal&#x27;s</p></td></tr><tr><td>dec&#8203;_i1&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td><p>pc&#x27;s at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td><p>pc&#x27;s at decode</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>rs1 bypass enable</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>rs2 bypass enable</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>rs1 bypass data</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>rs2 bypass data</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_ib3&#8203;_valid&#8203;_d</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ib3 buffer valid</p></td></tr><tr><td>dec&#8203;_ib2&#8203;_valid&#8203;_d</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ib2 buffer valid</p></td></tr><tr><td>lsu&#8203;_p</td><td>out</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet</p></td></tr><tr><td>mul&#8203;_p</td><td>out</td><td>eh2_mul_pkt_t</td><td><p>mul packet</p></td></tr><tr><td>div&#8203;_p</td><td>out</td><td>eh2_div_pkt_t</td><td><p>div packet</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>out</td><td>[11:0] logic</td><td><p>12b offset for load/store addresses</p></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td><p>is load/store</p></td></tr><tr><td>dec&#8203;_i1&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_final&#8203;_e3</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>final flush</p></td></tr><tr><td>i0&#8203;_flush&#8203;_final&#8203;_e3</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>final flush from i0</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_ren&#8203;_d</td><td>out</td><td>logic</td><td><p>csr read enable</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_i0&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_div&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_valid&#8203;_e1</td><td>out</td><td>logic</td><td><p>i1 valid at e1 stage</p></td></tr><tr><td>pred&#8203;_correct&#8203;_npc&#8203;_e2</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>npc e2 if the prediction is correct</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>rs1 bypass enable e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>rs2 bypass enable e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>rs1 bypass data e3</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>rs2 bypass data e3</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td><p>secondary decode e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td><p>pc at e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>rs1 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>rs2 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>rs1 bypass data e2</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>rs2 bypass data e2</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>out</td><td>eh2_br_tlu_pkt_t</td><td><p>slot 0 branch predictor update packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>out</td><td>eh2_br_tlu_pkt_t</td><td><p>slot 1 branch predictor update packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_fghr&#8203;_wb</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_index&#8203;_wb</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_fghr&#8203;_wb</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_index&#8203;_wb</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_fa&#8203;_error&#8203;_index</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td><p>Fully associt btb error index</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 1 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 2 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 3 has an event inc</p></td></tr><tr><td>i0&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>eh2_predict_pkt_t</td><td><p>prediction packet to alus</p></td></tr><tr><td>i1&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>eh2_predict_pkt_t</td><td></td></tr><tr><td>i0&#8203;_predict&#8203;_fghr&#8203;_d</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>DEC predict fghr</p></td></tr><tr><td>i0&#8203;_predict&#8203;_index&#8203;_d</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>DEC predict index</p></td></tr><tr><td>i0&#8203;_predict&#8203;_btag&#8203;_d</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>DEC predict branch tgt</p></td></tr><tr><td>i0&#8203;_predict&#8203;_toffset&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>DEC predict branch tgt</p></td></tr><tr><td>i1&#8203;_predict&#8203;_fghr&#8203;_d</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>DEC predict fghr</p></td></tr><tr><td>i1&#8203;_predict&#8203;_index&#8203;_d</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>DEC predict index</p></td></tr><tr><td>i1&#8203;_predict&#8203;_btag&#8203;_d</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>DEC predict branch tgt</p></td></tr><tr><td>i1&#8203;_predict&#8203;_toffset&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>DEC predict branch tgt</p></td></tr><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td><p>alu result e4</p></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>slot 0 instruction is valid at e4</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>slot 1 instruction is valid at e4, implies i0_valid_e4</p></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 result data e2</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>out</td><td>[31:0] logic</td><td><p>CSR for memory region control</p></td></tr><tr><td>dec&#8203;_i0&#8203;_data&#8203;_en</td><td>out</td><td>[4:1] logic</td><td><p>clock-gate control logic</p></td></tr><tr><td>dec&#8203;_i0&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_data&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_lr&#8203;_reset&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Reset the reservation on certain events</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_cinst</td><td>in</td><td>[15:0] [pt.NUM_THREADS-1:0] logic</td><td><p>16b compressed instruction</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_cinst</td><td>in</td><td>[15:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_trace&#8203;_pkt</td><td>out</td><td>[pt.NUM_THREADS-1:0] eh2_trace_pkt_t</td><td><p>trace packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_external&#8203;_ldfwd&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable external load forwarding</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable posted writes to side-effect address</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable core ECC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable branch prediction</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable writebuffer coalescing</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dma&#8203;_qos&#8203;_prty</td><td>out</td><td>[2:0] logic</td><td><p>DMA QoS priority coming from MFDC 18:16</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_commit&#8203;_cmt</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>goes to IFU for commit 1 instruction in the FSM</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_misc&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override misc clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_exu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override exu clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ifu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override fetch clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_lsu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override load/store clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bus&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override bus clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pic&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override PIC clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_picio&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override PIC clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dccm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override DCCM clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_icm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override ICCM clock domain gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_e4</td><td>out</td><td>logic</td><td><p>needed to maintain RS in BP</p></td></tr><tr><td>dec&#8203;_i1&#8203;_tid&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>flush pc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>commit has a flush (exception, int, mispredict at e4)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_mp&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>commit has a flush (mispredict at e4)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Tell fetch to idle on this flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>single step</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>iside perr/ecc rfpc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>flush is a fence_i rfnpc, flush icache</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_btb&#8203;_write&#8203;_kill</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Kill writes while working on forward progress after a branch error</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.instantiations"><h3>Instantiations</h3><ul><li>activeclk : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>decode : <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd">eh2&#8203;_dec&#8203;_decode&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tlu : <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf">eh2&#8203;_dec&#8203;_tlu&#8203;_top</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dec&#8203;_trigger : <a href="#platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou">eh2&#8203;_dec&#8203;_trigger</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3"><h2>Module eh2&#8203;_dec&#8203;_cam</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_decode&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>NBLOAD&#8203;_SIZE</td><td>unknown</td><td>pt.LSU_NUM_NBLOAD</td><td></td></tr><tr><td>NBLOAD&#8203;_SIZE&#8203;_MSB</td><td>unknown</td><td>int&#x27;(pt.LSU_NUM_NBLOAD)-1</td><td></td></tr><tr><td>NBLOAD&#8203;_TAG&#8203;_MSB</td><td>unknown</td><td>pt.LSU_NUM_NBLOAD_WIDTH-1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>flush</td><td>in</td><td>logic</td><td></td></tr><tr><td>tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dd</td><td>in</td><td>eh2_dest_pkt_t</td><td></td></tr><tr><td>wbd</td><td>in</td><td>eh2_dest_pkt_t</td><td></td></tr><tr><td>i0r</td><td>in</td><td>eh2_reg_pkt_t</td><td></td></tr><tr><td>i1r</td><td>in</td><td>eh2_reg_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc1</td><td>in</td><td>logic</td><td><p>valid nonblock load at dc3</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc1</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc2</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc2</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc2</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc5</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>valid nonblock load data back</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>in</td><td>logic</td><td><p>nonblock load bus error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>nonblock&#8203;_load&#8203;_rd</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>nonblock&#8203;_load&#8203;_tid&#8203;_dc1</td><td>in</td><td>logic</td><td></td></tr><tr><td>nonblock&#8203;_load&#8203;_tid&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>nonblock&#8203;_load&#8203;_tid&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>i1&#8203;_wen&#8203;_wb</td><td>in</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_wen&#8203;_wb</td><td>in</td><td>logic</td><td></td></tr><tr><td>nonblock&#8203;_load&#8203;_waddr</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>nonblock&#8203;_load&#8203;_wen</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_nonblock&#8203;_load&#8203;_stall</td><td>out</td><td>logic</td><td></td></tr><tr><td>i1&#8203;_nonblock&#8203;_load&#8203;_stall</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_load&#8203;_kill&#8203;_wen</td><td>out</td><td>logic</td><td></td></tr><tr><td>i1&#8203;_load&#8203;_kill&#8203;_wen</td><td>out</td><td>logic</td><td></td></tr><tr><td>nonblock&#8203;_load&#8203;_stall</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.instantiations"><h3>Instantiations</h3><ul><li>e2nbloadff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>cam write is threaded</p></li></ul></ul><ul><li>e3nbloadff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4nbloadff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wbnbloadff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_cam.svg"></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidice-jw3.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l"><h2>Module eh2&#8203;_dec&#8203;_csr</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_csr.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>dec&#8203;_csr&#8203;_rdaddr&#8203;_d</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>dec&#8203;_csr&#8203;_any&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_csr&#8203;_wen&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_csr&#8203;_legal&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>tlu&#8203;_presync&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>tlu&#8203;_postsync&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>tlu&#8203;_csr&#8203;_pkt&#8203;_d</td><td>out</td><td>eh2_csr_tlu_pkt_t</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_csr.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc"><h2>Module eh2&#8203;_dec&#8203;_dec&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_decode&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>inst</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>predecode</td><td>in</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>out</td><td>out</td><td>eh2_dec_pkt_t</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_dec_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd"><h2>Module eh2&#8203;_dec&#8203;_decode&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_decode&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_debug&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_debug&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_global&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_predecode</td><td>in</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_predecode</td><td>in</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>invalidate nonblock load cam on a force halt event</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stall decode while waiting on core to empty</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_extint</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_tid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc4&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_pc4&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_debug&#8203;_valid&#8203;_wb</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_d</td><td>out</td><td>logic</td><td><p>for power</p></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_e1</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_e1</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e1</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e1</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_div&#8203;_cancel</td><td>out</td><td>logic</td><td><p>cancel divide operation</p></td></tr><tr><td>dec&#8203;_extint&#8203;_stall</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_cinst&#8203;_d</td><td>in</td><td>[15:0] logic</td><td><p>16b compressed instruction</p></td></tr><tr><td>dec&#8203;_i1&#8203;_cinst&#8203;_d</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_inst&#8203;_wb1</td><td>out</td><td>[31:0] logic</td><td><p>32b instruction at wb+1 for trace encoder</p></td></tr><tr><td>dec&#8203;_i1&#8203;_inst&#8203;_wb1</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_wb1</td><td>out</td><td>[31:1] logic</td><td><p>31b pc at wb+1 for trace encoder</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_wb1</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_cancel&#8203;_e1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_rs1&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc1</td><td>in</td><td>logic</td><td><p>valid nonblock load at dc3</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc1</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc2</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc2</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc2</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>in</td><td>logic</td><td><p>invalidate request for nonblock load dc5</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>valid nonblock load data back</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>in</td><td>logic</td><td><p>nonblock load bus error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>in</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>-&gt; corresponding tag</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>nonblock load data</p></td></tr><tr><td>dec&#8203;_i0&#8203;_trigger&#8203;_match&#8203;_d</td><td>in</td><td>[3:0] logic</td><td><p>i0 decode trigger matches</p></td></tr><tr><td>dec&#8203;_i1&#8203;_trigger&#8203;_match&#8203;_d</td><td>in</td><td>[3:0] logic</td><td><p>i1 decode trigger matches</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wr&#8203;_pause&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pause instruction at wb</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pipelining&#8203;_disable</td><td>in</td><td>logic</td><td><p>pipeline disable - presync, i0 decode only</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dual&#8203;_issue&#8203;_disable</td><td>in</td><td>logic</td><td><p>i0 decode only</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_trace&#8203;_disable</td><td>in</td><td>logic</td><td><p>trace disable</p></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc4</td><td>in</td><td>[3:0] logic</td><td><p>lsu trigger matches</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_misaligned&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon: load/store misalign</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>leak1 instruction</p></td></tr><tr><td>dec&#8203;_debug&#8203;_fence&#8203;_d</td><td>in</td><td>logic</td><td><p>debug fence instruction</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[1:0] logic</td><td><p>disambiguate fence, fence_i</p></td></tr><tr><td>dec&#8203;_i0&#8203;_icaf&#8203;_d</td><td>in</td><td>logic</td><td><p>icache access fault</p></td></tr><tr><td>dec&#8203;_i1&#8203;_icaf&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_icaf&#8203;_second&#8203;_d</td><td>in</td><td>logic</td><td><p>i0 instruction access fault at decode for second 2B of 4B inst</p></td></tr><tr><td>dec&#8203;_i0&#8203;_icaf&#8203;_type&#8203;_d</td><td>in</td><td>[1:0] logic</td><td><p>i0 instruction access fault type</p></td></tr><tr><td>dec&#8203;_i0&#8203;_dbecc&#8203;_d</td><td>in</td><td>logic</td><td><p>icache/iccm double-bit error</p></td></tr><tr><td>dec&#8203;_i1&#8203;_dbecc&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_brp</td><td>in</td><td>eh2_br_pkt_t</td><td><p>branch packet</p></td></tr><tr><td>dec&#8203;_i1&#8203;_brp</td><td>in</td><td>eh2_br_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_bp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>i0 branch index</p></td></tr><tr><td>dec&#8203;_i0&#8203;_bp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>dec&#8203;_i0&#8203;_bp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>dec&#8203;_i0&#8203;_bp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>dec&#8203;_i1&#8203;_bp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>i0 branch index</p></td></tr><tr><td>dec&#8203;_i1&#8203;_bp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>dec&#8203;_i1&#8203;_bp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>dec&#8203;_i1&#8203;_bp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>dec&#8203;_i0&#8203;_bp&#8203;_fa&#8203;_index</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td><p>Fully associt btb index (only care about i0 for errors)</p></td></tr><tr><td>lsu&#8203;_idle&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>lsu idle: if fence instr &amp; ~lsu_idle then stall decode</p></td></tr><tr><td>lsu&#8203;_load&#8203;_stall&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stall any load  at decode</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stall any store at decode</p></td></tr><tr><td>lsu&#8203;_amo&#8203;_stall&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>This is for blocking amo</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>stall any load/store at decode</p></td></tr><tr><td>exu&#8203;_div&#8203;_wren</td><td>in</td><td>logic</td><td><p>div finish this cycle</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>trap lower flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_pause&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>don&#x27;t clear pause state on initial lower flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_presync&#8203;_d</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>CSR read needs to be presync&#x27;d</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_postsync&#8203;_d</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>CSR ops that need to be postsync&#x27;d</p></td></tr><tr><td>exu&#8203;_mul&#8203;_result&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>multiply result</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc4&#8203;_d</td><td>in</td><td>logic</td><td><p>inst is 4B inst else 2B</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc4&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>load result</p></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>load result - corrected data for writing gprs; not for bypassing</p></td></tr><tr><td>lsu&#8203;_sc&#8203;_success&#8203;_dc5</td><td>in</td><td>logic</td><td><p>store conditional matched ( 1 = success, which means the GPR should write 0 )</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>lower flush or i0 flush at e2</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>lower flush or i1 flush at e2</p></td></tr><tr><td>exu&#8203;_i0&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td><p>pcs at e1</p></td></tr><tr><td>exu&#8203;_i1&#8203;_pc&#8203;_e1</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_instr&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>inst at decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_instr&#8203;_d</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_ib0&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td><p>inst valid at decode</p></td></tr><tr><td>dec&#8203;_ib1&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>from primary alu&#x27;s</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td><p>from secondary alu&#x27;s</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e4</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td><p>for rvdffe&#x27;s</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_l2clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>test stuff</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>rs1 enable at decode</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_d</td><td>out</td><td>[4:0] logic</td><td><p>rs1 logical source</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_d</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_e4</td><td>out</td><td>logic</td><td><p>needed to maintain RS in BP</p></td></tr><tr><td>dec&#8203;_i1&#8203;_tid&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>32b immediate data decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_d</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_d</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_immed&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td><p>12b branch immediate</p></td></tr><tr><td>dec&#8203;_i1&#8203;_br&#8203;_immed&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td></td></tr><tr><td>i0&#8203;_ap</td><td>out</td><td>eh2_alu_pkt_t</td><td><p>alu packets</p></td></tr><tr><td>i1&#8203;_ap</td><td>out</td><td>eh2_alu_pkt_t</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td><p>decode to primary alu&#x27;s</p></td></tr><tr><td>dec&#8203;_i1&#8203;_alu&#8203;_decode&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs1 bypass data</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs2 bypass data</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_waddr&#8203;_wb</td><td>out</td><td>[4:0] logic</td><td><p>i0 logical source to write to gpr&#x27;s</p></td></tr><tr><td>dec&#8203;_i0&#8203;_wen&#8203;_wb</td><td>out</td><td>logic</td><td><p>i0 write enable</p></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_wb</td><td>out</td><td>logic</td><td><p>i0 write tid</p></td></tr><tr><td>dec&#8203;_i0&#8203;_wdata&#8203;_wb</td><td>out</td><td>[31:0] logic</td><td><p>i0 write data</p></td></tr><tr><td>dec&#8203;_i1&#8203;_waddr&#8203;_wb</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_wen&#8203;_wb</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_tid&#8203;_wb</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_wdata&#8203;_wb</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 select pc for rs1 - branches</p></td></tr><tr><td>dec&#8203;_i1&#8203;_select&#8203;_pc&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 rs1 bypass enable</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 rs2 bypass enable</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_p</td><td>out</td><td>eh2_lsu_pkt_t</td><td><p>load/store packet</p></td></tr><tr><td>mul&#8203;_p</td><td>out</td><td>eh2_mul_pkt_t</td><td><p>multiply packet</p></td></tr><tr><td>div&#8203;_p</td><td>out</td><td>eh2_div_pkt_t</td><td><p>divide packet</p></td></tr><tr><td>div&#8203;_tid&#8203;_wb</td><td>out</td><td>logic</td><td><p>DIV write tid     to GPR</p></td></tr><tr><td>div&#8203;_waddr&#8203;_wb</td><td>out</td><td>[4:0] logic</td><td><p>DIV write address to GPR</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>out</td><td>[11:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_lsu&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>dec&#8203;_i1&#8203;_mul&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_div&#8203;_d</td><td>out</td><td>logic</td><td><p>chose which gpr value to use</p></td></tr><tr><td>flush&#8203;_final&#8203;_e3</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>flush final at e3: i0  or i1</p></td></tr><tr><td>i0&#8203;_flush&#8203;_final&#8203;_e3</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>i0 flush final at e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_rddata&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>csr read data at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_legal&#8203;_d</td><td>in</td><td>logic</td><td><p>csr indicates legal operation</p></td></tr><tr><td>exu&#8203;_i0&#8203;_csr&#8203;_rs1&#8203;_e1</td><td>in</td><td>[31:0] logic</td><td><p>rs1 for csr instr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_ren&#8203;_d</td><td>out</td><td>logic</td><td><p>valid csr decode</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_unq&#8203;_d</td><td>out</td><td>logic</td><td><p>valid csr with write - for csr legal</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_any&#8203;_unq&#8203;_d</td><td>out</td><td>logic</td><td><p>valid csr - for csr legal</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_wb</td><td>out</td><td>logic</td><td><p>csr write enable at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_rdaddr&#8203;_d</td><td>out</td><td>[11:0] logic</td><td><p>read address for csr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wraddr&#8203;_wb</td><td>out</td><td>[11:0] logic</td><td><p>write address for csr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wrdata&#8203;_wb</td><td>out</td><td>[31:0] logic</td><td><p>csr write data at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_is&#8203;_mcpc&#8203;_e4</td><td>out</td><td>logic</td><td><p>csr address is to MCPC</p></td></tr><tr><td>dec&#8203;_csr&#8203;_stall&#8203;_int&#8203;_ff</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>csr is mie/mstatus</p></td></tr><tr><td>dec&#8203;_csr&#8203;_nmideleg&#8203;_e4</td><td>out</td><td>logic</td><td><p>csr is mnmipdel</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>i0 valid inst at e4</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_packet&#8203;_e4</td><td>out</td><td>eh2_trap_pkt_t</td><td><p>trap packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_pc&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>i0 trap pc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_pc&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_illegal&#8203;_inst</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_valid&#8203;_e1</td><td>out</td><td>logic</td><td><p>i1 valid e1</p></td></tr><tr><td>pred&#8203;_correct&#8203;_npc&#8203;_e2</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>npc e2 if the prediction is correct</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>i0 rs1 bypass enables e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td><p>i1 rs1 bypass enables e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs1 bypass data e3</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>i1 rs1 bypass data e3</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td><p>i0 secondary alu e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sec&#8203;_decode&#8203;_e3</td><td>out</td><td>logic</td><td><p>i1 secondary alu e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td><p>i0 pc e3</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_e3</td><td>out</td><td>[31:1] logic</td><td><p>i1 pc e3</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>i0 rs1 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td><p>i0 rs2 bypass enable e2</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs1 bypass data e2</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 rs2 bypass data e2</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i0&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>eh2_predict_pkt_t</td><td><p>i0 predict packet decode</p></td></tr><tr><td>i1&#8203;_predict&#8203;_p&#8203;_d</td><td>out</td><td>eh2_predict_pkt_t</td><td></td></tr><tr><td>i0&#8203;_predict&#8203;_fghr&#8203;_d</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>i0 predict fghr</p></td></tr><tr><td>i0&#8203;_predict&#8203;_index&#8203;_d</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>i0 predict index</p></td></tr><tr><td>i0&#8203;_predict&#8203;_btag&#8203;_d</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>i0_predict branch tag</p></td></tr><tr><td>i0&#8203;_predict&#8203;_toffset&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>i0_predict branch tag</p></td></tr><tr><td>i1&#8203;_predict&#8203;_fghr&#8203;_d</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>i1 predict fghr</p></td></tr><tr><td>i1&#8203;_predict&#8203;_index&#8203;_d</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>i1 predict index</p></td></tr><tr><td>i1&#8203;_predict&#8203;_btag&#8203;_d</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>i1_predict branch tag</p></td></tr><tr><td>i1&#8203;_predict&#8203;_toffset&#8203;_d</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>i1_predict branch tag</p></td></tr><tr><td>dec&#8203;_fa&#8203;_error&#8203;_index</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td><p>Fully associt btb error index</p></td></tr><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td><p>i0 e4 result</p></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>out</td><td>[31:0] logic</td><td><p>i0 result e2</p></td></tr><tr><td>dec&#8203;_i0&#8203;_data&#8203;_en</td><td>out</td><td>[4:1] logic</td><td><p>clock-gating logic</p></td></tr><tr><td>dec&#8203;_i0&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_data&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_ctl&#8203;_en</td><td>out</td><td>[4:1] logic</td><td></td></tr><tr><td>dec&#8203;_pmu&#8203;_instr&#8203;_decoded</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>number of instructions decode this cycle encoded</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_decode&#8203;_stall</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>decode is stalled</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_presync&#8203;_stall</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>decode has presync stall</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_postsync&#8203;_stall</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>decode has postsync stall</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_wen</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>write enable for nonblock load</p></td></tr><tr><td>dec&#8203;_nonblock&#8203;_load&#8203;_waddr</td><td>out</td><td>[4:0] [pt.NUM_THREADS-1:0] logic</td><td><p>logical write addr for nonblock load</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>core in pause state</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state&#8203;_cg</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>core in pause state for clock-gating</p></td></tr><tr><td>dec&#8203;_thread&#8203;_stall&#8203;_in</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>thread is known to stall next cycle - eg pause</p></td></tr><tr><td>dec&#8203;_div&#8203;_active</td><td>out</td><td>logic</td><td><p>non-block divide is active</p></td></tr><tr><td>dec&#8203;_div&#8203;_tid</td><td>out</td><td>logic</td><td><p>non-block divide tid</p></td></tr><tr><td>dec&#8203;_force&#8203;_favor&#8203;_flip&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.instantiations"><h3>Instantiations</h3><ul><li>misc1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_dec : <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc">eh2&#8203;_dec&#8203;_dec&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_dec : <a href="#platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svidjw4-ouc">eh2&#8203;_dec&#8203;_dec&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_csr&#8203;_data&#8203;_e1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trap&#8203;_e4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e1c&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e2c&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e3c&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4c&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wbc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0cg0ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0cg1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1cg0ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1cg1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l">rvdffdpie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l">rvdffdpie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l">rvdffdpie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l">rvdffdpie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wbff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l">rvdffdpie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>divff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e2resultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li><p>pipe the results down the pipe
i0 has i0csrwen and debug instructions</p></li></ul></ul><ul><li>i1e2resultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e3resultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e3resultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e4resultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e4resultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wbresultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wbresultff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e1instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e2instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e3instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e4instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wbinstff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wb1instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e1instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e2instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e3instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e4instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wbinstff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wb1instff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wbpcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0wb1pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wb1pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1wbpcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li><p>needed for debug triggers</p></li></ul></ul><ul><li>i0e2pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e3pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0e4pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e2pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e3pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1e4pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_decode_ctl.svg"></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_decode_ctl.svid1-icd.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww"><h2>Module eh2&#8203;_dec&#8203;_gpr&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_gpr&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>raddr0</td><td>in</td><td>[4:0] logic</td><td><p>logical read addresses</p></td></tr><tr><td>raddr1</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>raddr2</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>raddr3</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>rtid0</td><td>in</td><td>logic</td><td><p>read tids</p></td></tr><tr><td>rtid1</td><td>in</td><td>logic</td><td></td></tr><tr><td>rtid2</td><td>in</td><td>logic</td><td></td></tr><tr><td>rtid3</td><td>in</td><td>logic</td><td></td></tr><tr><td>rden0</td><td>in</td><td>logic</td><td><p>read enables</p></td></tr><tr><td>rden1</td><td>in</td><td>logic</td><td></td></tr><tr><td>rden2</td><td>in</td><td>logic</td><td></td></tr><tr><td>rden3</td><td>in</td><td>logic</td><td></td></tr><tr><td>waddr0</td><td>in</td><td>[4:0] logic</td><td><p>logical write addresses</p></td></tr><tr><td>waddr1</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>waddr2</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>waddr3</td><td>in</td><td>[4:0] logic</td><td></td></tr><tr><td>wtid0</td><td>in</td><td>logic</td><td><p>write tids</p></td></tr><tr><td>wtid1</td><td>in</td><td>logic</td><td></td></tr><tr><td>wtid2</td><td>in</td><td>logic</td><td></td></tr><tr><td>wtid3</td><td>in</td><td>logic</td><td></td></tr><tr><td>wen0</td><td>in</td><td>logic</td><td><p>write enables</p></td></tr><tr><td>wen1</td><td>in</td><td>logic</td><td></td></tr><tr><td>wen2</td><td>in</td><td>logic</td><td></td></tr><tr><td>wen3</td><td>in</td><td>logic</td><td></td></tr><tr><td>wd0</td><td>in</td><td>[31:0] logic</td><td><p>write data</p></td></tr><tr><td>wd1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>wd2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>wd3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>rd0</td><td>out</td><td>[31:0] logic</td><td><p>read data</p></td></tr><tr><td>rd1</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>rd2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>rd3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_gpr_ctl.svg"></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_gpr_ctl.svid1-ww.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf"><h2>Module eh2&#8203;_dec&#8203;_ib&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_ib&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>BRWIDTH</td><td>unknown</td><td>pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+1+pt.BHT_GHR_SIZE+pt.BTB_BTAG_SIZE+pt.BTB_TOFFSET_SIZE+($clog2(pt.BTB_SIZE) * pt.BTB_FULLYA)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>free clk</p></td></tr><tr><td>tid</td><td>in</td><td>logic</td><td><p>thread id</p></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_d</td><td>in</td><td>logic</td><td><p>tid selected for decode this cycle</p></td></tr><tr><td>dec&#8203;_i1&#8203;_tid&#8203;_d</td><td>in</td><td>logic</td><td><p>tid selected for decode this cycle</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>in</td><td>logic</td><td><p>valid dbg cmd</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_tid</td><td>in</td><td>logic</td><td><p>dbg tid</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>in</td><td>logic</td><td><p>dbg cmd is write</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>in</td><td>[1:0] logic</td><td><p>dbg type</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>expand to 31:0</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>all flush sources: primary/secondary alu&#x27;s, trap</p></td></tr><tr><td>dec&#8203;_i1&#8203;_cancel&#8203;_e1</td><td>in</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_brp</td><td>in</td><td>eh2_br_pkt_t</td><td><p>i0 branch packet from aligner</p></td></tr><tr><td>i1&#8203;_brp</td><td>in</td><td>eh2_br_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>BP index</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>BP index</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_fa&#8203;_index</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_fa&#8203;_index</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>i0 is 4B inst else 2B</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_predecode</td><td>in</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_predecode</td><td>in</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_valid</td><td>in</td><td>logic</td><td><p>i0 valid from ifu</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_valid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_type</td><td>in</td><td>[1:0] logic</td><td><p>Instruction 0 access fault type</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf</td><td>in</td><td>logic</td><td><p>i0 instruction access fault</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_second</td><td>in</td><td>logic</td><td><p>i0 has access fault on second 2B of 4B inst</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_dbecc</td><td>in</td><td>logic</td><td><p>i0 double-bit error</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_instr</td><td>in</td><td>[31:0] logic</td><td><p>i0 instruction from the aligner</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_instr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td><p>i0 pc from the aligner</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>i0 decode</p></td></tr><tr><td>dec&#8203;_i1&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>test stuff</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>ib3&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib3 valid</p></td></tr><tr><td>ib2&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib2 valid</p></td></tr><tr><td>ib1&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib1 valid</p></td></tr><tr><td>ib0&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>ib0 valid</p></td></tr><tr><td>ib0&#8203;_valid&#8203;_in</td><td>out</td><td>logic</td><td><p>ib0 valid cycle before decode</p></td></tr><tr><td>ib0&#8203;_lsu&#8203;_in</td><td>out</td><td>logic</td><td><p>lsu cycle before decode</p></td></tr><tr><td>ib0&#8203;_mul&#8203;_in</td><td>out</td><td>logic</td><td><p>mul cycle before decode</p></td></tr><tr><td>ib0&#8203;_i0&#8203;_only&#8203;_in</td><td>out</td><td>logic</td><td><p>i0_only cycle before decode</p></td></tr><tr><td>i0&#8203;_instr&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i0 inst at decode</p></td></tr><tr><td>i1&#8203;_instr&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>i1 inst at decode</p></td></tr><tr><td>i0&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td><p>i0 pc at decode</p></td></tr><tr><td>i1&#8203;_pc&#8203;_d</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>i0&#8203;_pc4&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 is 4B inst else 2B</p></td></tr><tr><td>i1&#8203;_pc4&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_br&#8203;_p</td><td>out</td><td>eh2_br_pkt_t</td><td><p>i0 branch packet at decode</p></td></tr><tr><td>i1&#8203;_br&#8203;_p</td><td>out</td><td>eh2_br_pkt_t</td><td></td></tr><tr><td>i0&#8203;_bp&#8203;_index</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>i0 branch index</p></td></tr><tr><td>i0&#8203;_bp&#8203;_fghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>i0&#8203;_bp&#8203;_btag</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>i0&#8203;_bp&#8203;_toffset</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>i1&#8203;_bp&#8203;_index</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>i0 branch index</p></td></tr><tr><td>i1&#8203;_bp&#8203;_fghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>i1&#8203;_bp&#8203;_btag</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>i1&#8203;_bp&#8203;_toffset</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>i0&#8203;_bp&#8203;_fa&#8203;_index</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td></td></tr><tr><td>i0&#8203;_icaf&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 instruction access fault at decode</p></td></tr><tr><td>i1&#8203;_icaf&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_icaf&#8203;_second&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 instruction access fault at decode for second 2B of 4B inst</p></td></tr><tr><td>i0&#8203;_dbecc&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 double-bit error at decode</p></td></tr><tr><td>i1&#8203;_dbecc&#8203;_d</td><td>out</td><td>logic</td><td></td></tr><tr><td>debug&#8203;_wdata&#8203;_rs1&#8203;_d</td><td>out</td><td>logic</td><td><p>put debug write data onto rs1 source: machine is halted</p></td></tr><tr><td>debug&#8203;_fence&#8203;_d</td><td>out</td><td>logic</td><td><p>debug fence inst</p></td></tr><tr><td>i0&#8203;_debug&#8203;_valid&#8203;_d</td><td>out</td><td>logic</td><td><p>i0 is valid debug inst</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_cinst</td><td>in</td><td>[15:0] logic</td><td><p>16b compressed inst from aligner</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_cinst</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>i0&#8203;_cinst&#8203;_d</td><td>out</td><td>[15:0] logic</td><td><p>16b compress inst at decode</p></td></tr><tr><td>i1&#8203;_cinst&#8203;_d</td><td>out</td><td>[15:0] logic</td><td></td></tr><tr><td>i0&#8203;_predecode</td><td>out</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>i1&#8203;_predecode</td><td>out</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>i0&#8203;_icaf&#8203;_type&#8203;_d</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.instantiations"><h3>Instantiations</h3><ul><li>flush&#8203;_upperff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibvalff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>debug&#8203;_wdata&#8203;_rs1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>for MT, need to hold this until thread decodes, other thread can be running</p></li></ul></ul><ul><li>debug&#8203;_fence&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>debug&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ib3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130">rvdffibie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ib2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130">rvdffibie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ib1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130">rvdffibie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ib0ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130">rvdffibie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp3indexff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp2indexff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp1indexff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp0indexff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibsaveff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130">rvdffibie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bpsaveindexff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_ib_ctl.svg"></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_ib_ctl.svid1-2mf.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz"><h2>Module eh2&#8203;_dec&#8203;_timer&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_tlu&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.description"><h3>Description</h3><p>dec_timer_ctl</p></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>MITCTL&#8203;_ENABLE</td><td>unknown</td><td>0</td><td></td></tr><tr><td>MITCTL&#8203;_ENABLE&#8203;_HALTED</td><td>unknown</td><td>1</td><td></td></tr><tr><td>MITCTL&#8203;_ENABLE&#8203;_PAUSED</td><td>unknown</td><td>2</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_l2clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>csr&#8203;_wr&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_wb&#8203;_mod</td><td>in</td><td>logic</td><td><p>csr write enable at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wraddr&#8203;_wb</td><td>in</td><td>[11:0] logic</td><td><p>write address for csr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wrdata&#8203;_wb</td><td>in</td><td>[31:0] logic</td><td><p>csr write data at wb</p></td></tr><tr><td>csr&#8203;_rd</td><td>in</td><td>eh2_csr_tlu_pkt_t</td><td><p>csr decodes</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state</td><td>in</td><td>logic</td><td><p>Paused</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pmu&#8203;_fw&#8203;_halted</td><td>in</td><td>logic</td><td><p>pmu/fw halted</p></td></tr><tr><td>internal&#8203;_dbg&#8203;_halt&#8203;_timers</td><td>in</td><td>logic</td><td><p>debug halted</p></td></tr><tr><td>dec&#8203;_timer&#8203;_rddata&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>timer CSR read data</p></td></tr><tr><td>dec&#8203;_timer&#8203;_read&#8203;_d</td><td>out</td><td>logic</td><td><p>timer CSR address match</p></td></tr><tr><td>dec&#8203;_timer&#8203;_t0&#8203;_pulse</td><td>out</td><td>logic</td><td><p>timer0 int</p></td></tr><tr><td>dec&#8203;_timer&#8203;_t1&#8203;_pulse</td><td>out</td><td>logic</td><td><p>timer1 int</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_timer_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs"><h2>Module eh2&#8203;_dec&#8203;_tlu&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_tlu&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.description"><h3>Description</h3><p>eh2_dec_tlu_ctl</p></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>MSTATUS&#8203;_MIE</td><td>unknown</td><td>0</td><td></td></tr><tr><td>MIP&#8203;_MCEIP</td><td>unknown</td><td>5</td><td></td></tr><tr><td>MIP&#8203;_MITIP0</td><td>unknown</td><td>4</td><td></td></tr><tr><td>MIP&#8203;_MITIP1</td><td>unknown</td><td>3</td><td></td></tr><tr><td>MIP&#8203;_MEIP</td><td>unknown</td><td>2</td><td></td></tr><tr><td>MIP&#8203;_MTIP</td><td>unknown</td><td>1</td><td></td></tr><tr><td>MIP&#8203;_MSIP</td><td>unknown</td><td>0</td><td></td></tr><tr><td>MIE&#8203;_MCEIE</td><td>unknown</td><td>5</td><td></td></tr><tr><td>MIE&#8203;_MITIE0</td><td>unknown</td><td>4</td><td></td></tr><tr><td>MIE&#8203;_MITIE1</td><td>unknown</td><td>3</td><td></td></tr><tr><td>MIE&#8203;_MEIE</td><td>unknown</td><td>2</td><td></td></tr><tr><td>MIE&#8203;_MTIE</td><td>unknown</td><td>1</td><td></td></tr><tr><td>MIE&#8203;_MSIE</td><td>unknown</td><td>0</td><td></td></tr><tr><td>DCSR&#8203;_EBREAKM</td><td>unknown</td><td>15</td><td></td></tr><tr><td>DCSR&#8203;_STEPIE</td><td>unknown</td><td>11</td><td></td></tr><tr><td>DCSR&#8203;_STOPC</td><td>unknown</td><td>10</td><td></td></tr><tr><td>DCSR&#8203;_STEP</td><td>unknown</td><td>2</td><td></td></tr><tr><td>MTDATA1&#8203;_DMODE</td><td>unknown</td><td>9</td><td></td></tr><tr><td>MTDATA1&#8203;_SEL</td><td>unknown</td><td>7</td><td></td></tr><tr><td>MTDATA1&#8203;_ACTION</td><td>unknown</td><td>6</td><td></td></tr><tr><td>MTDATA1&#8203;_CHAIN</td><td>unknown</td><td>5</td><td></td></tr><tr><td>MTDATA1&#8203;_MATCH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>MTDATA1&#8203;_M&#8203;_ENABLED</td><td>unknown</td><td>3</td><td></td></tr><tr><td>MTDATA1&#8203;_EXE</td><td>unknown</td><td>2</td><td></td></tr><tr><td>MTDATA1&#8203;_ST</td><td>unknown</td><td>1</td><td></td></tr><tr><td>MTDATA1&#8203;_LD</td><td>unknown</td><td>0</td><td></td></tr><tr><td>MISA</td><td>unknown</td><td>12&#x27;h301</td><td><p>MISA (RO)
31:30 XLEN - implementation width, 2&#x27;b01 - 32 bits
12    M    - integer mul/div
8     I    - RV32I
2     C    - Compressed extension
0     A    - Atomic extension</p></td></tr><tr><td>MVENDORID</td><td>unknown</td><td>12&#x27;hf11</td><td><p>MVENDORID, MARCHID, MIMPID, MHARTID</p></td></tr><tr><td>MARCHID</td><td>unknown</td><td>12&#x27;hf12</td><td></td></tr><tr><td>MIMPID</td><td>unknown</td><td>12&#x27;hf13</td><td></td></tr><tr><td>MHARTID</td><td>unknown</td><td>12&#x27;hf14</td><td></td></tr><tr><td>MSTATUS</td><td>unknown</td><td>12&#x27;h300</td><td><p>MSTATUS (RW)
12:11 MPP  : Prior priv level, always 2&#x27;b11, not flopped
7     MPIE : Int enable previous 1
3     MIE  : Int enable          0</p></td></tr><tr><td>MTVEC</td><td>unknown</td><td>12&#x27;h305</td><td><p>MTVEC (RW)
31:2 BASE : Trap vector base address
1 - Reserved, not implemented, reads zero
0  MODE : 0 = Direct, 1 = Asyncs are vectored to BASE + (4 * CAUSE)</p></td></tr><tr><td>MIP</td><td>unknown</td><td>12&#x27;h344</td><td><p>MIP (RW)</p><p>30 MCEIP  : (RO) M-Mode Correctable Error interrupt pending
29 MITIP0 : (RO) M-Mode Internal Timer0 interrupt pending
28 MITIP1 : (RO) M-Mode Internal Timer1 interrupt pending
11 MEIP   : (RO) M-Mode external interrupt pending
7  MTIP   : (RO) M-Mode timer interrupt pending
3  MSIP   : (RO) M-Mode software interrupt pending</p></td></tr><tr><td>MIE</td><td>unknown</td><td>12&#x27;h304</td><td><p>MIE (RW)
30 MCEIE  : (RO) M-Mode Correctable Error interrupt enable
29 MITIE0 : (RO) M-Mode Internal Timer0 interrupt enable
28 MITIE1 : (RO) M-Mode Internal Timer1 interrupt enable
11 MEIE   : (RW) M-Mode external interrupt enable
7  MTIE   : (RW) M-Mode timer interrupt enable
3  MSIE   : (RW) M-Mode software interrupt enable</p></td></tr><tr><td>MCYCLEL</td><td>unknown</td><td>12&#x27;hb00</td><td></td></tr><tr><td>MCYCLEH</td><td>unknown</td><td>12&#x27;hb80</td><td></td></tr><tr><td>MINSTRETL</td><td>unknown</td><td>12&#x27;hb02</td><td><p>MINSTRETL (RW)
31:0 : Lower Instruction retired count
From the spec &quot;Some CSRs, such as the instructions retired counter, instret, may be modified as side effects
of instruction execution. In these cases, if a CSR access instruction reads a CSR, it reads the
value prior to the execution of the instruction. If a CSR access instruction writes a CSR, the
update occurs after the execution of the instruction. In particular, a value written to instret by
one instruction will be the value read by the following instruction (i.e., the increment of instret
caused by the first instruction retiring happens before the write of the new value).&quot;</p></td></tr><tr><td>MINSTRETH</td><td>unknown</td><td>12&#x27;hb82</td><td></td></tr><tr><td>MSCRATCH</td><td>unknown</td><td>12&#x27;h340</td><td><p>MSCRATCH (RW)
31:0 : Scratch register</p></td></tr><tr><td>MEPC</td><td>unknown</td><td>12&#x27;h341</td><td><p>MEPC (RW)
31:1 : Exception PC</p></td></tr><tr><td>MCAUSE</td><td>unknown</td><td>12&#x27;h342</td><td><p>MCAUSE (RW)
31:0 : Exception Cause</p></td></tr><tr><td>MSCAUSE</td><td>unknown</td><td>12&#x27;h7ff</td><td><p>MSCAUSE (RW)
2:0 : Secondary exception Cause</p></td></tr><tr><td>MTVAL</td><td>unknown</td><td>12&#x27;h343</td><td><p>MTVAL (RW)
31:0 : Exception address if relevant</p></td></tr><tr><td>MCPC</td><td>unknown</td><td>12&#x27;h7c2</td><td></td></tr><tr><td>MDEAU</td><td>unknown</td><td>12&#x27;hbc0</td><td><p>MDEAU (WAR0)
31:0 : Dbus Error Address Unlock register</p></td></tr><tr><td>MDSEAC</td><td>unknown</td><td>12&#x27;hfc0</td><td><p>MDSEAC (R)
31:0 : Dbus Store Error Address Capture register</p></td></tr><tr><td>MPMC</td><td>unknown</td><td>12&#x27;h7c6</td><td><p>MPMC (R0W1)
0:0 : FW halt</p></td></tr><tr><td>MEIVT</td><td>unknown</td><td>12&#x27;hbc8</td><td><p>MEIVT (External Interrupt Vector Table (R/W))
31:10: Base address (R/W)
9:0  : Reserved, reads 0x0</p></td></tr><tr><td>MEIHAP</td><td>unknown</td><td>12&#x27;hfc8</td><td><p>MEIHAP (External Interrupt Handler Access Pointer (R))
31:10: Base address (R/W)
9:2  : ClaimID (R)
1:0  : Reserved, 0x0</p></td></tr><tr><td>MEICURPL</td><td>unknown</td><td>12&#x27;hbcc</td><td><p>MEICURPL (R/W)
31:4 : Reserved (read 0x0)
3:0  : CURRPRI - Priority level of current interrupt service routine (R/W)</p></td></tr><tr><td>MEICIDPL</td><td>unknown</td><td>12&#x27;hbcb</td><td><p>MEICIDPL (R/W)
31:4 : Reserved (read 0x0)
3:0  : External Interrupt Claim ID&#x27;s Priority Level Register</p></td></tr><tr><td>MEICPCT</td><td>unknown</td><td>12&#x27;hbca</td><td><p>MEICPCT (Capture CLAIMID in MEIHAP and PL in MEICIDPL
31:1 : Reserved (read 0x0)
0    : Capture (W1, Read 0)</p></td></tr><tr><td>MEIPT</td><td>unknown</td><td>12&#x27;hbc9</td><td><p>MEIPT (External Interrupt Priority Threshold)
31:4 : Reserved (read 0x0)
3:0  : PRITHRESH</p></td></tr><tr><td>DCSR</td><td>unknown</td><td>12&#x27;h7b0</td><td><p>DCSR (R/W) (Only accessible in debug mode)
31:28 : xdebugver (hard coded to 0x4) RO
27:16 : 0x0, reserved
15    : ebreakm
14    : 0x0, reserved
13    : ebreaks (0x0 for this core)
12    : ebreaku (0x0 for this core)
11    : stepie
10    : stopcount
9     : 0x0 //stoptime
8:6   : cause (RO)
5:4   : 0x0, reserved
3     : nmip
2     : step
1:0   : prv (0x3 for this core)</p></td></tr><tr><td>DPC</td><td>unknown</td><td>12&#x27;h7b1</td><td><p>DPC (R/W) (Only accessible in debug mode)
31:0 : Debug PC</p></td></tr><tr><td>DICAWICS</td><td>unknown</td><td>12&#x27;h7c8</td><td><p>DICAWICS (R/W) (Only accessible in debug mode)
31:25 : Reserved
24    : Array select, 0 is data, 1 is tag
23:22 : Reserved
21:20 : Way select
19:17 : Reserved
16:3  : Index
2:0   : Reserved</p></td></tr><tr><td>DICAD0</td><td>unknown</td><td>12&#x27;h7c9</td><td><p>DICAD0 (R/W) (Only accessible in debug mode)</p><p>If dicawicsarray is 0
31:0  : inst data</p><p>If dicawicsarray is 1
31:16 : Tag
15:7  : Reserved
6:4   : LRU
3:1   : Reserved
0     : Valid</p></td></tr><tr><td>DICAD0H</td><td>unknown</td><td>12&#x27;h7cc</td><td><p>DICAD0H (R/W) (Only accessible in debug mode)</p><p>If dicawicsarray is 0
63:32  : inst data</p></td></tr><tr><td>DICAGO</td><td>unknown</td><td>12&#x27;h7cb</td><td><p>DICAGO (R/W) (Only accessible in debug mode)
0     : Go</p></td></tr><tr><td>MTSEL</td><td>unknown</td><td>12&#x27;h7a0</td><td><p>MTSEL (R/W)
1:0 : Trigger select : 00, 01, 10 are data/address triggers. 11 is inst count</p></td></tr><tr><td>MTDATA1</td><td>unknown</td><td>12&#x27;h7a1</td><td><p>MTDATA1 (R/W)
31:0 : Trigger Data 1</p></td></tr><tr><td>MTDATA2</td><td>unknown</td><td>12&#x27;h7a2</td><td><p>MTDATA2 (R/W)
31:0 : Trigger Data 2</p></td></tr><tr><td>MHPME&#8203;_NOEVENT</td><td>unknown</td><td>10&#x27;d0</td><td><p>Performance Monitor Counters section starts</p></td></tr><tr><td>MHPME&#8203;_CLK&#8203;_ACTIVE</td><td>unknown</td><td>10&#x27;d1</td><td><p>OOP - out of pipe</p></td></tr><tr><td>MHPME&#8203;_ICACHE&#8203;_HIT</td><td>unknown</td><td>10&#x27;d2</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_ICACHE&#8203;_MISS</td><td>unknown</td><td>10&#x27;d3</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_INST&#8203;_COMMIT</td><td>unknown</td><td>10&#x27;d4</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_COMMIT&#8203;_16B</td><td>unknown</td><td>10&#x27;d5</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_COMMIT&#8203;_32B</td><td>unknown</td><td>10&#x27;d6</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_ALIGNED</td><td>unknown</td><td>10&#x27;d7</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_INST&#8203;_DECODED</td><td>unknown</td><td>10&#x27;d8</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_INST&#8203;_MUL</td><td>unknown</td><td>10&#x27;d9</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_DIV</td><td>unknown</td><td>10&#x27;d10</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_LOAD</td><td>unknown</td><td>10&#x27;d11</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_STORE</td><td>unknown</td><td>10&#x27;d12</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_MALOAD</td><td>unknown</td><td>10&#x27;d13</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_MASTORE</td><td>unknown</td><td>10&#x27;d14</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_ALU</td><td>unknown</td><td>10&#x27;d15</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_CSRREAD</td><td>unknown</td><td>10&#x27;d16</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_CSRRW</td><td>unknown</td><td>10&#x27;d17</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_CSRWRITE</td><td>unknown</td><td>10&#x27;d18</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_EBREAK</td><td>unknown</td><td>10&#x27;d19</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_ECALL</td><td>unknown</td><td>10&#x27;d20</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_FENCE</td><td>unknown</td><td>10&#x27;d21</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_FENCEI</td><td>unknown</td><td>10&#x27;d22</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_MRET</td><td>unknown</td><td>10&#x27;d23</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_BRANCH</td><td>unknown</td><td>10&#x27;d24</td><td></td></tr><tr><td>MHPME&#8203;_BRANCH&#8203;_MP</td><td>unknown</td><td>10&#x27;d25</td><td></td></tr><tr><td>MHPME&#8203;_BRANCH&#8203;_TAKEN</td><td>unknown</td><td>10&#x27;d26</td><td></td></tr><tr><td>MHPME&#8203;_BRANCH&#8203;_NOTP</td><td>unknown</td><td>10&#x27;d27</td><td></td></tr><tr><td>MHPME&#8203;_FETCH&#8203;_STALL</td><td>unknown</td><td>10&#x27;d28</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_ALGNR&#8203;_STALL</td><td>unknown</td><td>10&#x27;d29</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DECODE&#8203;_STALL</td><td>unknown</td><td>10&#x27;d30</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_POSTSYNC&#8203;_STALL</td><td>unknown</td><td>10&#x27;d31</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_PRESYNC&#8203;_STALL</td><td>unknown</td><td>10&#x27;d32</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_LSU&#8203;_SB&#8203;_WB&#8203;_STALL</td><td>unknown</td><td>10&#x27;d34</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DMA&#8203;_DCCM&#8203;_STALL</td><td>unknown</td><td>10&#x27;d35</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DMA&#8203;_ICCM&#8203;_STALL</td><td>unknown</td><td>10&#x27;d36</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_EXC&#8203;_TAKEN</td><td>unknown</td><td>10&#x27;d37</td><td></td></tr><tr><td>MHPME&#8203;_TIMER&#8203;_INT&#8203;_TAKEN</td><td>unknown</td><td>10&#x27;d38</td><td></td></tr><tr><td>MHPME&#8203;_EXT&#8203;_INT&#8203;_TAKEN</td><td>unknown</td><td>10&#x27;d39</td><td></td></tr><tr><td>MHPME&#8203;_FLUSH&#8203;_LOWER</td><td>unknown</td><td>10&#x27;d40</td><td></td></tr><tr><td>MHPME&#8203;_BR&#8203;_ERROR</td><td>unknown</td><td>10&#x27;d41</td><td></td></tr><tr><td>MHPME&#8203;_IBUS&#8203;_TRANS</td><td>unknown</td><td>10&#x27;d42</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DBUS&#8203;_TRANS</td><td>unknown</td><td>10&#x27;d43</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DBUS&#8203;_MA&#8203;_TRANS</td><td>unknown</td><td>10&#x27;d44</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_IBUS&#8203;_ERROR</td><td>unknown</td><td>10&#x27;d45</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DBUS&#8203;_ERROR</td><td>unknown</td><td>10&#x27;d46</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_IBUS&#8203;_STALL</td><td>unknown</td><td>10&#x27;d47</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DBUS&#8203;_STALL</td><td>unknown</td><td>10&#x27;d48</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_INT&#8203;_DISABLED</td><td>unknown</td><td>10&#x27;d49</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_INT&#8203;_STALLED</td><td>unknown</td><td>10&#x27;d50</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_INST&#8203;_AMO</td><td>unknown</td><td>10&#x27;d51</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_LR</td><td>unknown</td><td>10&#x27;d52</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_SC</td><td>unknown</td><td>10&#x27;d53</td><td></td></tr><tr><td>MHPME&#8203;_INST&#8203;_BITMANIP</td><td>unknown</td><td>10&#x27;d54</td><td></td></tr><tr><td>MHPME&#8203;_DBUS&#8203;_LOAD</td><td>unknown</td><td>10&#x27;d55</td><td></td></tr><tr><td>MHPME&#8203;_DBUS&#8203;_STORE</td><td>unknown</td><td>10&#x27;d56</td><td></td></tr><tr><td>MHPME&#8203;_SLEEP&#8203;_CYC</td><td>unknown</td><td>10&#x27;d512</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DMA&#8203;_READ&#8203;_ALL</td><td>unknown</td><td>10&#x27;d513</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DMA&#8203;_WRITE&#8203;_ALL</td><td>unknown</td><td>10&#x27;d514</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DMA&#8203;_READ&#8203;_DCCM</td><td>unknown</td><td>10&#x27;d515</td><td><p>OOP</p></td></tr><tr><td>MHPME&#8203;_DMA&#8203;_WRITE&#8203;_DCCM</td><td>unknown</td><td>10&#x27;d516</td><td><p>OOP</p></td></tr><tr><td>MHPMC3</td><td>unknown</td><td>12&#x27;hB03</td><td><p>MHPMC3H(RW), MHPMC3(RW)
63:32 : Hardware Performance Monitor Counter 3</p></td></tr><tr><td>MHPMC3H</td><td>unknown</td><td>12&#x27;hB83</td><td></td></tr><tr><td>MHPMC4</td><td>unknown</td><td>12&#x27;hB04</td><td><p>MHPMC4H(RW), MHPMC4(RW)
63:32 : Hardware Performance Monitor Counter 4</p></td></tr><tr><td>MHPMC4H</td><td>unknown</td><td>12&#x27;hB84</td><td></td></tr><tr><td>MHPMC5</td><td>unknown</td><td>12&#x27;hB05</td><td><p>MHPMC5H(RW), MHPMC5(RW)
63:32 : Hardware Performance Monitor Counter 5</p></td></tr><tr><td>MHPMC5H</td><td>unknown</td><td>12&#x27;hB85</td><td></td></tr><tr><td>MHPMC6</td><td>unknown</td><td>12&#x27;hB06</td><td><p>MHPMC6H(RW), MHPMC6(RW)
63:32 : Hardware Performance Monitor Counter 6</p></td></tr><tr><td>MHPMC6H</td><td>unknown</td><td>12&#x27;hB86</td><td></td></tr><tr><td>MHPME3</td><td>unknown</td><td>12&#x27;h323</td><td><p>MHPME3(RW)
9:0 : Hardware Performance Monitor Event 3</p></td></tr><tr><td>MHPME4</td><td>unknown</td><td>12&#x27;h324</td><td><p>MHPME4(RW)
9:0 : Hardware Performance Monitor Event 4</p></td></tr><tr><td>MHPME5</td><td>unknown</td><td>12&#x27;h325</td><td><p>MHPME5(RW)
9:0 : Hardware Performance Monitor Event 5</p></td></tr><tr><td>MHPME6</td><td>unknown</td><td>12&#x27;h326</td><td><p>MHPME6(RW)
9:0 : Hardware Performance Monitor Event 6</p></td></tr><tr><td>MCOUNTINHIBIT</td><td>unknown</td><td>12&#x27;h320</td><td></td></tr><tr><td>MFDHS</td><td>unknown</td><td>12&#x27;h7cf</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_l2clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>mytid</td><td>in</td><td>logic</td><td><p>tid of this instance</p></td></tr><tr><td>tlu&#8203;_select&#8203;_tid</td><td>in</td><td>logic</td><td><p>selected tid for fast int</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dec&#8203;_clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>reset vector, from core pins</p></td></tr><tr><td>nmi&#8203;_int&#8203;_sync</td><td>in</td><td>logic</td><td><p>nmi pin</p></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>nmi vector</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Halt request to CPU</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Asynchronous Restart request to CPU</p></td></tr><tr><td>mhartstart&#8203;_csr</td><td>in</td><td>logic</td><td><p>Start valid</p></td></tr><tr><td>lsu&#8203;_fastint&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>needed by lsu for 2nd pass of dma with ecc correction, stall next cycle</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>in</td><td>[1:0] logic</td><td><p>aligned instructions</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>in</td><td>logic</td><td><p>aligner stalled</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>in</td><td>logic</td><td><p>fetch unit stalled</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>in</td><td>logic</td><td><p>icache miss</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>in</td><td>logic</td><td><p>icache hit</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>logic</td><td><p>Instruction side bus error</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>logic</td><td><p>Instruction side bus busy</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>logic</td><td><p>Instruction side bus transaction</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_instr&#8203;_decoded</td><td>in</td><td>[1:0] logic</td><td><p>decoded instructions</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_decode&#8203;_stall</td><td>in</td><td>logic</td><td><p>decode stall</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_presync&#8203;_stall</td><td>in</td><td>logic</td><td><p>decode stall due to presync&#x27;d inst</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_postsync&#8203;_stall</td><td>in</td><td>logic</td><td><p>decode stall due to postsync&#x27;d inst</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>SB or WB is full, stall decode</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>DMA stall of lsu</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>DMA stall of ifu</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>pipe 0 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>pipe 0 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>pipe 0 4 byte branch</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>pipe 1 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>pipe 1 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td><p>pipe 1 4 byte branch</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>logic</td><td><p>D side bus transaction</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>in</td><td>logic</td><td><p>D side bus misaligned</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>logic</td><td><p>D side bus error</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>logic</td><td><p>D side bus busy</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_load&#8203;_external&#8203;_dc3</td><td>in</td><td>logic</td><td><p>D side bus load</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_store&#8203;_external&#8203;_dc3</td><td>in</td><td>logic</td><td><p>D side bus store</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_read</td><td>in</td><td>logic</td><td><p>DMA DCCM read</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA DCCM write</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_read</td><td>in</td><td>logic</td><td><p>DMA read</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA write</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_fir&#8203;_addr</td><td>in</td><td>[31:1] logic</td><td><p>Fast int address</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_error</td><td>in</td><td>[1:0] logic</td><td><p>Fast int lookup error</p></td></tr><tr><td>mice&#8203;_ce&#8203;_req</td><td>in</td><td>logic</td><td></td></tr><tr><td>miccme&#8203;_ce&#8203;_req</td><td>in</td><td>logic</td><td></td></tr><tr><td>mdccme&#8203;_ce&#8203;_req</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_trace&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>mfdht</td><td>in</td><td>[5:0] logic</td><td><p>halt timeout threshold</p></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_error_pkt_t</td><td><p>lsu precise exception/error packet</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state</td><td>in</td><td>logic</td><td><p>Pause counter not zero</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>in</td><td>logic</td><td><p>store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>in</td><td>logic</td><td><p>store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>in</td><td>[31:0] logic</td><td><p>store bus error address</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td><p>valid csr with write - for csr legal</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_any&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td><p>valid csr - for csr legal</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_wb</td><td>in</td><td>logic</td><td><p>csr write enable at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_rdaddr&#8203;_d</td><td>in</td><td>[11:0] logic</td><td><p>read address for csr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wraddr&#8203;_wb</td><td>in</td><td>[11:0] logic</td><td><p>write address for csr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wrdata&#8203;_wb</td><td>in</td><td>[31:0] logic</td><td><p>csr write data at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_is&#8203;_mcpc&#8203;_e4</td><td>in</td><td>logic</td><td><p>csr address is to MCPC</p></td></tr><tr><td>dec&#8203;_csr&#8203;_stall&#8203;_int&#8203;_ff</td><td>in</td><td>logic</td><td><p>csr is mie/mstatus</p></td></tr><tr><td>tlu&#8203;_i0&#8203;_csr&#8203;_pkt&#8203;_d</td><td>in</td><td>eh2_csr_tlu_pkt_t</td><td><p>csr decodes for i0</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 0 op at e4 is valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 1 op at e4 is valid</p></td></tr><tr><td>exu&#8203;_npc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for NPC tracking</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 0 branch mp flush</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 1 branch mp flush</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 0 correct path for mp, merge with lower path</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 1 correct path for mp, merge with lower path</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_pc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for PC/NPC tracking</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_pc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for PC/NPC tracking</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_packet&#8203;_e4</td><td>in</td><td>eh2_trap_pkt_t</td><td><p>exceptions known at decode</p></td></tr><tr><td>dec&#8203;_illegal&#8203;_inst</td><td>in</td><td>[31:0] logic</td><td><p>For mtval</p></td></tr><tr><td>dec&#8203;_i0&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>decode valid, used for clean icache diagnostics</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>dbg&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>DM requests a halt</p></td></tr><tr><td>dbg&#8203;_resume&#8203;_req</td><td>in</td><td>logic</td><td><p>DM requests a resume</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>in</td><td>logic</td><td><p>I-side miss buffer empty</p></td></tr><tr><td>lsu&#8203;_idle&#8203;_any</td><td>in</td><td>logic</td><td><p>lsu is idle</p></td></tr><tr><td>dec&#8203;_div&#8203;_active</td><td>in</td><td>logic</td><td><p>oop divide is active</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_error&#8203;_start</td><td>in</td><td>logic</td><td><p>IC single bit error</p></td></tr><tr><td>ifu&#8203;_iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>in</td><td>logic</td><td><p>ICCM single bit error</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>diagnostic icache read data</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>diagnostic icache read data valid</p></td></tr><tr><td>pic&#8203;_claimid</td><td>in</td><td>[7:0] logic</td><td><p>pic claimid for csr</p></td></tr><tr><td>pic&#8203;_pl</td><td>in</td><td>[3:0] logic</td><td><p>pic priv level for csr</p></td></tr><tr><td>mhwakeup</td><td>in</td><td>logic</td><td><p>high priority external int, wakeup if halted</p></td></tr><tr><td>mexintpend</td><td>in</td><td>logic</td><td><p>external interrupt pending</p></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>logic</td><td><p>timer interrupt pending</p></td></tr><tr><td>soft&#8203;_int</td><td>in</td><td>logic</td><td><p>software interrupt pending</p></td></tr><tr><td>core&#8203;_id</td><td>in</td><td>[31:4] logic</td><td><p>Core ID</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td><p>abstract command done</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>out</td><td>logic</td><td><p>abstract command failed</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>out</td><td>logic</td><td><p>Tell fetch to idle on this flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>out</td><td>logic</td><td><p>Core is halted and ready for debug command</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_mode</td><td>out</td><td>logic</td><td><p>Core is in debug mode</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_resume&#8203;_ack</td><td>out</td><td>logic</td><td><p>Resume acknowledge</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_stall</td><td>out</td><td>logic</td><td><p>stall decode while waiting on core to empty</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>out</td><td>logic</td><td><p>single step</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>out</td><td>logic</td><td><p>iside perr/ecc rfpc</p></td></tr><tr><td>tlu&#8203;_mpc&#8203;_halted&#8203;_only</td><td>out</td><td>logic</td><td><p>Core is halted only due to MPC</p></td></tr><tr><td>tlu&#8203;_trigger&#8203;_pkt&#8203;_any</td><td>out</td><td>[3:0] eh2_trigger_pkt_t</td><td><p>trigger info for trigger blocks</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>out</td><td>eh2_cache_debug_pkt_t</td><td><p>packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</p></td></tr><tr><td>tlu&#8203;_fast&#8203;_ext&#8203;_int&#8203;_ready</td><td>out</td><td>logic</td><td><p>ready for fast int arb</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>out</td><td>logic</td><td><p>halt has been forced</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_empty</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_extint</td><td>out</td><td>logic</td><td><p>fast ext int started</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meihap</td><td>out</td><td>[31:2] logic</td><td><p>meihap for fast int</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>logic</td><td><p>PMU interface, halted</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>halt req ack</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>run req ack</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>logic</td><td><p>debug breakpoint</p></td></tr><tr><td>tlu&#8203;_meicurpl</td><td>out</td><td>[3:0] logic</td><td><p>to PIC</p></td></tr><tr><td>tlu&#8203;_meipt</td><td>out</td><td>[3:0] logic</td><td><p>to PIC</p></td></tr><tr><td>csr&#8203;_rddata&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>csr read data at wb</p></td></tr><tr><td>tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>out</td><td>logic</td><td><p>commit has a flush (exception, int, mispredict at e4)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_mp&#8203;_wb</td><td>out</td><td>logic</td><td><p>flush is due to e4 mp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>out</td><td>[31:1] logic</td><td><p>flush pc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb1</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>out</td><td>logic</td><td><p>flush is a fence_i rfnpc, flush icache</p></td></tr><tr><td>tlu&#8203;_i0&#8203;_commit&#8203;_cmt</td><td>out</td><td>logic</td><td><p>goes to IFU for commit 1 instruction in the FSM</p></td></tr><tr><td>tlu&#8203;_wr&#8203;_pause&#8203;_wb</td><td>out</td><td>logic</td><td><p>CSR write to pause reg is at WB.</p></td></tr><tr><td>tlu&#8203;_flush&#8203;_pause&#8203;_wb</td><td>out</td><td>logic</td><td><p>Flush is due to pause</p></td></tr><tr><td>tlu&#8203;_lr&#8203;_reset&#8203;_wb</td><td>out</td><td>logic</td><td><p>Reset the reservation on certain events</p></td></tr><tr><td>tlu&#8203;_i0&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 0 valid</p></td></tr><tr><td>tlu&#8203;_i1&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 1 valid</p></td></tr><tr><td>tlu&#8203;_i0&#8203;_exc&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 0 exception valid</p></td></tr><tr><td>tlu&#8203;_i1&#8203;_exc&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 1 exception valid</p></td></tr><tr><td>tlu&#8203;_int&#8203;_valid&#8203;_wb1</td><td>out</td><td>logic</td><td><p>pipe 2 int valid</p></td></tr><tr><td>tlu&#8203;_exc&#8203;_cause&#8203;_wb1</td><td>out</td><td>[4:0] logic</td><td><p>exception or int cause</p></td></tr><tr><td>tlu&#8203;_mtval&#8203;_wb1</td><td>out</td><td>[31:0] logic</td><td><p>MTVAL value</p></td></tr><tr><td>tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 0 has an event inc</p></td></tr><tr><td>tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 1 has an event inc</p></td></tr><tr><td>tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 2 has an event inc</p></td></tr><tr><td>tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] logic</td><td><p>toggles when pipe0 perf counter 3 has an event inc</p></td></tr><tr><td>tlu&#8203;_btb&#8203;_write&#8203;_kill</td><td>out</td><td>logic</td><td><p>kill writes until forward progress is made</p></td></tr><tr><td>ic&#8203;_perr&#8203;_wb</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_sbecc&#8203;_wb</td><td>out</td><td>logic</td><td></td></tr><tr><td>allow&#8203;_dbg&#8203;_halt&#8203;_csr&#8203;_write</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_wb&#8203;_mod</td><td>out</td><td>logic</td><td><p>don&#x27;t write csr if trigger kills it</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.instantiations"><h3>Instantiations</h3><ul><li>int&#8203;_timers : <a href="#platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svidcbt-diz">eh2&#8203;_dec&#8203;_timer&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>syncro&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc">rvsyncss</a></li><ul style="list-style-type:none"><li><p>Async inputs to the core have to be sync&#x27;d to the core clock.</p></li></ul></ul><ul><li>csrwr&#8203;_wb&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_e3&#8203;_e4&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_e4&#8203;_e5&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>e4e5&#8203;_int&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bundle&#8203;_freeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>free&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mpvhalt&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>halt&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exthaltff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_error&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_error&#8203;_wbff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exctype&#8203;_wb&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>flush&#8203;_lower&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>excinfo&#8203;_wb&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtvec&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mie&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcyclel&#8203;_bff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcyclel&#8203;_aff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcycleh&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>minstretl&#8203;_bff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>minstretl&#8203;_aff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>minstreth&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mscratch&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>npwbc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pwbc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mepc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcause&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mscause&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtval&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mdseac&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mpmc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meivt&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meihap&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>meicurpl&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dcsr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dpc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dicawics&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dicad0&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dicad0h&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtsel&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t0&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata1&#8203;_t3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t0&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mtdata2&#8203;_t3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bundle&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bundle2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc3h&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc4h&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc5&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc5h&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc6&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpmc6h&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme5&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhpme6&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcountinhibit&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>forcehaltctr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>traceff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_tlu_ctl.svg"></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_ctl.svid1-cbs.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf"><h2>Module eh2&#8203;_dec&#8203;_tlu&#8203;_top</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_tlu&#8203;_top.sv</code></p><p>This file depends on: <code>eh2_dec_csr.sv</code>, <code>eh2_def.sv</code>, <code>eh2_dec_tlu_ctl.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>MCGC</td><td>unknown</td><td>12&#x27;h7f8</td><td><p>MCGC (RW) Clock gating control
31:10 : Reserved, reads 0x0
9    : picio_clk_override
8    : misc_clk_override
7    : dec_clk_override
6    : exu_clk_override
5    : ifu_clk_override
4    : lsu_clk_override
3    : bus_clk_override
2    : pic_clk_override
1    : dccm_clk_override
0    : icm_clk_override</p></td></tr><tr><td>MFDC</td><td>unknown</td><td>12&#x27;h7f9</td><td><p>MFDC (RW) Feature Disable Control
31:19 : Reserved, reads 0x0
18:16 : DMA QoS Prty
15:12 : Reserved, reads 0x0
11   : Disable external load forwarding
10   : Disable dual issue
9    : Unused, reads 0x0
8    : Disable core ecc
7    : Unused, reads 0x0
6    : Disable side effect posting
5:4  : Unused, reads 0x0
3    : Disable branch prediction and return stack
2    : Disable write buffer coalescing
1    : Unused, reads 0x0
0    : Disable pipelining - Enable single instruction execution</p></td></tr><tr><td>MRAC</td><td>unknown</td><td>12&#x27;h7c0</td><td><p>MRAC (RW)
31:0 : Region Access Control Register, 16 regions, {side_effect, cachable} pairs</p></td></tr><tr><td>MICECT</td><td>unknown</td><td>12&#x27;h7f0</td><td><p>MICECT (I-Cache error counter/threshold)
31:27 : Icache parity error threshold
26:0  : Icache parity error count</p></td></tr><tr><td>MICCMECT</td><td>unknown</td><td>12&#x27;h7f1</td><td><p>MICCMECT (ICCM error counter/threshold)
31:27 : ICCM parity error threshold
26:0  : ICCM parity error count</p></td></tr><tr><td>MDCCMECT</td><td>unknown</td><td>12&#x27;h7f2</td><td><p>MDCCMECT (DCCM error counter/threshold)
31:27 : DCCM parity error threshold
26:0  : DCCM parity error count</p></td></tr><tr><td>MFDHT</td><td>unknown</td><td>12&#x27;h7ce</td><td><p>MFDHT (Force Debug Halt Threshold)
5:1 : Halt timeout threshold (power of 2)
0 : Halt timeout enabled</p></td></tr><tr><td>MHARTSTART</td><td>unknown</td><td>12&#x27;h7fc</td><td><p>MHARTSTART (Write 1 only)
31:2 : Reserved
1    : Start thread 1
0    : Start thread 0 (Resets to 0x1)</p></td></tr><tr><td>MNMIPDEL</td><td>unknown</td><td>12&#x27;h7fe</td><td><p>MNMIPDEL (Legal values: 01, 10, 11.
31:2 : Reserved
1    : Delegate NMI pin to thread 1
0    : Delegate NMI pin to thread 0 (Resets to 0x1)</p></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_l2clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>reset vector, from core pins</p></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td><p>nmi pin</p></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td><p>nmi vector</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Asynchronous Halt request to CPU</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Asynchronous Restart request to CPU</p></td></tr><tr><td>lsu&#8203;_fastint&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>needed by lsu for 2nd pass of dma with ecc correction, stall next cycle</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_empty</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_pmu&#8203;_instr&#8203;_decoded</td><td>in</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - decoded inst count</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_decode&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - decode stall count</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_presync&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - presync stall count</p></td></tr><tr><td>dec&#8203;_pmu&#8203;_postsync&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - postsync stall count</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>in</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - inst aligned count</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - aligner stall count</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_load&#8203;_external&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - load count</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_store&#8203;_external&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - store count</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - bus transaction count</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - bus busy count</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - bus misalign count</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - bus error count</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC miss event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC hit event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus error event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus busy event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus transaction</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>perf mon - fetch stall count</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>pipe 0 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>pipe 0 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_pc4</td><td>in</td><td>logic</td><td><p>pipe 0 4 byte branch</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_misp</td><td>in</td><td>logic</td><td><p>pipe 1 branch misp</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_ataken</td><td>in</td><td>logic</td><td><p>pipe 1 branch actual taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_pc4</td><td>in</td><td>logic</td><td><p>pipe 1 4 byte branch</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>SB or WB is full, stall decode</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>DMA stall of lsu</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>DMA stall of ifu</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_read</td><td>in</td><td>logic</td><td><p>DMA DCCM read</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA DCCM write</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_read</td><td>in</td><td>logic</td><td><p>DMA read</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA write</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_addr</td><td>in</td><td>[31:1] logic</td><td><p>Fast int address</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_error</td><td>in</td><td>[1:0] logic</td><td><p>Fast int lookup error</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>in</td><td>logic</td><td><p>I side dma single bit error</p></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_incr</td><td>in</td><td>logic</td><td><p>Increment the ecc error counter</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_packet&#8203;_e4</td><td>in</td><td>eh2_trap_pkt_t</td><td><p>exceptions known at decode (contains info for both pipes)</p></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_error_pkt_t</td><td><p>lsu precise exception/error packet</p></td></tr><tr><td>dec&#8203;_pause&#8203;_state</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Pause counter not zero</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>in</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>LSU imprecise bus error address</p></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_d</td><td>in</td><td>logic</td><td><p>pipe0 tid at decode</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td><p>valid csr with write - for csr legal</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_any&#8203;_unq&#8203;_d</td><td>in</td><td>logic</td><td><p>valid csr - for csr legal</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wen&#8203;_wb</td><td>in</td><td>logic</td><td><p>csr write enable at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_rdaddr&#8203;_d</td><td>in</td><td>[11:0] logic</td><td><p>read address for csr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wraddr&#8203;_wb</td><td>in</td><td>[11:0] logic</td><td><p>write address for csr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_wrdata&#8203;_wb</td><td>in</td><td>[31:0] logic</td><td><p>csr write data at wb</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_is&#8203;_mcpc&#8203;_e4</td><td>in</td><td>logic</td><td><p>csr address is to MCPC</p></td></tr><tr><td>dec&#8203;_csr&#8203;_stall&#8203;_int&#8203;_ff</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>csr is mie/mstatus</p></td></tr><tr><td>dec&#8203;_csr&#8203;_nmideleg&#8203;_e4</td><td>in</td><td>logic</td><td><p>csr is mnmipdel</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 0 op at e4 is valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>pipe 1 op at e4 is valid</p></td></tr><tr><td>exu&#8203;_npc&#8203;_e4</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>for NPC tracking</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pipe 0 branch mp flush</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_lower&#8203;_e4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pipe 1 branch mp flush</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 0 correct path for mp, merge with lower path</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_path&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>pipe 1 correct path for mp, merge with lower path</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_pc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for PC/NPC tracking</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_pc&#8203;_e4</td><td>in</td><td>[31:1] logic</td><td><p>for PC/NPC tracking</p></td></tr><tr><td>dec&#8203;_illegal&#8203;_inst</td><td>in</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>For mtval</p></td></tr><tr><td>dec&#8203;_i0&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>decode valid, used for clean icache diagnostics</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_index&#8203;_e4</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>index</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_hist&#8203;_e4</td><td>in</td><td>[1:0] logic</td><td><p>history</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_bank&#8203;_e4</td><td>in</td><td>logic</td><td><p>bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>in</td><td>logic</td><td><p>start error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>valid</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_mp&#8203;_e4</td><td>in</td><td>logic</td><td><p>mispredict</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_middle&#8203;_e4</td><td>in</td><td>logic</td><td><p>middle of bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_fghr&#8203;_e4</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>FGHR when predicted</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_way&#8203;_e4</td><td>in</td><td>logic</td><td><p>way hit or repl</p></td></tr><tr><td>dbg&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>DM requests a halt</p></td></tr><tr><td>dbg&#8203;_resume&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>DM requests a resume</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I-side miss buffer empty</p></td></tr><tr><td>lsu&#8203;_idle&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>lsu is idle</p></td></tr><tr><td>dec&#8203;_div&#8203;_active</td><td>in</td><td>logic</td><td><p>oop divide is active</p></td></tr><tr><td>dec&#8203;_div&#8203;_tid</td><td>in</td><td>logic</td><td><p>oop divide tid</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_error&#8203;_start</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC single bit error</p></td></tr><tr><td>ifu&#8203;_iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ICCM single bit error</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>diagnostic icache read data</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>in</td><td>logic</td><td><p>diagnostic icache read data valid</p></td></tr><tr><td>pic&#8203;_claimid</td><td>in</td><td>[7:0] [pt.NUM_THREADS-1:0] logic</td><td><p>pic claimid for csr</p></td></tr><tr><td>pic&#8203;_pl</td><td>in</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>pic priv level for csr</p></td></tr><tr><td>mhwakeup</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>high priority external int, wakeup if halted</p></td></tr><tr><td>mexintpend</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>external interrupt pending</p></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>timer interrupt pending</p></td></tr><tr><td>soft&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Software interrupt pending (from pin)</p></td></tr><tr><td>core&#8203;_id</td><td>in</td><td>[31:4] logic</td><td><p>Core ID</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dbg&#8203;_halted</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core is halted and ready for debug command</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_mode</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core is in debug mode</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td><p>abstract command done</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>out</td><td>logic</td><td><p>abstract command failed</p></td></tr><tr><td>dec&#8203;_dbg&#8203;_cmd&#8203;_tid</td><td>out</td><td>logic</td><td><p>Tid for debug abstract command response</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_resume&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Resume acknowledge</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_debug&#8203;_stall</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stall decode while waiting on core to empty</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mpc&#8203;_halted&#8203;_only</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core is halted only due to MPC</p></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>out</td><td>[3:0] [pt.NUM_THREADS-1:0] eh2_trigger_pkt_t</td><td><p>trigger info for trigger blocks</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mhartstart</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>thread 1 hartstart</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU interface, halted</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>halt req ack</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>run req ack</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>forcing debug halt</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>out</td><td>eh2_cache_debug_pkt_t</td><td><p>packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meihap</td><td>out</td><td>[31:2] logic</td><td><p>meihap for fast int</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>debug breakpoint</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meicurpl</td><td>out</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to PIC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meipt</td><td>out</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to PIC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>out</td><td>eh2_br_tlu_pkt_t</td><td><p>branch pkt to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>out</td><td>eh2_br_tlu_pkt_t</td><td><p>branch pkt to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_fghr&#8203;_wb</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_index&#8203;_wb</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_fghr&#8203;_wb</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_index&#8203;_wb</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_rddata&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>csr read data at d</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_legal&#8203;_d</td><td>out</td><td>logic</td><td><p>csr indicates legal operation</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_global&#8203;_d</td><td>out</td><td>logic</td><td><p>global csr</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>out</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>flush pc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>commit has a flush (exception, int, mispredict at e4)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_mp&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>commit has a flush (mispredict at e4)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>commit has a flush (exception, int, mispredict at e4)</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Tell fetch to idle on this flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>single step</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>iside perr/ecc rfpc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_extint</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>fast ext int started</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>flush is a fence_i rfnpc, flush icache</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_presync&#8203;_d</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>CSR read needs to be presync&#x27;d</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_postsync&#8203;_d</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>CSR needs to be presync&#x27;d</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_commit&#8203;_cmt</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>goes to IFU for commit 1 instruction in the FSM</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>out</td><td>[31:0] logic</td><td><p>CSR for memory region control</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wr&#8203;_pause&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>CSR write to pause reg is at WB.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_pause&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Flush is due to pause</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_lr&#8203;_reset&#8203;_wb</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Reset the reservation on certain events</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_wb1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pipe 0 valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_wb1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pipe 1 valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_exc&#8203;_valid&#8203;_wb1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pipe 0 exception valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_exc&#8203;_valid&#8203;_wb1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pipe 1 exception valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_int&#8203;_valid&#8203;_wb1</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>pipe 0 int valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_exc&#8203;_cause&#8203;_wb1</td><td>out</td><td>[4:0] [pt.NUM_THREADS-1:0] logic</td><td><p>exception or int cause</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mtval&#8203;_wb1</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>MTVAL value</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 1 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 2 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 3 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_btb&#8203;_write&#8203;_kill</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Kill writes while working on forward progress after a branch error</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_external&#8203;_ldfwd&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable external load forwarding</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable posted writes to side-effect address</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dual&#8203;_issue&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable dual issue</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable core ECC</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable branch prediction</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable writebuffer coalescing</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pipelining&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable pipelining</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_trace&#8203;_disable</td><td>out</td><td>logic</td><td><p>disable trace</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dma&#8203;_qos&#8203;_prty</td><td>out</td><td>[2:0] logic</td><td><p>DMA QoS priority coming from MFDC 18:16</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_misc&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override misc clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dec&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override decode clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_exu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override exu clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ifu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override fetch clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_lsu&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override load/store clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bus&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override bus clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_pic&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override PIC clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_picio&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override PIC clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dccm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override DCCM clock domain gating</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_icm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td><p>override ICCM clock domain gating</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.instantiations"><h3>Instantiations</h3><ul><li>i0&#8203;_csr&#8203;_decoder : <a href="#platform:resourceSweRV-EH2designdeceh2_dec_csr.svid1-41l">eh2&#8203;_dec&#8203;_csr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>syncro&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc">rvsyncss</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tidff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp&#8203;_i0wb&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bp&#8203;_i1wb&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mcgc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mfdc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mrac&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>micect&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>miccmect&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_dccm&#8203;_errorff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mdccmect&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mfdht&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mhartstart&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mnmipdel&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_tlu_top.svid1-4jf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_tlu_top.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou"><h2>Module eh2&#8203;_dec&#8203;_trigger</h2><p>This design unit is implemented in <code>eh2&#8203;_dec&#8203;_trigger.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.description"><h3>Description</h3><p>eh2_dec_trigger</p></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>in</td><td>[3:0] [pt.NUM_THREADS-1:0] eh2_trigger_pkt_t</td><td><p>Packet from tlu. &#x27;select&#x27;:0-pc,1-Opcode  &#x27;Execute&#x27; needs to be set for dec triggers to fire. &#x27;match&#x27;-1 do mask, 0: full match</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>i0 pc</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>i1 pc</p></td></tr><tr><td>i0&#8203;_ap</td><td>in</td><td>eh2_alu_pkt_t</td><td><p>alu packet</p></td></tr><tr><td>i1&#8203;_ap</td><td>in</td><td>eh2_alu_pkt_t</td><td><p>alu packet</p></td></tr><tr><td>dec&#8203;_i0&#8203;_trigger&#8203;_match&#8203;_d</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_trigger&#8203;_match&#8203;_d</td><td>out</td><td>[3:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdeceh2_dec_trigger.svid1-ou.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dec_trigger.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8"><h2>Module eh2&#8203;_dma&#8203;_ctrl</h2><p>This design unit is implemented in <code>eh2&#8203;_dma&#8203;_ctrl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.description"><h3>Description</h3><p>eh2_dma_ctrl</p></div><div id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>DEPTH</td><td>unknown</td><td>pt.DMA_BUF_DEPTH</td><td></td></tr><tr><td>DEPTH&#8203;_PTR</td><td>unknown</td><td>$clog2(DEPTH)</td><td></td></tr><tr><td>NACK&#8203;_COUNT</td><td>unknown</td><td>7</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>slave bus clock enable</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>Debug signals</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_valid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_cmd&#8203;_write</td><td>in</td><td>logic</td><td><p>1: write command, 0: read_command</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_type</td><td>in</td><td>[1:0] logic</td><td><p>0:gpr 1:csr 2: memory</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_size</td><td>in</td><td>[1:0] logic</td><td><p>size of the abstract mem access debug command</p></td></tr><tr><td>dbg&#8203;_dma&#8203;_bubble</td><td>in</td><td>logic</td><td><p>Debug needs a bubble to send a valid</p></td></tr><tr><td>dma&#8203;_dbg&#8203;_ready</td><td>out</td><td>logic</td><td><p>DMA is ready to accept debug request</p></td></tr><tr><td>dma&#8203;_dbg&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dbg&#8203;_cmd&#8203;_fail</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dbg&#8203;_rddata</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>out</td><td>logic</td><td><p>DMA dccm request (only one of dccm/iccm will be set)</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_spec&#8203;_req</td><td>out</td><td>logic</td><td><p>DMA dccm spec request (this is need for eh2 plus1)</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_req</td><td>out</td><td>logic</td><td><p>DMA iccm request</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr&#8203;_in&#8203;_dccm</td><td>out</td><td>logic</td><td><p>DMA address is in dccm</p></td></tr><tr><td>dma&#8203;_mem&#8203;_tag</td><td>out</td><td>[2:0] logic</td><td><p>DMA Buffer entry number</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>out</td><td>[31:0] logic</td><td><p>DMA request address</p></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>out</td><td>[2:0] logic</td><td><p>DMA request size</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>out</td><td>logic</td><td><p>DMA write to dccm/iccm</p></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td><p>DMA write data</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rvalid</td><td>in</td><td>logic</td><td><p>dccm data valid for DMA read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>in</td><td>logic</td><td><p>ECC error on DMA read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rtag</td><td>in</td><td>[2:0] logic</td><td><p>Tag of the DMA req</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td><p>dccm data for DMA read</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rvalid</td><td>in</td><td>logic</td><td><p>iccm data valid for DMA read</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>in</td><td>logic</td><td><p>ECC error on DMA read</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rtag</td><td>in</td><td>[2:0] logic</td><td><p>Tag of the DMA req</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td><p>iccm data for DMA read</p></td></tr><tr><td>dma&#8203;_active</td><td>out</td><td>logic</td><td><p>DMA is busy</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_stall&#8203;_any</td><td>out</td><td>logic</td><td><p>stall dccm pipe (bubble) so that DMA can proceed</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>out</td><td>logic</td><td><p>stall iccm pipe (bubble) so that DMA can proceed</p></td></tr><tr><td>dccm&#8203;_ready</td><td>in</td><td>logic</td><td><p>dccm ready to accept DMA request</p></td></tr><tr><td>iccm&#8203;_ready</td><td>in</td><td>logic</td><td><p>iccm ready to accept DMA request</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_dma&#8203;_qos&#8203;_prty</td><td>in</td><td>[2:0] logic</td><td><p>DMA QoS priority coming from MFDC 18:15</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_read</td><td>out</td><td>logic</td><td><p>PMU signals</p></td></tr><tr><td>dma&#8203;_pmu&#8203;_dccm&#8203;_write</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_read</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_pmu&#8203;_any&#8203;_write</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>AXI Write Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awid</td><td>in</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wstrb</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bid</td><td>out</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arid</td><td>in</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rid</td><td>out</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.instantiations"><h3>Instantiations</h3><ul><li>WrPtr&#8203;_dff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>RdPtr&#8203;_dff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>RspPtr&#8203;_dff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>nack&#8203;_count&#8203;_dff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>PIC memory address check</p></li></ul></ul><ul><li>fifo&#8203;_full&#8203;_bus&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li><p>Inputs</p></li></ul></ul><ul><li>dbg&#8203;_dma&#8203;_bubble&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_dbg&#8203;_cmd&#8203;_doneff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_buffer&#8203;_c1cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_bus&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_vldff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_data&#8203;_vldff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_tagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_szff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>wrbuf&#8203;_byteenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_vldff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98">rvdffsc&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_tagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_szff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rdbuf&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mstr&#8203;_prtyff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_dma_ctrl.svg"></div><div id="platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq"><h2>Module eh2&#8203;_exu</h2><p>This design unit is implemented in <code>eh2&#8203;_exu.sv</code></p><p>This file depends on: <code>eh2_exu_div_ctl.sv</code>, <code>eh2_def.sv</code>, <code>eh2_exu_mul_ctl.sv</code>, <code>eh2_exu_alu_ctl.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.description"><h3>Description</h3><p>exu</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>PREDPIPESIZE</td><td>unknown</td><td>pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+1+pt.BHT_GHR_SIZE+pt.BTB_BTAG_SIZE+pt.BTB_TOFFSET_SIZE</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Override multiply clock enables</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan control</p></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_d</td><td>in</td><td>logic</td><td><p>I0 Secondary ALU at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_e1</td><td>in</td><td>logic</td><td><p>I0 Secondary ALU at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_secondary&#8203;_e2</td><td>in</td><td>logic</td><td><p>I0 Secondary ALU at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_d</td><td>in</td><td>logic</td><td><p>I1 Secondary ALU at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_e1</td><td>in</td><td>logic</td><td><p>I1 Secondary ALU at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_secondary&#8203;_e2</td><td>in</td><td>logic</td><td><p>I1 Secondary ALU at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_d</td><td>in</td><td>logic</td><td><p>I0 Branch at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e1</td><td>in</td><td>logic</td><td><p>I0 Branch at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e2</td><td>in</td><td>logic</td><td><p>I0 Branch at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_branch&#8203;_e3</td><td>in</td><td>logic</td><td><p>I0 Branch at E3-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_d</td><td>in</td><td>logic</td><td><p>I0 Branch at  D-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e1</td><td>in</td><td>logic</td><td><p>I0 Branch at E1-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e2</td><td>in</td><td>logic</td><td><p>I0 Branch at E2-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i1&#8203;_branch&#8203;_e3</td><td>in</td><td>logic</td><td><p>I0 Branch at E3-stage.  Used for clock gating</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc4&#8203;_e4</td><td>in</td><td>logic</td><td><p>I0 PC4 to PMU</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc4&#8203;_e4</td><td>in</td><td>logic</td><td><p>I1 PC4 to PMU</p></td></tr><tr><td>dec&#8203;_extint&#8203;_stall</td><td>in</td><td>logic</td><td><p>External interrupt mux select</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meihap</td><td>in</td><td>[31:2] logic</td><td><p>External interrupt mux data</p></td></tr><tr><td>dec&#8203;_i0&#8203;_data&#8203;_en</td><td>in</td><td>[4:1] logic</td><td><p>Slot I0 clock enable {e1, e2, e3    }, one cycle pulse</p></td></tr><tr><td>dec&#8203;_i0&#8203;_ctl&#8203;_en</td><td>in</td><td>[4:1] logic</td><td><p>Slot I0 clock enable {e1, e2, e3, e4}, two cycle pulse</p></td></tr><tr><td>dec&#8203;_i1&#8203;_data&#8203;_en</td><td>in</td><td>[4:1] logic</td><td><p>Slot I1 clock enable {e1, e2, e3    }, one cycle pulse</p></td></tr><tr><td>dec&#8203;_i1&#8203;_ctl&#8203;_en</td><td>in</td><td>[4:1] logic</td><td><p>Slot I1 clock enable {e1, e2, e3, e4}, two cycle pulse</p></td></tr><tr><td>dec&#8203;_debug&#8203;_wdata&#8203;_rs1&#8203;_d</td><td>in</td><td>logic</td><td><p>Debug select to primary I0 RS1</p></td></tr><tr><td>dbg&#8203;_cmd&#8203;_wrdata</td><td>in</td><td>[31:0] logic</td><td><p>Debug data   to primary I0 RS1</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>Load result</p></td></tr><tr><td>i0&#8203;_predict&#8203;_p&#8203;_d</td><td>in</td><td>eh2_predict_pkt_t</td><td><p>DEC branch predict packet</p></td></tr><tr><td>i1&#8203;_predict&#8203;_p&#8203;_d</td><td>in</td><td>eh2_predict_pkt_t</td><td><p>DEC branch predict packet</p></td></tr><tr><td>i0&#8203;_predict&#8203;_fghr&#8203;_d</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>DEC predict fghr</p></td></tr><tr><td>i0&#8203;_predict&#8203;_index&#8203;_d</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>DEC predict index</p></td></tr><tr><td>i0&#8203;_predict&#8203;_btag&#8203;_d</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>DEC predict branch tag</p></td></tr><tr><td>i0&#8203;_predict&#8203;_toffset&#8203;_d</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>DEC predict branch toffset</p></td></tr><tr><td>i1&#8203;_predict&#8203;_fghr&#8203;_d</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>DEC predict fghr</p></td></tr><tr><td>i1&#8203;_predict&#8203;_index&#8203;_d</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>DEC predict index</p></td></tr><tr><td>i1&#8203;_predict&#8203;_btag&#8203;_d</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>DEC predict branch tag</p></td></tr><tr><td>i1&#8203;_predict&#8203;_toffset&#8203;_d</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>DEC predict branch toffset</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e2</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E2 stage</p></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_e3</td><td>in</td><td>logic</td><td><p>DEC bypass bus select for E3 stage</p></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_e3</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass bus</p></td></tr><tr><td>dec&#8203;_i0&#8203;_sec&#8203;_decode&#8203;_e3</td><td>in</td><td>logic</td><td><p>Secondary ALU valid</p></td></tr><tr><td>dec&#8203;_i1&#8203;_sec&#8203;_decode&#8203;_e3</td><td>in</td><td>logic</td><td><p>Secondary ALU valid</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_e3</td><td>in</td><td>[31:1] logic</td><td><p>Secondary ALU PC</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_e3</td><td>in</td><td>[31:1] logic</td><td><p>Secondary ALU PC</p></td></tr><tr><td>pred&#8203;_correct&#8203;_npc&#8203;_e2</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>npc e2 if the prediction is correct</p></td></tr><tr><td>dec&#8203;_i1&#8203;_valid&#8203;_e1</td><td>in</td><td>logic</td><td><p>I1 valid E1</p></td></tr><tr><td>dec&#8203;_i0&#8203;_mul&#8203;_d</td><td>in</td><td>logic</td><td><p>Select for Multiply GPR value</p></td></tr><tr><td>dec&#8203;_i1&#8203;_mul&#8203;_d</td><td>in</td><td>logic</td><td><p>Select for Multiply GPR value</p></td></tr><tr><td>dec&#8203;_i0&#8203;_div&#8203;_d</td><td>in</td><td>logic</td><td><p>Select for Divide GPR value</p></td></tr><tr><td>dec&#8203;_div&#8203;_cancel</td><td>in</td><td>logic</td><td><p>Cancel divide operation due to write-after-write</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>gpr&#8203;_i0&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>dec&#8203;_i0&#8203;_immed&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data immediate</p></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>gpr&#8203;_i1&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data gpr</p></td></tr><tr><td>dec&#8203;_i1&#8203;_immed&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC data immediate</p></td></tr><tr><td>i0&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>i0&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>i1&#8203;_rs1&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>i1&#8203;_rs2&#8203;_bypass&#8203;_data&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>DEC bypass data</p></td></tr><tr><td>dec&#8203;_i0&#8203;_br&#8203;_immed&#8203;_d</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td><p>Branch immediate</p></td></tr><tr><td>dec&#8203;_i1&#8203;_br&#8203;_immed&#8203;_d</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td><p>Branch immediate</p></td></tr><tr><td>dec&#8203;_i0&#8203;_lsu&#8203;_d</td><td>in</td><td>logic</td><td><p>Bypass control for LSU operand bus</p></td></tr><tr><td>dec&#8203;_i1&#8203;_lsu&#8203;_d</td><td>in</td><td>logic</td><td><p>Bypass control for LSU operand bus</p></td></tr><tr><td>dec&#8203;_i0&#8203;_csr&#8203;_ren&#8203;_d</td><td>in</td><td>logic</td><td><p>Clear I0 RS1 primary</p></td></tr><tr><td>i0&#8203;_ap</td><td>in</td><td>eh2_alu_pkt_t</td><td><p>DEC alu {valid,predecodes}</p></td></tr><tr><td>i1&#8203;_ap</td><td>in</td><td>eh2_alu_pkt_t</td><td><p>DEC alu {valid,predecodes}</p></td></tr><tr><td>mul&#8203;_p</td><td>in</td><td>eh2_mul_pkt_t</td><td><p>DEC {valid, operand signs, low, operand bypass}</p></td></tr><tr><td>div&#8203;_p</td><td>in</td><td>eh2_div_pkt_t</td><td><p>DEC {valid, unsigned, rem}</p></td></tr><tr><td>dec&#8203;_i0&#8203;_alu&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>Valid to Primary ALU</p></td></tr><tr><td>dec&#8203;_i1&#8203;_alu&#8203;_decode&#8203;_d</td><td>in</td><td>logic</td><td><p>Valid to Primary ALU</p></td></tr><tr><td>dec&#8203;_i0&#8203;_select&#8203;_pc&#8203;_d</td><td>in</td><td>logic</td><td><p>PC select to RS1</p></td></tr><tr><td>dec&#8203;_i1&#8203;_select&#8203;_pc&#8203;_d</td><td>in</td><td>logic</td><td><p>PC select to RS1</p></td></tr><tr><td>dec&#8203;_i0&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>I0 Instruction PC</p></td></tr><tr><td>dec&#8203;_i1&#8203;_pc&#8203;_d</td><td>in</td><td>[31:1] logic</td><td><p>I1 Instruction PC</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_i0&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs1&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_i1&#8203;_rs2&#8203;_bypass&#8203;_en&#8203;_d</td><td>in</td><td>logic</td><td><p>DEC bypass select</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Flush divide and secondary ALUs</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>Redirect target</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>Valid for GHR</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_valid&#8203;_e4</td><td>in</td><td>logic</td><td><p>Valid for GHR</p></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e1</td><td>out</td><td>[31:0] logic</td><td><p>Primary ALU result to DEC</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e1</td><td>out</td><td>[31:0] logic</td><td><p>Primary ALU result to DEC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_pc&#8203;_e1</td><td>out</td><td>[31:1] logic</td><td><p>Primary PC  result to DEC</p></td></tr><tr><td>exu&#8203;_i1&#8203;_pc&#8203;_e1</td><td>out</td><td>[31:1] logic</td><td><p>Primary PC  result to DEC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_result&#8203;_e4</td><td>out</td><td>[31:0] logic</td><td><p>Secondary ALU result</p></td></tr><tr><td>exu&#8203;_i1&#8203;_result&#8203;_e4</td><td>out</td><td>[31:0] logic</td><td><p>Secondary ALU result</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs1&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>LSU operand</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs2&#8203;_d</td><td>out</td><td>[31:0] logic</td><td><p>LSU operand</p></td></tr><tr><td>exu&#8203;_i0&#8203;_csr&#8203;_rs1&#8203;_e1</td><td>out</td><td>[31:0] logic</td><td><p>RS1 source for a CSR instruction</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Pipe is being flushed this cycle</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_final</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I0 flush to DEC</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_final</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I1 flush to DEC</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>Target for the oldest flush source</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final&#8203;_early</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Pipe is being flushed this cycle</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final&#8203;_early</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>Target for the oldest flush source</p></td></tr><tr><td>exu&#8203;_mul&#8203;_result&#8203;_e3</td><td>out</td><td>[31:0] logic</td><td><p>Multiply result</p></td></tr><tr><td>exu&#8203;_div&#8203;_result</td><td>out</td><td>[31:0] logic</td><td><p>Divide result</p></td></tr><tr><td>exu&#8203;_div&#8203;_wren</td><td>out</td><td>logic</td><td><p>Divide write enable to GPR</p></td></tr><tr><td>exu&#8203;_npc&#8203;_e4</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>Divide NPC</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_lower&#8203;_e4</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>to TLU - lower branch flush</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_lower&#8203;_e4</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>to TLU - lower branch flush</p></td></tr><tr><td>exu&#8203;_i0&#8203;_flush&#8203;_path&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>to TLU - lower branch flush path</p></td></tr><tr><td>exu&#8203;_i1&#8203;_flush&#8203;_path&#8203;_e4</td><td>out</td><td>[31:1] logic</td><td><p>to TLU - lower branch flush path</p></td></tr><tr><td>exu&#8203;_mp&#8203;_pkt</td><td>out</td><td>[pt.NUM_THREADS-1:0] eh2_predict_pkt_t</td><td><p>to IFU_DP - final mispredict</p></td></tr><tr><td>exu&#8203;_mp&#8203;_eghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to IFU_DP - for bht write</p></td></tr><tr><td>exu&#8203;_mp&#8203;_fghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to IFU_DP - fghr repair value</p></td></tr><tr><td>exu&#8203;_mp&#8203;_index</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] [pt.NUM_THREADS-1:0] logic</td><td><p>to IFU_DP - misprecict index</p></td></tr><tr><td>exu&#8203;_mp&#8203;_btag</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to IFU_DP - mispredict tag</p></td></tr><tr><td>exu&#8203;_mp&#8203;_toffset</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>to IFU_DP - mispredict toffset</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_hist&#8203;_e4</td><td>out</td><td>[1:0] logic</td><td><p>to DEC  I0 branch history</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_bank&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch bank</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch start error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_index&#8203;_e4</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>to DEC  I0 branch index</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch valid</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_mp&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch mispredict</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_way&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch way</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_middle&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch middle</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_fghr&#8203;_e4</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>to DEC  I0 branch fghr</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_ret&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch return</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_call&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I0 branch call</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_hist&#8203;_e4</td><td>out</td><td>[1:0] logic</td><td><p>to DEC  I1 branch history</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_bank&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch bank</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_start&#8203;_error&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch start error</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_index&#8203;_e4</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>to DEC  I1 branch index</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_valid&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch valid</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_mp&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch mispredict</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_way&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch way</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_middle&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch middle</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_fghr&#8203;_e4</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>to DEC  I1 branch fghr</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_ret&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch return</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_call&#8203;_e4</td><td>out</td><td>logic</td><td><p>to DEC  I1 branch call</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_misp</td><td>out</td><td>logic</td><td><p>to PMU - I0 E4 branch mispredict</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_br&#8203;_ataken</td><td>out</td><td>logic</td><td><p>to PMU - I0 E4 taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i0&#8203;_pc4</td><td>out</td><td>logic</td><td><p>to PMU - I0 E4 PC</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_misp</td><td>out</td><td>logic</td><td><p>to PMU - I1 E4 branch mispredict</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_br&#8203;_ataken</td><td>out</td><td>logic</td><td><p>to PMU - I1 E4 taken</p></td></tr><tr><td>exu&#8203;_pmu&#8203;_i1&#8203;_pc4</td><td>out</td><td>logic</td><td><p>to PMU - I1 E4 PC</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.instantiations"><h3>Instantiations</h3><ul><li>i0&#8203;_csr&#8203;_rs1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mul&#8203;_e1 : <a href="#platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl">eh2&#8203;_exu&#8203;_mul&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>div&#8203;_e1 : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql">eh2&#8203;_exu&#8203;_div&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>i0&#8203;_alu&#8203;_e1 : <a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob">eh2&#8203;_exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>i1&#8203;_alu&#8203;_e1 : <a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob">eh2&#8203;_exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>i0&#8203;_pp&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1">rvdffppie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_pp&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1">rvdffppie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_pp&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1">rvdffppie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_pp&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1">rvdffppie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_predpipe&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_predpipe&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_predpipe&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_predpipe&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_predpipe&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_predpipe&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_predpipe&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_predpipe&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_ap&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_ap&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_src&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_src&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_src&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_src&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_src&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_src&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_alu&#8203;_e4 : <a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob">eh2&#8203;_exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>i1&#8203;_alu&#8203;_e4 : <a href="#platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob">eh2&#8203;_exu&#8203;_alu&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>O</p></li></ul></ul><ul><li>i0&#8203;_upper&#8203;_flush&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_upper&#8203;_flush&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_upper&#8203;_flush&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_upper&#8203;_flush&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_upper&#8203;_flush&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_upper&#8203;_flush&#8203;_e4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_misc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li><p>npc for commit</p></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu.svg"></div><div id="platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob"><h2>Module eh2&#8203;_exu&#8203;_alu&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_alu&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.description"><h3>Description</h3><p>eh2_exu_alu_ctl</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan control</p></td></tr><tr><td>flush</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Flush pipeline</p></td></tr><tr><td>b&#8203;_enable</td><td>in</td><td>logic</td><td><p>Clock enable - branch</p></td></tr><tr><td>c&#8203;_enable</td><td>in</td><td>logic</td><td><p>Clock enable - control</p></td></tr><tr><td>d&#8203;_enable</td><td>in</td><td>logic</td><td><p>Clock enable - data</p></td></tr><tr><td>valid</td><td>in</td><td>logic</td><td><p>Valid</p></td></tr><tr><td>ap&#8203;_in&#8203;_tid</td><td>in</td><td>logic</td><td><p>predecodes</p></td></tr><tr><td>ap</td><td>in</td><td>eh2_alu_pkt_t</td><td><p>predecodes</p></td></tr><tr><td>a</td><td>in</td><td>[31:0] logic</td><td><p>A operand</p></td></tr><tr><td>b</td><td>in</td><td>[31:0] logic</td><td><p>B operand</p></td></tr><tr><td>pc</td><td>in</td><td>[31:1] logic</td><td><p>for pc=pc+2,4 calculations</p></td></tr><tr><td>predict&#8203;_p</td><td>in</td><td>eh2_predict_pkt_t</td><td><p>Predicted branch structure</p></td></tr><tr><td>brimm</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td><p>Branch offset</p></td></tr><tr><td>out</td><td>out</td><td>[31:0] logic</td><td><p>final result</p></td></tr><tr><td>flush&#8203;_upper</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Branch flush</p></td></tr><tr><td>flush&#8203;_path</td><td>out</td><td>[31:1] logic</td><td><p>Branch flush PC</p></td></tr><tr><td>pc&#8203;_ff</td><td>out</td><td>[31:1] logic</td><td><p>flopped PC</p></td></tr><tr><td>pred&#8203;_correct</td><td>out</td><td>logic</td><td><p>NPC control</p></td></tr><tr><td>predict&#8203;_p&#8203;_ff</td><td>out</td><td>eh2_predict_pkt_t</td><td><p>Predicted branch structure</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.instantiations"><h3>Instantiations</h3><ul><li>validff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>aff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li><p>all PCs run through here</p></li></ul></ul><ul><li>brimmff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>predictpacketff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1">rvdffppie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibradder : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw">rvbradder</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_alu_ctl.svg"></div><div id="platform:resourceSweRV-EH2designexueh2_exu_alu_ctl.svid1-2ob.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf"><h2>Module eh2&#8203;_exu&#8203;_div&#8203;_cls</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf.description"><h3>Description</h3><p>eh2_exu_div_cls</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>operand</td><td>in</td><td>[32:0] logic</td><td></td></tr><tr><td>cls</td><td>out</td><td>[4:0] logic</td><td><p>Count leading sign bits - &quot;n&quot; format ignoring 32</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_div_cls.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql"><h2>Module eh2&#8203;_exu&#8203;_div&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.description"><h3>Description</h3><p>eh2_exu_div_ctl</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>dp</td><td>in</td><td>eh2_div_pkt_t</td><td><p>valid, sign, rem</p></td></tr><tr><td>dividend</td><td>in</td><td>[31:0] logic</td><td><p>Numerator</p></td></tr><tr><td>divisor</td><td>in</td><td>[31:0] logic</td><td><p>Denominator</p></td></tr><tr><td>cancel</td><td>in</td><td>logic</td><td><p>Cancel divide</p></td></tr><tr><td>finish&#8203;_dly</td><td>out</td><td>logic</td><td><p>Finish to match data</p></td></tr><tr><td>out</td><td>out</td><td>[31:0] logic</td><td><p>Result</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid1-ql.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_div_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm"><h2>Module eh2&#8203;_exu&#8203;_div&#8203;_existing&#8203;_1bit&#8203;_cheapshortq</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.description"><h3>Description</h3><p>eh2_exu_div_existing_1bit_cheapshortq</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>cancel</td><td>in</td><td>logic</td><td><p>Flush pipeline</p></td></tr><tr><td>valid&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>signed&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>rem&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>dividend&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>divisor&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>valid&#8203;_out</td><td>out</td><td>logic</td><td></td></tr><tr><td>data&#8203;_out</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.instantiations"><h3>Instantiations</h3><ul><li>i&#8203;_misc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>smallnumff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>qff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>aff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_dividend&#8203;_comp : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_q&#8203;_ff&#8203;_comp : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_ff&#8203;_comp : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidqm-2xm.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_div_existing_1bit_cheapshortq.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk"><h2>Module eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_1bit&#8203;_fullshortq</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.description"><h3>Description</h3><p>eh2_exu_div_new_1bit_fullshortq</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>shortq&#8203;_a&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr><tr><td>shortq&#8203;_b&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>cancel</td><td>in</td><td>logic</td><td><p>Flush pipeline</p></td></tr><tr><td>valid&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>signed&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>rem&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>dividend&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>divisor&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>valid&#8203;_out</td><td>out</td><td>logic</td><td></td></tr><tr><td>data&#8203;_out</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.instantiations"><h3>Instantiations</h3><ul><li>i&#8203;_misc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_r&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_q&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_twos&#8203;_comp : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid2xn-4qk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_div_new_1bit_fullshortq.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq"><h2>Module eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_2bit&#8203;_fullshortq</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.description"><h3>Description</h3><p>eh2_exu_div_new_2bit_fullshortq</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>shortq&#8203;_a&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr><tr><td>shortq&#8203;_b&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>cancel</td><td>in</td><td>logic</td><td><p>Flush pipeline</p></td></tr><tr><td>valid&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>signed&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>rem&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>dividend&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>divisor&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>valid&#8203;_out</td><td>out</td><td>logic</td><td></td></tr><tr><td>data&#8203;_out</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.instantiations"><h3>Instantiations</h3><ul><li>i&#8203;_misc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_r&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_q&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_twos&#8203;_comp : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid4ql-6rq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_div_new_2bit_fullshortq.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh"><h2>Module eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_3bit&#8203;_fullshortq</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.description"><h3>Description</h3><p>eh2_exu_div_new_3bit_fullshortq</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>shortq&#8203;_a&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr><tr><td>shortq&#8203;_b&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>cancel</td><td>in</td><td>logic</td><td><p>Flush pipeline</p></td></tr><tr><td>valid&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>signed&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>rem&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>dividend&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>divisor&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>valid&#8203;_out</td><td>out</td><td>logic</td><td></td></tr><tr><td>data&#8203;_out</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.instantiations"><h3>Instantiations</h3><ul><li>i&#8203;_misc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_r&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_q&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_twos&#8203;_comp : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid6rr-9kh.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_div_new_3bit_fullshortq.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y"><h2>Module eh2&#8203;_exu&#8203;_div&#8203;_new&#8203;_4bit&#8203;_fullshortq</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_div&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.description"><h3>Description</h3><p>eh2_exu_div_new_4bit_fullshortq</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>shortq&#8203;_a&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr><tr><td>shortq&#8203;_b&#8203;_width</td><td>unknown</td><td>33</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>cancel</td><td>in</td><td>logic</td><td><p>Flush pipeline</p></td></tr><tr><td>valid&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>signed&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>rem&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>dividend&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>divisor&#8203;_in</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>valid&#8203;_out</td><td>out</td><td>logic</td><td></td></tr><tr><td>data&#8203;_out</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.instantiations"><h3>Instantiations</h3><ul><li>i&#8203;_misc&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_r&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_q&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_twos&#8203;_comp : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb">rvtwoscomp</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_a&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_b&#8203;_cls : <a href="#platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svidd7z-ebf">eh2&#8203;_exu&#8203;_div&#8203;_cls</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu_div_ctl.svid9ki-d7y.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_div_new_4bit_fullshortq.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl"><h2>Module eh2&#8203;_exu&#8203;_mul&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_exu&#8203;_mul&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.description"><h3>Description</h3><p>eh2_exu_mul_ctl</p></div><div id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Top level clock</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Override clock enables</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>Scan mode</p></td></tr><tr><td>a</td><td>in</td><td>[31:0] logic</td><td><p>A operand</p></td></tr><tr><td>b</td><td>in</td><td>[31:0] logic</td><td><p>B operand</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>Load result used in E1 bypass</p></td></tr><tr><td>mp</td><td>in</td><td>eh2_mul_pkt_t</td><td><p>valid, rs1_sign, rs2_sign, low, load_mul_rs1_bypass_e1, load_mul_rs2_bypass_e1, bitmanip controls</p></td></tr><tr><td>out</td><td>out</td><td>[31:0] logic</td><td><p>Result</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.instantiations"><h3>Instantiations</h3><ul><li>exu&#8203;_mul&#8203;_c1e1&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li><p>C1 - 1 clock pulse for data</p></li></ul></ul><ul><li>exu&#8203;_mul&#8203;_c1e2&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exu&#8203;_mul&#8203;_c1e3&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>valid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mp&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>a&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>b&#8203;_e1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mp&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>a&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>b&#8203;_e2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>low&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>prod&#8203;_e3&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i&#8203;_bitmanip&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_exu_mul_ctl.svg"></div><div id="platform:resourceSweRV-EH2designexueh2_exu_mul_ctl.svid1-3xl.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>ALWAYS_COMB</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w"><h2>Module EH2&#8203;_IC&#8203;_DATA</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_ic&#8203;_mem.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>mem_lib.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.description"><h3>Description</h3><p>EH2_IC_DATA</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Read enable</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>in</td><td>[70:0] [pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>Data to fill to the Icache. With ECC</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>out</td><td>[63:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ic&#8203;_parerr</td><td>out</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_eccerr</td><td>out</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>ecc error per bank</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[pt.ICACHE_INDEX_HI:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>in</td><td>logic</td><td><p>Select the pre_muxed data</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_data&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] [pt.ICACHE_NUM_WAYS-1:0] eh2_ic_data_ext_in_pkt_t</td><td><p>this is being driven by the top level for soc testing/etc</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.instantiations"><h3>Instantiations</h3><ul><li>rd&#8203;_b&#8203;_en&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>adr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>debug&#8203;_rd&#8203;_wy&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>clkens : always_comb<ul style="list-style-type:none"><li><p>block: clkens</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp"><h2>Module EH2&#8203;_IC&#8203;_TAG</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_ic&#8203;_mem.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>mem_lib.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.description"><h3>Description</h3><p>EH2_IC_TAG</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>PAD&#8203;_BITS</td><td>unknown</td><td>21 - (32 - pt.ICACHE_TAG_LO)</td><td><p>sizing for a max tag width.</p></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[31:3] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>way</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[pt.ICACHE_INDEX_HI:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_tag&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] eh2_ic_tag_ext_in_pkt_t</td><td></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[25:0] logic</td><td></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>out</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.instantiations"><h3>Instantiations</h3><ul><li>adr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tg&#8203;_val&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tag&#8203;_rd&#8203;_wy&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rden&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rden&#8203;_ff2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ic&#8203;_we&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.EH2_IC_TAG.svg"></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>tag&#8203;_rd&#8203;_out : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js"><h2>Module eh2&#8203;_ifu</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu.sv</code></p><p>This file depends on: <code>eh2_ifu_ifc_ctl.sv</code>, <code>eh2_ifu_mem_ctl.sv</code>, <code>eh2_ifu_bp_ctl.sv</code>, <code>eh2_def.sv</code>, <code>eh2_ifu_aln_ctl.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.description"><h3>Description</h3><p>ifu</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>TAGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>IDWIDTH</td><td>unknown</td><td>2</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_i1&#8203;_cancel&#8203;_e1</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_ib3&#8203;_valid&#8203;_d</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ib3 buffer valid</p></td></tr><tr><td>dec&#8203;_ib2&#8203;_valid&#8203;_d</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ib2 buffer valid</p></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_e4</td><td>in</td><td>logic</td><td><p>needed to maintain RS in BP</p></td></tr><tr><td>dec&#8203;_i1&#8203;_tid&#8203;_e4</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>i0 branch commit is a ret</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>i1 branch commit is a ret</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>i0 branch commit is a call</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>i1 branch commit is a call</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>flush fetch address</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>flush fetch address</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final&#8203;_early</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Pipe is being flushed this cycle</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final&#8203;_early</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>Target for the oldest flush source</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>Side_effect , cacheable for each region</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable all branch prediction</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable ecc checking and flagging</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_btb&#8203;_write&#8203;_kill</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Kill writes while working on forward progress after a branch error</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>flush due to parity error.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>don&#x27;t fetch, validated with exu_flush_final</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_mp&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ignore bp for leak one fetches</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>force halt.</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rid</td><td>in</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_iccm&#8203;_req</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_tag</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_dma&#8203;_rtag</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>iccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>iccm&#8203;_ready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_instr&#8203;_aligned</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_align&#8203;_stall</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_fetch&#8203;_stall</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Icache write enable, when filling the Icache.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache read  enable.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>out</td><td>[70:0] [pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>Data to fill to the Icache. With ECC</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[25:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>debug data read</p></td></tr><tr><td>ic&#8203;_eccerr</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_parerr</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>out</td><td>[63:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>out</td><td>logic</td><td><p>Select the premux data.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>out</td><td>[pt.ICACHE_INDEX_HI:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>out</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Valid bits when accessing the Icache. One valid bit per way. F2 stage</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Compare hits from Icache tags. Per way.  F2 stage</p></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>in</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>iccm&#8203;_rw&#8203;_addr</td><td>out</td><td>[pt.ICCM_BITS-1:1] logic</td><td><p>ICCM read/write address.</p></td></tr><tr><td>iccm&#8203;_buf&#8203;_correct&#8203;_ecc&#8203;_thr</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ICCM is doing a single bit error correct cycle</p></td></tr><tr><td>iccm&#8203;_stop&#8203;_fetch</td><td>out</td><td>logic</td><td><p>We have fetched 4 bytes. Dont consider any hits for lru replacements</p></td></tr><tr><td>iccm&#8203;_correction&#8203;_state</td><td>out</td><td>logic</td><td><p>We are under a correction - This is needed to guard replacements when hit</p></td></tr><tr><td>iccm&#8203;_corr&#8203;_scnd&#8203;_fetch</td><td>out</td><td>logic</td><td><p>dont match on middle bank when under correction</p></td></tr><tr><td>ifc&#8203;_select&#8203;_tid&#8203;_f1</td><td>out</td><td>logic</td><td><p>Thread reading ICCM. Used for error redundancy logic</p></td></tr><tr><td>iccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>ICCM write enable (through the DMA)</p></td></tr><tr><td>iccm&#8203;_rden</td><td>out</td><td>logic</td><td><p>ICCM read enable.</p></td></tr><tr><td>iccm&#8203;_wr&#8203;_data</td><td>out</td><td>[77:0] logic</td><td><p>ICCM write data.</p></td></tr><tr><td>iccm&#8203;_wr&#8203;_size</td><td>out</td><td>[2:0] logic</td><td><p>ICCM write location within DW.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Data read from ICCM.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_data&#8203;_ecc</td><td>in</td><td>[116:0] logic</td><td><p>Data read from ICCM.</p></td></tr><tr><td>btb&#8203;_sram&#8203;_pkt</td><td>in</td><td>eh2_btb_sram_pkt</td><td><p>BTB ports</p></td></tr><tr><td>btb&#8203;_vbank0&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank1&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank2&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank3&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_wren</td><td>out</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rden</td><td>out</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rw&#8203;_addr</td><td>out</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank</p></td></tr><tr><td>btb&#8203;_rw&#8203;_addr&#8203;_f1</td><td>out</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank</p></td></tr><tr><td>btb&#8203;_sram&#8203;_wr&#8203;_data</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_rd&#8203;_tag&#8203;_f1</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] [1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC miss event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC hit event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus error event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus busy event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus transaction</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_valid</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 valid. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_valid</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 1 valid. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 access fault. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_type</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 access fault type</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_icaf&#8203;_second</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 has access fault on second 2B of 4B inst</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_dbecc</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 has double bit ecc error</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>out</td><td>logic</td><td><p>Single Bit ECC error from a DMA access</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_instr</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 . From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_instr</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 1 . From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 pc. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc</td><td>out</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 1 pc. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_pc4</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 0 is 4 byte. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_pc4</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Instruction 1 is 4 byte. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_predecode</td><td>out</td><td>[pt.NUM_THREADS-1:0] eh2_predecode_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_predecode</td><td>out</td><td>[pt.NUM_THREADS-1:0] eh2_predecode_pkt_t</td><td></td></tr><tr><td>i0&#8203;_brp</td><td>out</td><td>[pt.NUM_THREADS-1:0] eh2_br_pkt_t</td><td><p>Instruction 0 branch packet. From Aligner to Decode</p></td></tr><tr><td>i1&#8203;_brp</td><td>out</td><td>[pt.NUM_THREADS-1:0] eh2_br_pkt_t</td><td><p>Instruction 1 branch packet. From Aligner to Decode</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_index</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] [pt.NUM_THREADS-1:0] logic</td><td><p>BP index</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_fghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_btag</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_toffset</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP offset</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_index</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] [pt.NUM_THREADS-1:0] logic</td><td><p>BP index</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_fghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_btag</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_toffset</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>BP offset</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_bp&#8203;_fa&#8203;_index</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_bp&#8203;_fa&#8203;_index</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>exu&#8203;_mp&#8203;_pkt</td><td>in</td><td>[pt.NUM_THREADS-1:0] eh2_predict_pkt_t</td><td><p>mispredict packet</p></td></tr><tr><td>exu&#8203;_mp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>target offset</p></td></tr><tr><td>exu&#8203;_mp&#8203;_eghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>execute ghr</p></td></tr><tr><td>exu&#8203;_mp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Mispredict fghr</p></td></tr><tr><td>exu&#8203;_mp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] [pt.NUM_THREADS-1:0] logic</td><td><p>Mispredict index</p></td></tr><tr><td>exu&#8203;_mp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Mispredict btag</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>in</td><td>eh2_br_tlu_pkt_t</td><td><p>slot0 update/error pkt</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>in</td><td>eh2_br_tlu_pkt_t</td><td><p>slot1 update/error pkt</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_fghr&#8203;_wb</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_index&#8203;_wb</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_fghr&#8203;_wb</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_index&#8203;_wb</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_commit&#8203;_cmt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_fa&#8203;_error&#8203;_index</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td><p>Fully associt btb error index</p></td></tr><tr><td>ifu&#8203;_i0&#8203;_cinst</td><td>out</td><td>[15:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_i1&#8203;_cinst</td><td>out</td><td>[15:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>in</td><td>eh2_cache_debug_pkt_t</td><td></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I-side miss buffer empty</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_error&#8203;_start</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC single bit error</p></td></tr><tr><td>ifu&#8203;_iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ICCM single bit error</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.instantiations"><h3>Instantiations</h3><ul><li>bp : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl">eh2&#8203;_ifu&#8203;_bp&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>branch predictor</p></li></ul></ul><ul><li>mem&#8203;_ctl : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv">eh2&#8203;_ifu&#8203;_mem&#8203;_ctl</a></li><ul style="list-style-type:none"><li><p>icache</p></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e"><h2>Module eh2&#8203;_ifu&#8203;_aln&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_aln&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_lib.sv</code>, <code>eh2_ifu_compress_ctl.sv</code>, <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.description"><h3>Description</h3><p>Function: Instruction aligner</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>MHI</td><td>unknown</td><td>32+pt.BTB_TOFFSET_SIZE+pt.BHT_GHR_SIZE</td><td></td></tr><tr><td>MSIZE</td><td>unknown</td><td>33+pt.BTB_TOFFSET_SIZE+pt.BHT_GHR_SIZE</td><td></td></tr><tr><td>FA&#8203;_INDEX&#8203;_SZ</td><td>unknown</td><td>$clog2(pt.BTB_SIZE)</td><td></td></tr><tr><td>BRDATA&#8203;_SIZE</td><td>unknown</td><td>32+($clog2(pt.BTB_SIZE)*4*pt.BTB_FULLYA)</td><td></td></tr><tr><td>BRDATA&#8203;_WIDTH</td><td>unknown</td><td>8+($clog2(pt.BTB_SIZE)*pt.BTB_FULLYA)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>dec&#8203;_i1&#8203;_cancel&#8203;_e1</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_async&#8203;_error&#8203;_start</td><td>in</td><td>logic</td><td><p>ecc/parity related errors with current fetch - not sent down the pipe</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_double&#8203;_err</td><td>in</td><td>[3:0] logic</td><td><p>This fetch has a double ICCM ecc  error.</p></td></tr><tr><td>ic&#8203;_access&#8203;_fault&#8203;_f2</td><td>in</td><td>[3:0] logic</td><td><p>Instruction access fault for the current fetch.</p></td></tr><tr><td>ic&#8203;_access&#8203;_fault&#8203;_type&#8203;_f2</td><td>in</td><td>[1:0] logic</td><td><p>Instruction access fault types</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_fghr&#8203;_f2</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fetch GHR</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_btb&#8203;_target&#8203;_f2</td><td>in</td><td>[31:1] logic</td><td><p>predicted RET target</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_poffset&#8203;_f2</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>predicted target offset</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist0&#8203;_f2</td><td>in</td><td>[3:0] logic</td><td><p>history counters for all 4 potential branches, bit 1, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist1&#8203;_f2</td><td>in</td><td>[3:0] logic</td><td><p>history counters for all 4 potential branches, bit 1, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_pc4&#8203;_f2</td><td>in</td><td>[3:0] logic</td><td><p>pc4 indication, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_fa&#8203;_index&#8203;_f2</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] [3:0] logic</td><td><p>predicted branch index (fully associative option)</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_way&#8203;_f2</td><td>in</td><td>[3:0] logic</td><td><p>way indication, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_valid&#8203;_f2</td><td>in</td><td>[3:0] logic</td><td><p>branch valid, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_ret&#8203;_f2</td><td>in</td><td>[3:0] logic</td><td><p>predicted ret indication, right justified</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>Flush from the pipeline.</p></td></tr><tr><td>dec&#8203;_ib3&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td><p>valids for top 2 instruction buffers at decode</p></td></tr><tr><td>dec&#8203;_ib2&#8203;_valid&#8203;_d</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_fetch&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>fetch data in memory format - not right justified</p></td></tr><tr><td>ifu&#8203;_fetch&#8203;_val</td><td>in</td><td>[3:0] logic</td><td><p>valids on a 2B boundary, right justified</p></td></tr><tr><td>ifu&#8203;_fetch&#8203;_pc</td><td>in</td><td>[31:1] logic</td><td><p>starting pc of fetch</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_valid</td><td>out</td><td>logic</td><td><p>Instruction 0 is valid</p></td></tr><tr><td>i1&#8203;_valid</td><td>out</td><td>logic</td><td><p>Instruction 1 is valid</p></td></tr><tr><td>i0&#8203;_icaf</td><td>out</td><td>logic</td><td><p>Instruction 0 has access fault</p></td></tr><tr><td>i0&#8203;_icaf&#8203;_second</td><td>out</td><td>logic</td><td><p>Instruction has access fault / double ecc error on last 2 bytes of 4B inst - no error on 1st 2 bytes</p></td></tr><tr><td>i0&#8203;_icaf&#8203;_type</td><td>out</td><td>[1:0] logic</td><td><p>Instruction 0 access fault type</p></td></tr><tr><td>i0&#8203;_dbecc</td><td>out</td><td>logic</td><td><p>Instruction 0 has double bit ecc error</p></td></tr><tr><td>i0&#8203;_instr</td><td>out</td><td>[31:0] logic</td><td><p>Instruction 0</p></td></tr><tr><td>i1&#8203;_instr</td><td>out</td><td>[31:0] logic</td><td><p>Instruction 1</p></td></tr><tr><td>i0&#8203;_pc</td><td>out</td><td>[31:1] logic</td><td><p>Instruction 0 PC</p></td></tr><tr><td>i1&#8203;_pc</td><td>out</td><td>[31:1] logic</td><td><p>Instruction 1 PC</p></td></tr><tr><td>i0&#8203;_pc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>i1&#8203;_pc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_predecode</td><td>out</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>i1&#8203;_predecode</td><td>out</td><td>eh2_predecode_pkt_t</td><td></td></tr><tr><td>fb&#8203;_consume1</td><td>out</td><td>logic</td><td><p>Consumed one buffer. To fetch control fetch for buffer mass balance</p></td></tr><tr><td>fb&#8203;_consume2</td><td>out</td><td>logic</td><td><p>Consumed two buffers.To fetch control fetch for buffer mass balance</p></td></tr><tr><td>i0&#8203;_br&#8203;_p</td><td>out</td><td>eh2_br_pkt_t</td><td><p>Branch packet for I0.</p></td></tr><tr><td>i1&#8203;_br&#8203;_p</td><td>out</td><td>eh2_br_pkt_t</td><td><p>Branch packet for I1.</p></td></tr><tr><td>i0&#8203;_bp&#8203;_index</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>BP index</p></td></tr><tr><td>i0&#8203;_bp&#8203;_fghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>i0&#8203;_bp&#8203;_btag</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>i0&#8203;_bp&#8203;_toffset</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP toffset</p></td></tr><tr><td>i1&#8203;_bp&#8203;_index</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>BP index</p></td></tr><tr><td>i1&#8203;_bp&#8203;_fghr</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>BP FGHR</p></td></tr><tr><td>i1&#8203;_bp&#8203;_btag</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] logic</td><td><p>BP tag</p></td></tr><tr><td>i1&#8203;_bp&#8203;_toffset</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>BP toffset</p></td></tr><tr><td>i0&#8203;_bp&#8203;_fa&#8203;_index</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td></td></tr><tr><td>i1&#8203;_bp&#8203;_fa&#8203;_index</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td></td></tr><tr><td>pmu&#8203;_instr&#8203;_aligned</td><td>out</td><td>[1:0] logic</td><td><p>number of inst aligned this cycle</p></td></tr><tr><td>pmu&#8203;_align&#8203;_stall</td><td>out</td><td>logic</td><td><p>aligner stalled this cycle</p></td></tr><tr><td>i0&#8203;_cinst</td><td>out</td><td>[15:0] logic</td><td><p>16b compress inst for i0</p></td></tr><tr><td>i1&#8203;_cinst</td><td>out</td><td>[15:0] logic</td><td><p>16b compress inst for i1</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.instantiations"><h3>Instantiations</h3><ul><li>bundle1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bundle2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bundle3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misc1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misc0ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>brdata3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>brdata2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>brdata1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>brdata0ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q3pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q2pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q1pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>q0pcff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f3dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f2dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f1dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no">rvdff4e</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f0dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no">rvdff4e</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i0&#8203;_pred : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp">eh2&#8203;_ifu&#8203;_predecode&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>i1&#8203;_pred : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp">eh2&#8203;_ifu&#8203;_predecode&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>firsthash : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>secondhash : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>thirdhash : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fourthhash : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>compress0 : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq">eh2&#8203;_ifu&#8203;_compress&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>compress1 : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq">eh2&#8203;_ifu&#8203;_compress&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>compress2 : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq">eh2&#8203;_ifu&#8203;_compress&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_aln_ctl.svg"></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid1-82e.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>always_comb begin</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl"><h2>Module eh2&#8203;_ifu&#8203;_bp&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_bp&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_lib.sv</code>, <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.description"><h3>Description</h3><p>eh2_ifu_bp_ctl</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>BTB&#8203;_DWIDTH</td><td>unknown</td><td>pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5</td><td></td></tr><tr><td>BTB&#8203;_DWIDTH&#8203;_TOP</td><td>unknown</td><td>int&#x27;(pt.BTB_TOFFSET_SIZE)+int&#x27;(pt.BTB_BTAG_SIZE)+4</td><td></td></tr><tr><td>BTB&#8203;_FA&#8203;_INDEX</td><td>unknown</td><td>$clog2(pt.BTB_SIZE)-1</td><td></td></tr><tr><td>FA&#8203;_CMP&#8203;_LOWER</td><td>unknown</td><td>$clog2(pt.ICACHE_LN_SZ)</td><td></td></tr><tr><td>FA&#8203;_TAG&#8203;_END&#8203;_UPPER</td><td>unknown</td><td>5+int&#x27;(pt.BTB_TOFFSET_SIZE)+int&#x27;(FA_CMP_LOWER)-1</td><td><p>must cast to int or vcs build fails</p></td></tr><tr><td>FA&#8203;_TAG&#8203;_START&#8203;_LOWER</td><td>unknown</td><td>3+int&#x27;(pt.BTB_TOFFSET_SIZE)+int&#x27;(FA_CMP_LOWER)</td><td></td></tr><tr><td>FA&#8203;_TAG&#8203;_END&#8203;_LOWER</td><td>unknown</td><td>5+int&#x27;(pt.BTB_TOFFSET_SIZE)</td><td></td></tr><tr><td>PC4</td><td>unknown</td><td>4</td><td></td></tr><tr><td>BOFF</td><td>unknown</td><td>3</td><td></td></tr><tr><td>CALL</td><td>unknown</td><td>2</td><td></td></tr><tr><td>RET</td><td>unknown</td><td>1</td><td></td></tr><tr><td>BV</td><td>unknown</td><td>0</td><td></td></tr><tr><td>LRU&#8203;_SIZE</td><td>unknown</td><td>pt.BTB_ARRAY_DEPTH</td><td></td></tr><tr><td>NUM&#8203;_BHT&#8203;_LOOP</td><td>unknown</td><td>(pt.BHT_ARRAY_DEPTH &gt; 16 ) ? 16 : pt.BHT_ARRAY_DEPTH</td><td></td></tr><tr><td>NUM&#8203;_BHT&#8203;_LOOP&#8203;_INNER&#8203;_HI</td><td>unknown</td><td>(pt.BHT_ARRAY_DEPTH &gt; 16 ) ? pt.BHT_ADDR_LO+3 : pt.BHT_ADDR_HI</td><td></td></tr><tr><td>NUM&#8203;_BHT&#8203;_LOOP&#8203;_OUTER&#8203;_LO</td><td>unknown</td><td>(pt.BHT_ARRAY_DEPTH &gt; 16 ) ? pt.BHT_ADDR_LO+4 : pt.BHT_ADDR_LO</td><td></td></tr><tr><td>BHT&#8203;_NO&#8203;_ADDR&#8203;_MATCH</td><td>unknown</td><td>(pt.BHT_ARRAY_DEPTH &lt;= 16 )</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_select&#8203;_tid&#8203;_f1</td><td>in</td><td>logic</td><td><p>TID at F1</p></td></tr><tr><td>ic&#8203;_hit&#8203;_f2</td><td>in</td><td>logic</td><td><p>Icache hit, enables F2 address capture</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_addr&#8203;_bf</td><td>in</td><td>[31:1] logic</td><td><p>look up btb address</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_btb&#8203;_rd&#8203;_addr&#8203;_f1</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>btb read hash</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_btb&#8203;_rd&#8203;_addr&#8203;_p1&#8203;_f1</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>btb read hash</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_addr&#8203;_f1</td><td>in</td><td>[31:1] logic</td><td><p>look up btb address</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1</td><td>in</td><td>logic</td><td><p>F1 valid</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f2</td><td>in</td><td>logic</td><td><p>F2 valid</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_wb&#8203;_pkt</td><td>in</td><td>eh2_br_tlu_pkt_t</td><td><p>BP commit update packet, includes errors</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_wb&#8203;_pkt</td><td>in</td><td>eh2_br_tlu_pkt_t</td><td><p>BP commit update packet, includes errors</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_fghr&#8203;_wb</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br0&#8203;_index&#8203;_wb</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_fghr&#8203;_wb</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fghr to bp</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_br1&#8203;_index&#8203;_wb</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>bp index</p></td></tr><tr><td>dec&#8203;_fa&#8203;_error&#8203;_index</td><td>in</td><td>[$clog2(pt.BTB_SIZE)-1:0] logic</td><td><p>Fully associt btb error index</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>used to move EX4 RS to EX1 and F</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_leak&#8203;_one&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>don&#x27;t hit for leak one fetches</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_bpred&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable all branch prediction</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_btb&#8203;_write&#8203;_kill</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Kill writes while working on forward progress after a branch error</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_ret&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>exu&#8203;_i0&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>exu&#8203;_i1&#8203;_br&#8203;_call&#8203;_e4</td><td>in</td><td>logic</td><td><p>EX4 ret stack update</p></td></tr><tr><td>dec&#8203;_i0&#8203;_tid&#8203;_e4</td><td>in</td><td>logic</td><td><p>needed to maintain RS in BP</p></td></tr><tr><td>dec&#8203;_i1&#8203;_tid&#8203;_e4</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final</td><td>in</td><td>[31:1] [pt.NUM_THREADS-1:0] logic</td><td><p>flush fetch address</p></td></tr><tr><td>exu&#8203;_mp&#8203;_pkt</td><td>in</td><td>[pt.NUM_THREADS-1:0] eh2_predict_pkt_t</td><td><p>mispredict packet(s)</p></td></tr><tr><td>exu&#8203;_mp&#8203;_toffset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>target offset</p></td></tr><tr><td>exu&#8203;_mp&#8203;_eghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>execute ghr (for patching fghr)</p></td></tr><tr><td>exu&#8203;_mp&#8203;_fghr</td><td>in</td><td>[pt.BHT_GHR_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Mispredict fghr</p></td></tr><tr><td>exu&#8203;_mp&#8203;_index</td><td>in</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] [pt.NUM_THREADS-1:0] logic</td><td><p>Mispredict index</p></td></tr><tr><td>exu&#8203;_mp&#8203;_btag</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Mispredict btag</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>all flushes</p></td></tr><tr><td>btb&#8203;_sram&#8203;_rw</td><td>out</td><td>logic</td><td><p>For sram btb</p></td></tr><tr><td>btb&#8203;_sram&#8203;_rw&#8203;_addr</td><td>out</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_rw&#8203;_addr&#8203;_f1</td><td>out</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_rd&#8203;_tag&#8203;_f1</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] [1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_wr&#8203;_data</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_wr&#8203;_stall</td><td>out</td><td>logic</td><td><p>simul MPs, stall fetch for 2 cycles</p></td></tr><tr><td>btb&#8203;_sram&#8203;_pkt</td><td>in</td><td>eh2_btb_sram_pkt</td><td></td></tr><tr><td>btb&#8203;_vbank0&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank1&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank2&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank3&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_bp&#8203;_kill&#8203;_next&#8203;_f2</td><td>out</td><td>logic</td><td><p>kill next fetch, taken target found</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_btb&#8203;_target&#8203;_f2</td><td>out</td><td>[31:1] logic</td><td><p>predicted target PC</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_inst&#8203;_mask&#8203;_f2</td><td>out</td><td>[3:1] logic</td><td><p>tell ic which valids to kill because of a taken branch, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_fghr&#8203;_f2</td><td>out</td><td>[pt.BHT_GHR_SIZE-1:0] logic</td><td><p>fetch ghr</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_way&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>way</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_ret&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>predicted ret</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist1&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>history counters for all 4 potential branches, bit 1, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_hist0&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>history counters for all 4 potential branches, bit 0, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_poffset&#8203;_f2</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE-1:0] logic</td><td><p>predicted target</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_pc4&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>pc4 indication, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_valid&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>branch valid, right justified</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_fa&#8203;_index&#8203;_f2</td><td>out</td><td>[$clog2(pt.BTB_SIZE)-1:0] [3:0] logic</td><td><p>predicted branch index (fully associative option)</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.instantiations"><h3>Instantiations</h3><ul><li>f1hash : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f1hash&#8203;_p1 : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fetch&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddrf2raw&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddr&#8203;_p1&#8203;_f2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>predtgt&#8203;_addr : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw">rvbradder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rs&#8203;_addr : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw">rvbradder</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddrf2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>br0ghrhs : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z">eh2&#8203;_btb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>br1ghrhs : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z">eh2&#8203;_btb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fghrhs : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z">eh2&#8203;_btb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fghrhs&#8203;_p1 : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svid1iq-20z">eh2&#8203;_btb&#8203;_ghr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bht&#8203;_dataoutf : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_bp_ctl.svg"></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_bp_ctl.svid1-ccl.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>BHT&#8203;_rd&#8203;_mux : always_comb<ul style="list-style-type:none"><li><p>block: BHT_rd_mux</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb"><h2>Module eh2&#8203;_ifu&#8203;_btb&#8203;_mem</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_btb&#8203;_mem.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>mem_lib.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.description"><h3>Description</h3><p>eh2_ifu_btb_mem</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>BTB&#8203;_DWIDTH</td><td>unknown</td><td>pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5</td><td></td></tr><tr><td>PC4</td><td>unknown</td><td>4</td><td></td></tr><tr><td>BOFF</td><td>unknown</td><td>3</td><td></td></tr><tr><td>BV</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[1:0] eh2_ccm_ext_in_pkt_t</td><td></td></tr><tr><td>btb&#8203;_wren</td><td>in</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rden</td><td>in</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rw&#8203;_addr</td><td>in</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank read addr, bank0 has write addr</p></td></tr><tr><td>btb&#8203;_rw&#8203;_addr&#8203;_f1</td><td>in</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank read addr, bank0 has write addr</p></td></tr><tr><td>btb&#8203;_sram&#8203;_wr&#8203;_data</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_rd&#8203;_tag&#8203;_f1</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] [1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_pkt</td><td>out</td><td>eh2_btb_sram_pkt</td><td></td></tr><tr><td>btb&#8203;_vbank0&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank1&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank2&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank3&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.instantiations"><h3>Instantiations</h3><ul><li>btb&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>btb&#8203;_rwdv&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_btb_mem.svid1-5fb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_btb_mem.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq"><h2>Module eh2&#8203;_ifu&#8203;_compress&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_compress&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_compress_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2"><h2>Module eh2&#8203;_ifu&#8203;_ic&#8203;_mem</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_ic&#8203;_mem.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>mem_lib.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.description"><h3>Description</h3><p>SPDX-License-Identifier: Apache-2.0
Copyright 2020 Western Digital Corporation or its affiliates.</p><p>Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
you may not use this file except in compliance with the License.
You may obtain a copy of the License at</p><p>http://www.apache.org/licenses/LICENSE-2.0</p><p>Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</p><p>ICACHE DATA &amp; TAG MODULE WRAPPER              //</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Which way to write</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Read enable</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[pt.ICACHE_INDEX_HI:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>in</td><td>logic</td><td><p>Select the pre_muxed data</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>in</td><td>[70:0] [pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>Data to fill to the Icache. With ECC</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>out</td><td>[63:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[25:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_eccerr</td><td>out</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>ecc error per bank</p></td></tr><tr><td>ic&#8203;_parerr</td><td>out</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>ecc error per bank</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Valid from the I$ tag valid outside (in flops).</p></td></tr><tr><td>ic&#8203;_data&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] [pt.ICACHE_NUM_WAYS-1:0] eh2_ic_data_ext_in_pkt_t</td><td><p>this is being driven by the top level for soc testing/etc</p></td></tr><tr><td>ic&#8203;_tag&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] eh2_ic_tag_ext_in_pkt_t</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>ic_rd_hit3:0</p></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>out</td><td>logic</td><td><p>Tag Parity error</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.instantiations"><h3>Instantiations</h3><ul><li>ic&#8203;_tag&#8203;_inst : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidv4x-1hyp">EH2&#8203;_IC&#8203;_TAG</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ic&#8203;_data&#8203;_inst : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svidm3-v4w">EH2&#8203;_IC&#8203;_DATA</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ic_mem.svid1-m2.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_ic_mem.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn"><h2>Module eh2&#8203;_ifu&#8203;_iccm&#8203;_mem</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_iccm&#8203;_mem.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>mem_lib.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.description"><h3>Description</h3><p>ifu_iccm_mem</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_select&#8203;_tid&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_wren</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_rden</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_rw&#8203;_addr</td><td>in</td><td>[pt.ICCM_BITS-1:1] logic</td><td></td></tr><tr><td>iccm&#8203;_buf&#8203;_correct&#8203;_ecc&#8203;_thr</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ICCM is doing a single bit error correct cycle</p></td></tr><tr><td>iccm&#8203;_correction&#8203;_state</td><td>in</td><td>logic</td><td><p>We are under a correction - This is needed to guard replacements when hit</p></td></tr><tr><td>iccm&#8203;_stop&#8203;_fetch</td><td>in</td><td>logic</td><td><p>We have fetched more than needed for 4 bytes. Need to squash any further hits for plru updates</p></td></tr><tr><td>iccm&#8203;_corr&#8203;_scnd&#8203;_fetch</td><td>in</td><td>logic</td><td><p>dont match on middle bank when under correction</p></td></tr><tr><td>iccm&#8203;_wr&#8203;_size</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>iccm&#8203;_wr&#8203;_data</td><td>in</td><td>[77:0] logic</td><td></td></tr><tr><td>iccm&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICCM_NUM_BANKS-1:0] eh2_ccm_ext_in_pkt_t</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_data</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_data&#8203;_ecc</td><td>out</td><td>[116:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.instantiations"><h3>Instantiations</h3><ul><li>rd&#8203;_addr&#8203;_lo&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>bit 0 of address is always 0</p></li></ul></ul><ul><li>rd&#8203;_addr&#8203;_md&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>rd&#8203;_addr&#8203;_hi&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_iccm_mem.svid1-5dn.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_iccm_mem.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d"><h2>Module eh2&#8203;_ifu&#8203;_ifc&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_ifc&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_lib.sv</code>, <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.description"><h3>Description</h3><p>eh2_ifu_ifc_ctl</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset enable, from core pin</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan</p></td></tr><tr><td>ic&#8203;_hit&#8203;_f2</td><td>in</td><td>logic</td><td><p>Icache hit</p></td></tr><tr><td>ic&#8203;_crit&#8203;_wd&#8203;_rdy</td><td>in</td><td>logic</td><td><p>Crit word ready to be forwarded</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_mb&#8203;_empty</td><td>in</td><td>logic</td><td><p>Miss buffer empty</p></td></tr><tr><td>ifu&#8203;_fb&#8203;_consume1</td><td>in</td><td>logic</td><td><p>Aligner consumed 1 fetch buffer</p></td></tr><tr><td>ifu&#8203;_fb&#8203;_consume2</td><td>in</td><td>logic</td><td><p>Aligner consumed 2 fetch buffers</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_noredir&#8203;_wb</td><td>in</td><td>logic</td><td><p>Don&#x27;t fetch on flush</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_mp&#8203;_wb</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>logic</td><td><p>Flush</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td><p>FLush</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final</td><td>in</td><td>[31:1] logic</td><td><p>Flush path</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_path&#8203;_wb</td><td>in</td><td>[31:1] logic</td><td><p>Flush path</p></td></tr><tr><td>exu&#8203;_flush&#8203;_final&#8203;_early</td><td>in</td><td>logic</td><td><p>FLush</p></td></tr><tr><td>exu&#8203;_flush&#8203;_path&#8203;_final&#8203;_early</td><td>in</td><td>[31:1] logic</td><td><p>Flush path</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_kill&#8203;_next&#8203;_f2</td><td>in</td><td>logic</td><td><p>kill next fetch, taken target found</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_btb&#8203;_target&#8203;_f2</td><td>in</td><td>[31:1] logic</td><td><p>predicted target PC</p></td></tr><tr><td>ic&#8203;_dma&#8203;_active</td><td>in</td><td>logic</td><td><p>IC DMA active, stop fetching</p></td></tr><tr><td>ic&#8203;_write&#8203;_stall</td><td>in</td><td>logic</td><td><p>IC is writing, stop fetching</p></td></tr><tr><td>dma&#8203;_iccm&#8203;_stall&#8203;_any</td><td>in</td><td>logic</td><td><p>force a stall in the fetch pipe for DMA ICCM access</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>side_effect and cacheable for each region</p></td></tr><tr><td>tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_select&#8203;_tid&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>fetch&#8203;_uncacheable&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch to uncacheable address as determined by MRAC</p></td></tr><tr><td>fetch&#8203;_addr&#8203;_f1</td><td>out</td><td>[31:1] logic</td><td><p>fetch addr F1</p></td></tr><tr><td>fetch&#8203;_addr&#8203;_bf</td><td>out</td><td>[31:1] logic</td><td><p>fetch addr F1</p></td></tr><tr><td>fetch&#8203;_addr&#8203;_f2</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>fetch&#8203;_btb&#8203;_rd&#8203;_addr&#8203;_f1</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>btb read hash</p></td></tr><tr><td>fetch&#8203;_btb&#8203;_rd&#8203;_addr&#8203;_p1&#8203;_f1</td><td>out</td><td>[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] logic</td><td><p>btb read hash</p></td></tr><tr><td>fetch&#8203;_req&#8203;_bf</td><td>out</td><td>logic</td><td></td></tr><tr><td>fetch&#8203;_req&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch request valid F1</p></td></tr><tr><td>fetch&#8203;_req&#8203;_f1&#8203;_raw</td><td>out</td><td>logic</td><td><p>for clock-gating in mem_ctl</p></td></tr><tr><td>fetch&#8203;_req&#8203;_f2</td><td>out</td><td>logic</td><td><p>fetch request valid F2</p></td></tr><tr><td>pmu&#8203;_fetch&#8203;_stall</td><td>out</td><td>logic</td><td><p>pmu event measuring fetch stall</p></td></tr><tr><td>iccm&#8203;_access&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch to ICCM region</p></td></tr><tr><td>region&#8203;_acc&#8203;_fault&#8203;_f1</td><td>out</td><td>logic</td><td><p>fetch access fault</p></td></tr><tr><td>dma&#8203;_access&#8203;_ok</td><td>out</td><td>logic</td><td><p>fetch is not accessing the ICCM, DMA can proceed</p></td></tr><tr><td>ready</td><td>out</td><td>logic</td><td><p>ready to fetch</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.instantiations"><h3>Instantiations</h3><ul><li>ran&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddmiss&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li><p>pcie too much pressure</p></li></ul></ul><ul><li>fsm&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fbwrite&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>req&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>faddrf1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li><p>this flop needs a delayed clock <i>if</i> using SRAM btb</p></li></ul></ul><ul><li>faddrf2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f1hash : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>f1hash&#8203;_p1 : <a href="#platform:resourceSweRV-EH2designlibeh2_lib.svidzb-1ip">eh2&#8203;_btb&#8203;_addr&#8203;_hash</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_ifc_ctl.svid1-22d.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_ifc_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv"><h2>Module eh2&#8203;_ifu&#8203;_mem&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_mem&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.description"><h3>Description</h3><p>eh2_ifu_mem_ctl</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>NUM&#8203;_OF&#8203;_BEATS</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Flush from the pipeline.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Flush from the pipeline.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Flush from the pipeline due to perr.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>force halt</p></td></tr><tr><td>fetch&#8203;_addr&#8203;_f1</td><td>in</td><td>[31:1] logic</td><td><p>Fetch Address byte aligned always.      F1 stage.</p></td></tr><tr><td>fetch&#8203;_tid&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_fetch&#8203;_uncacheable&#8203;_f1</td><td>in</td><td>logic</td><td><p>The fetch request is uncacheable space. F1 stage</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1</td><td>in</td><td>logic</td><td><p>Fetch request. Comes with the address.  F1 stage</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1&#8203;_raw</td><td>in</td><td>logic</td><td><p>Fetch request without some qualifications. Used for clock-gating. F1 stage</p></td></tr><tr><td>ifc&#8203;_iccm&#8203;_access&#8203;_f1</td><td>in</td><td>logic</td><td><p>This request is to the ICCM. Do not generate misses to the bus.</p></td></tr><tr><td>ifc&#8203;_region&#8203;_acc&#8203;_fault&#8203;_f1</td><td>in</td><td>logic</td><td><p>Access fault. in ICCM region but offset is outside defined ICCM.</p></td></tr><tr><td>ifc&#8203;_dma&#8203;_access&#8203;_ok</td><td>in</td><td>logic</td><td><p>It is OK to give dma access to the ICCM. (ICCM is not busy this cycle).</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Fence.i instruction is committing. Clear all Icache valids.</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_kill&#8203;_next&#8203;_f2</td><td>in</td><td>logic</td><td><p>Branch is predicted taken. Kill the fetch next cycle.</p></td></tr><tr><td>ifu&#8203;_fetch&#8203;_val</td><td>in</td><td>[3:0] logic</td><td><p>valids on a 2B boundary</p></td></tr><tr><td>ifu&#8203;_bp&#8203;_inst&#8203;_mask&#8203;_f2</td><td>in</td><td>[3:1] logic</td><td><p>tell ic which valids to kill because of a taken branch, right justified</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_mb&#8203;_empty&#8203;_thr</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Continue with normal fetching. This does not mean that miss is finished.</p></td></tr><tr><td>ic&#8203;_dma&#8203;_active</td><td>out</td><td>logic</td><td><p>In the middle of servicing dma request to ICCM. Do not make any new requests.</p></td></tr><tr><td>ic&#8203;_write&#8203;_stall&#8203;_thr</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Stall fetch the cycle we are writing the cache.</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I-side miss buffer empty</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_error&#8203;_start</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC single bit error</p></td></tr><tr><td>ifu&#8203;_iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ICCM single bit error</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_miss</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC miss event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_ic&#8203;_hit</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>IC hit event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus error event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus busy event</p></td></tr><tr><td>ifu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus transaction</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>AXI Write Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rid</td><td>in</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_iccm&#8203;_req</td><td>in</td><td>logic</td><td><p>dma iccm command (read or write)</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>dma address</p></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td><p>size</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td><p>write</p></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td><p>write data</p></td></tr><tr><td>dma&#8203;_mem&#8203;_tag</td><td>in</td><td>[2:0] logic</td><td><p>DMA Buffer entry number</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td><p>Data read from iccm has an ecc error</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td><p>Data read from iccm is valid</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td><p>dma data read from iccm</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_rtag</td><td>out</td><td>[2:0] logic</td><td><p>Tag of the DMA req</p></td></tr><tr><td>iccm&#8203;_ready</td><td>out</td><td>logic</td><td><p>iccm ready to accept new command.</p></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Icache write enable, when filling the Icache.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache read  enable.</p></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>out</td><td>[70:0] [pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>Data to fill to the Icache. With ECC</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[25:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>debug data read</p></td></tr><tr><td>ic&#8203;_eccerr</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_parerr</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>out</td><td>[pt.ICACHE_INDEX_HI:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>out</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Valid bits when accessing the Icache. One valid bit per way. F2 stage</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Compare hits from Icache tags. Per way.  F2 stage</p></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>in</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>iccm&#8203;_rw&#8203;_addr</td><td>out</td><td>[pt.ICCM_BITS-1:1] logic</td><td><p>ICCM read/write address.</p></td></tr><tr><td>iccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>ICCM write enable (through the DMA)</p></td></tr><tr><td>iccm&#8203;_rden</td><td>out</td><td>logic</td><td><p>ICCM read enable.</p></td></tr><tr><td>iccm&#8203;_wr&#8203;_data</td><td>out</td><td>[77:0] logic</td><td><p>ICCM write data.</p></td></tr><tr><td>iccm&#8203;_wr&#8203;_size</td><td>out</td><td>[2:0] logic</td><td><p>ICCM write location within DW.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Data read from ICCM.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_data&#8203;_ecc</td><td>in</td><td>[116:0] logic</td><td><p>Data + ECC read from ICCM.</p></td></tr><tr><td>ic&#8203;_hit&#8203;_f2</td><td>out</td><td>logic</td><td><p>Hit in Icache(if Icache access) or ICCM access( ICCM always has ic_hit_f2)</p></td></tr><tr><td>ic&#8203;_crit&#8203;_wd&#8203;_rdy&#8203;_thr</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_access&#8203;_fault&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>Access fault (bus error or ICCM access in region but out of offset range).</p></td></tr><tr><td>ic&#8203;_access&#8203;_fault&#8203;_type&#8203;_f2</td><td>out</td><td>[1:0] logic</td><td><p>Access fault type</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>out</td><td>logic</td><td><p>This fetch has a single ICCM ecc  error.</p></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_double&#8203;_err</td><td>out</td><td>[3:0] logic</td><td><p>This fetch has a double ICCM ecc  error.</p></td></tr><tr><td>ifu&#8203;_async&#8203;_error&#8203;_start</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>The or of the async errors of single bit ecc and all icache errors</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>out</td><td>logic</td><td><p>Single Bit ECC error from a DMA access</p></td></tr><tr><td>ic&#8203;_fetch&#8203;_val&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td><p>valid bytes for fetch. To the Aligner.</p></td></tr><tr><td>ic&#8203;_data&#8203;_f2</td><td>out</td><td>[63:0] logic</td><td><p>Data read from Icache or ICCM. To the Aligner.</p></td></tr><tr><td>fetch&#8203;_tid&#8203;_f2</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>out</td><td>[63:0] logic</td><td><p>Premuxed data to be muxed with Icache data</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>out</td><td>logic</td><td><p>Select premux data.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_ic&#8203;_diag&#8203;_pkt</td><td>in</td><td>eh2_cache_debug_pkt_t</td><td><p>Icache/tag debug read/write packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_commit&#8203;_cmt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the ecc checking and flagging</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_debug&#8203;_rd&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>debug data valid.</p></td></tr><tr><td>iccm&#8203;_buf&#8203;_correct&#8203;_ecc&#8203;_thr</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>iccm&#8203;_correction&#8203;_state</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_stop&#8203;_fetch</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_corr&#8203;_scnd&#8203;_fetch</td><td>out</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.instantiations"><h3>Instantiations</h3><ul><li>debug&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bundle1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9">rvdffie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_fetch&#8203;_addr&#8203;_f2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sel&#8203;_ic&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>flush&#8203;_final&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_clk&#8203;_f : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_clken&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ic&#8203;_rd&#8203;_enff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>tag&#8203;_errq : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_rdy&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_rsp&#8203;_vld&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_cmd&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_rsp&#8203;_cmd&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_rsp&#8203;_tag&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_data&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_req&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_ok&#8203;_prev&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>reset&#8203;_all&#8203;_tag&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>reset&#8203;_all&#8203;_tag&#8203;_ff2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_pmu&#8203;_sigs&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_debug&#8203;_sel&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_debug&#8203;_rd&#8203;_en&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu&#8203;_debug&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>region&#8203;_acc&#8203;_mem&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>err&#8203;_tid&#8203;_wb1 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>err&#8203;_tid&#8203;_wb2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>miss&#8203;_thr&#8203;_arb : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z">rvarbiter2&#8203;_fpga</a></li><ul style="list-style-type:none"><li><p>This needs to be updated only based on the thread being accepted</p></li></ul></ul><ul><li>miss&#8203;_thread&#8203;_bus : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sb&#8203;_err&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>select&#8203;_miss&#8203;_thr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid1-8tv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_mem_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby"><h2>Module eh2&#8203;_ifu&#8203;_mem&#8203;_ctl&#8203;_thr</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_mem&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.description"><h3>Description</h3><p>eh2_ifu_mem_ctl_thr</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>busclk</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>fetch&#8203;_tid&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>fetch&#8203;_tid&#8203;_f2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bp&#8203;_kill&#8203;_next&#8203;_f2</td><td>in</td><td>logic</td><td><p>Branch is predicted taken. Kill the fetch next cycle.</p></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f1&#8203;_raw</td><td>in</td><td>logic</td><td></td></tr><tr><td>exu&#8203;_flush&#8203;_final</td><td>in</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_final&#8203;_f2</td><td>in</td><td>logic</td><td></td></tr><tr><td>two&#8203;_byte&#8203;_instr&#8203;_f2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_fetch&#8203;_uncacheable&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Compare hits from Icache tags. Per way.  F2 stage</p></td></tr><tr><td>fetch&#8203;_addr&#8203;_f1</td><td>in</td><td>[31:1] logic</td><td><p>Fetch Address byte aligned always.      F1 stage.</p></td></tr><tr><td>iccm&#8203;_dma&#8203;_sb&#8203;_error</td><td>in</td><td>logic</td><td><p>Single Bit ECC error from a DMA access</p></td></tr><tr><td>ic&#8203;_error&#8203;_start</td><td>in</td><td>logic</td><td><p>This has any I$ errors ( data/tag/ecc/parity )</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>logic</td><td><p>Flush from the pipeline.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_commit&#8203;_cmt</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_fetch&#8203;_val</td><td>in</td><td>[1:0] logic</td><td><p>valids on a 2B boundary</p></td></tr><tr><td>ifc&#8203;_iccm&#8203;_access&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_fence&#8203;_i&#8203;_wb</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_err&#8203;_wb</td><td>in</td><td>logic</td><td><p>Flush from the pipeline due to perr.</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_ic&#8203;_wr&#8203;_en</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>selected&#8203;_miss&#8203;_thr</td><td>in</td><td>logic</td><td><p>for incrementing counter</p></td></tr><tr><td>miss&#8203;_address&#8203;_other</td><td>in</td><td>[31:1] logic</td><td><p>Primary miss address for the other thread</p></td></tr><tr><td>miss&#8203;_done&#8203;_other</td><td>in</td><td>logic</td><td><p>Primary miss done</p></td></tr><tr><td>scnd&#8203;_miss&#8203;_req&#8203;_other</td><td>in</td><td>logic</td><td><p>Other thread did a secondary miss... needed to detect and make the miss state transition to PRE_CRI</p></td></tr><tr><td>address&#8203;_match&#8203;_other</td><td>in</td><td>logic</td><td><p>Primary miss done</p></td></tr><tr><td>way&#8203;_status</td><td>in</td><td>[pt.ICACHE_STATUS_BITS-1:0] logic</td><td></td></tr><tr><td>way&#8203;_status&#8203;_rep&#8203;_new</td><td>in</td><td>[pt.ICACHE_STATUS_BITS-1:0] logic</td><td></td></tr><tr><td>ifc&#8203;_region&#8203;_acc&#8203;_fault&#8203;_f2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_fetch&#8203;_addr&#8203;_int&#8203;_f2</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>reset&#8203;_all&#8203;_tags</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rid&#8203;_ff</td><td>in</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>fetch&#8203;_req&#8203;_icache&#8203;_f2</td><td>in</td><td>logic</td><td></td></tr><tr><td>fetch&#8203;_req&#8203;_iccm&#8203;_f2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rvalid&#8203;_ff</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_arvalid&#8203;_ff</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_arvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rresp&#8203;_ff</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rsp&#8203;_valid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rsp&#8203;_ready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_selected&#8203;_miss&#8203;_thr</td><td>in</td><td>logic</td><td></td></tr><tr><td>rsp&#8203;_miss&#8203;_thr&#8203;_ff</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rsp&#8203;_tag</td><td>in</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rsp&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_rsp&#8203;_opc</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>iccm&#8203;_error&#8203;_start</td><td>in</td><td>logic</td><td><p>start the error fsm</p></td></tr><tr><td>bus&#8203;_ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_cmd&#8203;_ready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_region&#8203;_acc&#8203;_fault&#8203;_final&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Valid bits when accessing the Icache. One valid bit per way. F2 stage</p></td></tr><tr><td>replace&#8203;_way&#8203;_mb&#8203;_any</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_ic&#8203;_rw&#8203;_int&#8203;_addr&#8203;_ff</td><td>in</td><td>[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_ecc&#8203;_single&#8203;_err</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_corrected&#8203;_data&#8203;_f2&#8203;_mux</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>iccm&#8203;_corrected&#8203;_ecc&#8203;_f2&#8203;_mux</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>iccm&#8203;_ecc&#8203;_corr&#8203;_index&#8203;_in</td><td>in</td><td>[pt.ICCM_BITS-1:2] logic</td><td></td></tr><tr><td>iccm&#8203;_ecc&#8203;_corr&#8203;_index&#8203;_ff</td><td>out</td><td>[pt.ICCM_BITS-1:2] logic</td><td></td></tr><tr><td>iccm&#8203;_ecc&#8203;_corr&#8203;_data&#8203;_ff</td><td>out</td><td>[38:0] logic</td><td></td></tr><tr><td>dma&#8203;_sb&#8203;_err&#8203;_state</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_cmd&#8203;_valid</td><td>out</td><td>logic</td><td></td></tr><tr><td>miss&#8203;_address</td><td>out</td><td>[31:1] logic</td><td><p>Primary miss address for this thread.</p></td></tr><tr><td>miss&#8203;_done</td><td>out</td><td>logic</td><td><p>Primary miss done</p></td></tr><tr><td>address&#8203;_match</td><td>out</td><td>logic</td><td><p>miss-address match against primary miss-buffer address</p></td></tr><tr><td>iccm&#8203;_buf&#8203;_correct&#8203;_ecc</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_ic&#8203;_mb&#8203;_empty</td><td>out</td><td>logic</td><td><p>Continue with normal fetching. This does not mean that miss is finished.</p></td></tr><tr><td>ic&#8203;_dma&#8203;_active</td><td>out</td><td>logic</td><td><p>In the middle of servicing dma request to ICCM. Do not make any new requests.</p></td></tr><tr><td>ic&#8203;_write&#8203;_stall&#8203;_self</td><td>out</td><td>logic</td><td><p>Stall fetch the cycle we are writing the cache.</p></td></tr><tr><td>ic&#8203;_write&#8203;_stall&#8203;_other</td><td>out</td><td>logic</td><td><p>Stall fetch the cycle we are writing the cache.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache read  enable.</p></td></tr><tr><td>ic&#8203;_real&#8203;_rd&#8203;_wp</td><td>out</td><td>logic</td><td><p>Icache read  enable.</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_idle</td><td>out</td><td>logic</td><td><p>No icache misses are outstanding.</p></td></tr><tr><td>ifu&#8203;_miss&#8203;_state&#8203;_pre&#8203;_crit&#8203;_ff</td><td>out</td><td>logic</td><td><p>In PRE_CRIRT_BYP state delayed.</p></td></tr><tr><td>ic&#8203;_crit&#8203;_wd&#8203;_rdy</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Icache write enable, when filling the Icache.</p></td></tr><tr><td>ifu&#8203;_ic&#8203;_req&#8203;_addr&#8203;_f2</td><td>out</td><td>[31:3] logic</td><td></td></tr><tr><td>reset&#8203;_tag&#8203;_valid&#8203;_for&#8203;_miss</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_miss&#8203;_buff&#8203;_half</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>sel&#8203;_byp&#8203;_data</td><td>out</td><td>logic</td><td></td></tr><tr><td>sel&#8203;_ic&#8203;_data</td><td>out</td><td>logic</td><td></td></tr><tr><td>miss&#8203;_pending</td><td>out</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rd&#8203;_addr&#8203;_count</td><td>out</td><td>[pt.ICACHE_BEAT_BITS-1:0] logic</td><td></td></tr><tr><td>perr&#8203;_err&#8203;_inv&#8203;_way</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>perr&#8203;_ic&#8203;_index&#8203;_ff</td><td>out</td><td>[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] logic</td><td></td></tr><tr><td>perr&#8203;_sel&#8203;_invalidate</td><td>out</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_ifu&#8203;_wr&#8203;_en&#8203;_ff&#8203;_q</td><td>out</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_ifu&#8203;_wr&#8203;_en&#8203;_ff&#8203;_wo&#8203;_err</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_correction&#8203;_state</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_stop&#8203;_fetch</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_corr&#8203;_scnd&#8203;_fetch</td><td>out</td><td>logic</td><td></td></tr><tr><td>perr&#8203;_state&#8203;_idle</td><td>out</td><td>logic</td><td></td></tr><tr><td>perr&#8203;_state&#8203;_wff</td><td>out</td><td>logic</td><td></td></tr><tr><td>perr&#8203;_state</td><td>out</td><td>eh2_perr_state_t</td><td></td></tr><tr><td>err&#8203;_stop&#8203;_state</td><td>out</td><td>eh2_err_stop_state_t</td><td></td></tr><tr><td>scnd&#8203;_miss&#8203;_req&#8203;_ff2</td><td>out</td><td>logic</td><td></td></tr><tr><td>scnd&#8203;_miss&#8203;_req</td><td>out</td><td>logic</td><td></td></tr><tr><td>way&#8203;_status&#8203;_mb&#8203;_ff</td><td>out</td><td>[pt.ICACHE_STATUS_BITS-1:0] logic</td><td></td></tr><tr><td>tagv&#8203;_mb&#8203;_ff</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_byp&#8203;_data&#8203;_err&#8203;_new</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_byp&#8203;_data&#8203;_err&#8203;_f2</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_wr&#8203;_cumulative&#8203;_err&#8203;_data</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_act&#8203;_hit&#8203;_f2</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_act&#8203;_hit&#8203;_f2&#8203;_ff</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifc&#8203;_fetch&#8203;_req&#8203;_f2</td><td>out</td><td>logic</td><td></td></tr><tr><td>last&#8203;_beat</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_ic&#8203;_rw&#8203;_int&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>ic&#8203;_byp&#8203;_data&#8203;_only&#8203;_new</td><td>out</td><td>[79:0] logic</td><td></td></tr><tr><td>ifu&#8203;_first&#8203;_err&#8203;_addr&#8203;_2&#8203;_1&#8203;_f2</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ic&#8203;_byp&#8203;_hit&#8203;_f2</td><td>out</td><td>logic</td><td></td></tr><tr><td>reset&#8203;_ic&#8203;_in</td><td>out</td><td>logic</td><td></td></tr><tr><td>reset&#8203;_ic&#8203;_ff</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_status&#8203;_up&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>ifu&#8203;_status&#8203;_wr&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td></td></tr><tr><td>iccm&#8203;_correct&#8203;_ecc</td><td>out</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_cmd&#8203;_sent</td><td>out</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_last&#8203;_data&#8203;_beat</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_hit&#8203;_f2</td><td>out</td><td>logic</td><td><p>Hit in Icache(if Icache access) or ICCM access( ICCM always has ic_hit_f2)</p></td></tr><tr><td>ic&#8203;_act&#8203;_miss&#8203;_f2</td><td>out</td><td>logic</td><td><p>Actual miss</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.instantiations"><h3>Instantiations</h3><ul><li>activeclk : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fetch&#8203;_f1&#8203;_f2&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>miss&#8203;_state&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>unc&#8203;_miss&#8203;_scnd&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>imb&#8203;_f2&#8203;_scnd&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mb&#8203;_rep&#8203;_wayf2&#8203;_scnd&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mb&#8203;_tagv&#8203;_scnd&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>act&#8203;_hit&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>reset&#8203;_ic&#8203;_f2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>miss&#8203;_dn&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>unc&#8203;_miss&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>imb&#8203;_f2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2">rvdffpcie</a></li><ul style="list-style-type:none"><li><p>update the miss buffer only when my thread misses</p></li></ul></ul><ul><li>miss&#8203;_f&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mb&#8203;_rep&#8203;_wayf2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>mb&#8203;_tagv&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fetch&#8203;_req&#8203;_f2&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>precrit&#8203;_byp&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sel&#8203;_mb&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>crit&#8203;_wd&#8203;_new&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>prev&#8203;_st&#8203;_strm&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>perr&#8203;_dat&#8203;_ff0 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>perr&#8203;_dat&#8203;_ff1 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_sb&#8203;_err&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>perr&#8203;_state&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>err&#8203;_stop&#8203;_state&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_mb&#8203;_beat&#8203;_count&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>last&#8203;_beat&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_rd&#8203;_addr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_clk&#8203;_reset : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_cmd&#8203;_beat&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>act&#8203;_miss&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>cumul&#8203;_err&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>scnd&#8203;_mss&#8203;_req&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>scnd&#8203;_mss&#8203;_req&#8203;_ff2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_clk : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_ic&#8203;_req&#8203;_ff2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>bus&#8203;_cmd&#8203;_req&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>changes for making the bus blocking</p></li></ul></ul><ul><li>ecc&#8203;_rr&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ecc&#8203;_dat0&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ecc&#8203;_dat1&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ecc&#8203;_ind0&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_mem_ctl_thr.svg"></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>MISS&#8203;_SM : always_comb<ul style="list-style-type:none"><li><p>////////////////////////////////// Create Miss State Machine ///////////////////////
Create Miss State Machine                      //
Create Miss State Machine                      //
Create Miss State Machine                      //
////////////////////////////////// Create Miss State Machine ///////////////////////
FIFO state machine</p><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/eh2_ifu_mem_ctl_thr_miss_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>ERROR&#8203;_SM : always_comb<ul style="list-style-type:none"><li><p>////////////////////////////////// Create Parity Error State Machine ///////////////////////
Create Parity Error State Machine                      //
Create Parity Error State Machine                      //
Create Parity Error State Machine                      //
////////////////////////////////// Create Parity Error State Machine ///////////////////////
FIFO state machine</p><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/eh2_ifu_mem_ctl_thr_perr_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>ERROR&#8203;_STOP&#8203;_FETCH : always_comb<ul style="list-style-type:none"><li><p>////////////////////////////////// Create stop fetch State Machine /////////////////////////
////////////////////////////////// Create stop fetch State Machine /////////////////////////
////////////////////////////////// Create stop fetch State Machine /////////////////////////
////////////////////////////////// Create stop fetch State Machine /////////////////////////
////////////////////////////////// Create stop fetch State Machine /////////////////////////</p><div id="platform:resourceSweRV-EH2designifueh2_ifu_mem_ctl.svid8tw-eby.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/eh2_ifu_mem_ctl_thr_err_stop_state.svg"></div></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp"><h2>Module eh2&#8203;_ifu&#8203;_predecode&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_aln&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_lib.sv</code>, <code>eh2_ifu_compress_ctl.sv</code>, <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>inst</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>predecode</td><td>out</td><td>eh2_predecode_pkt_t</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_aln_ctl.svid82f-byp.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_predecode_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u"><h2>Module eh2&#8203;_ifu&#8203;_tb&#8203;_memread</h2><p>This design unit is implemented in <code>eh2&#8203;_ifu&#8203;_tb&#8203;_memread.sv</code></p><p>This file depends on: <code>eh2_ifu_compress_ctl.sv</code></p><div id="platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.description"><h3>Description</h3><p>eh2_ifu_tb_memread</p></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.instantiations"><h3>Instantiations</h3><ul><li>align : <a href="#platform:resourceSweRV-EH2designifueh2_ifu_compress_ctl.svid1-3dq">eh2&#8203;_ifu&#8203;_compress&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ifu_tb_memread.svg"></div><div id="platform:resourceSweRV-EH2designifueh2_ifu_tb_memread.svid1-5u.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>always @ (posedge clk)</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr"><h2>Module eh2&#8203;_lsu</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu.sv</code></p><p>This file depends on: <code>eh2_lsu_dccm_ctl.sv</code>, <code>eh2_lsu_stbuf.sv</code>, <code>eh2_lsu_ecc.sv</code>, <code>eh2_lsu_trigger.sv</code>, <code>eh2_def.sv</code>, <code>eh2_lsu_lsc_ctl.sv</code>, <code>eh2_lsu_amo.sv</code>, <code>eh2_lsu_bus_intf.sv</code>, <code>eh2_lsu_clkdomain.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td><p>I0 e4 result for e4 -&gt; dc3 store forwarding</p></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td><p>I1 e4 result for e4 -&gt; dc3 store forwarding</p></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td><p>I0 e2 result for e2 -&gt; dc2 store forwarding</p></td></tr><tr><td>flush&#8203;_final&#8203;_e3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I0/I1 flush in e3</p></td></tr><tr><td>i0&#8203;_flush&#8203;_final&#8203;_e3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I0 flush in e3</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_flush&#8203;_lower&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>I0/I1 writeback flush. This is used to flush the old packets only</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i0&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I0 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_i1&#8203;_kill&#8203;_writeb&#8203;_wb</td><td>in</td><td>logic</td><td><p>I1 is flushed, don&#x27;t writeback any results to arch state</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_lr&#8203;_reset&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_external&#8203;_ldfwd&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable load to load forwarding for externals</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the write buffer coalesce</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable posted writes to sideeffect addr to the bus</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable the generation of the ecc</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>address rs operand</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>store data</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>in</td><td>[11:0] logic</td><td><p>address offset operand</p></td></tr><tr><td>lsu&#8203;_p</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu control packet</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>CSR for memory region control</p></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>lsu load data</p></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td><p>This is the ECC corrected data going to RF</p></td></tr><tr><td>lsu&#8203;_fastint&#8203;_stall&#8203;_any</td><td>out</td><td>logic</td><td><p>Stall fast interrupts at decode-1</p></td></tr><tr><td>lsu&#8203;_sc&#8203;_success&#8203;_dc5</td><td>out</td><td>logic</td><td><p>the store condition result ( 1 :</p></td></tr><tr><td>lsu&#8203;_store&#8203;_stall&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>This is for blocking stores in the decode</p></td></tr><tr><td>lsu&#8203;_load&#8203;_stall&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>This is for blocking loads in the decode</p></td></tr><tr><td>lsu&#8203;_amo&#8203;_stall&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>This is for blocking amo in the decode</p></td></tr><tr><td>lsu&#8203;_idle&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>This is used to enter halt mode. Exclude DMA</p></td></tr><tr><td>lsu&#8203;_active</td><td>out</td><td>logic</td><td><p>Used for clock gating</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td><p>fast interrupt address</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_error</td><td>out</td><td>[1:0] logic</td><td><p>Error during fast interrupt lookup</p></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>out</td><td>eh2_lsu_error_pkt_t</td><td><p>lsu exception packet</p></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_incr</td><td>out</td><td>logic</td><td><p>Increment the ecc error counter</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>bus load imprecise error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>bus store imprecise error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>bus store imprecise error address</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc1</td><td>out</td><td>logic</td><td><p>there is an external load -&gt; put in the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc1</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>the tag of the external non block load</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc2</td><td>out</td><td>logic</td><td><p>Invalidate the non-block load bcoz of memory forwarding</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc2</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>out</td><td>logic</td><td><p>invalidate signal for the cam entry for non block loads</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>tag of the enrty which needs to be invalidated</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>the non block is valid - sending information back to the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>out</td><td>logic</td><td><p>non block load has an error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tid</td><td>out</td><td>logic</td><td><p>tid for nonblock load return</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>the tag of the non block load sending the data/error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Data of the non block load</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_load&#8203;_external&#8203;_dc3</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU : Load to the bus</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_store&#8203;_external&#8203;_dc3</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU : Load to the bus</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_misaligned&#8203;_dc3</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU : misaligned</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU : bus transaction</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU : misaligned access going to the bus</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU : bus sending error back</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU : bus is not ready</p></td></tr><tr><td>lsu&#8203;_rs1&#8203;_dc1</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>in</td><td>[3:0] [pt.NUM_THREADS-1:0] eh2_trigger_pkt_t</td><td><p>Trigger info from the decode</p></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc4</td><td>out</td><td>[3:0] logic</td><td><p>lsu trigger hit (one bit per trigger)</p></td></tr><tr><td>dccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>DCCM write enable</p></td></tr><tr><td>dccm&#8203;_rden</td><td>out</td><td>logic</td><td><p>DCCM read enable</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_lo</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>DCCM write address low bankd</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_hi</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>DCCM write address low bankd</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>DCCM read address low bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>DCCM read address hi bank (hi and low same if aligned read)</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_lo</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>DCCM write data for hi bank</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_hi</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>DCCM write data for hi bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>DCCM read data low bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>DCCM read data hi bank</p></td></tr><tr><td>picm&#8203;_wren</td><td>out</td><td>logic</td><td><p>PIC memory write enable</p></td></tr><tr><td>picm&#8203;_rden</td><td>out</td><td>logic</td><td><p>PIC memory read enable</p></td></tr><tr><td>picm&#8203;_mken</td><td>out</td><td>logic</td><td><p>Need to read the mask for stores to determine which bits to write/forward</p></td></tr><tr><td>picm&#8203;_rd&#8203;_thr</td><td>out</td><td>logic</td><td><p>PICM read thread</p></td></tr><tr><td>picm&#8203;_rdaddr</td><td>out</td><td>[31:0] logic</td><td><p>PIC memory address</p></td></tr><tr><td>picm&#8203;_wraddr</td><td>out</td><td>[31:0] logic</td><td><p>PIC memory address</p></td></tr><tr><td>picm&#8203;_wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>PIC memory write data</p></td></tr><tr><td>picm&#8203;_rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>PIC memory read/mask data</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- LSU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>external drives a clock_en to control bus ratio</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>in</td><td>logic</td><td><p>DMA read/write to dccm</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_spec&#8203;_req</td><td>in</td><td>logic</td><td><p>DMA spec_read/write to dccm</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr&#8203;_in&#8203;_dccm</td><td>in</td><td>logic</td><td><p>DMA address is in dccm</p></td></tr><tr><td>dma&#8203;_mem&#8203;_tag</td><td>in</td><td>[2:0] logic</td><td><p>DMA request tag</p></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td><p>DMA address</p></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td><p>DMA access size</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td><p>DMA access is a write</p></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td><p>DMA write data</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td><p>lsu data valid for DMA dccm read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td><p>DMA load had ecc error</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rtag</td><td>out</td><td>[2:0] logic</td><td><p>DMA return tag</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td><p>lsu data for DMA dccm read</p></td></tr><tr><td>dccm&#8203;_ready</td><td>out</td><td>logic</td><td><p>lsu ready for DMA access</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Disable clock gating</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Per thread l2 clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.instantiations"><h3>Instantiations</h3><ul><li>lsu&#8203;_lsc&#8203;_ctl : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j">eh2&#8203;_lsu&#8203;_lsc&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dccm&#8203;_ctl : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud">eh2&#8203;_lsu&#8203;_dccm&#8203;_ctl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o">eh2&#8203;_lsu&#8203;_stbuf</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ecc : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk">eh2&#8203;_lsu&#8203;_ecc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>trigger : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0">eh2&#8203;_lsu&#8203;_trigger</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>clkdomain : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188">eh2&#8203;_lsu&#8203;_clkdomain</a></li><ul style="list-style-type:none"><li><p>Clk domain</p></li></ul></ul><ul><li>bus&#8203;_intf : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8">eh2&#8203;_lsu&#8203;_bus&#8203;_intf</a></li><ul style="list-style-type:none"><li><p>Bus interface</p></li></ul></ul><ul><li>single&#8203;_ecc&#8203;_err&#8203;_hidc4 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>Flops</p></li></ul></ul><ul><li>single&#8203;_ecc&#8203;_err&#8203;_hidc5 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>single&#8203;_ecc&#8203;_err&#8203;_lodc4 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>single&#8203;_ecc&#8203;_err&#8203;_lodc5 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_mem&#8203;_tag&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_mem&#8203;_tag&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_raw&#8203;_fwd&#8203;_dc4&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_raw&#8203;_fwd&#8203;_dc5&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma"><h2>Module eh2&#8203;_lsu&#8203;_addrcheck</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_addrcheck.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.description"><h3>Description</h3><p>lsu_addrcheck</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>lsu&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset</p></td></tr><tr><td>start&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>start address for lsu</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>end address for lsu</p></td></tr><tr><td>start&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>start address for lsu</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>end address for lsu</p></td></tr><tr><td>rs1&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>packet in dc1</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>packet in dc1</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>CSR read</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc2</td><td>out</td><td>logic</td><td><p>is sideffects space</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_region&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in dccm region</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in pic</p></td></tr><tr><td>addr&#8203;_external&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in external</p></td></tr><tr><td>addr&#8203;_external&#8203;_dc2</td><td>out</td><td>logic</td><td><p>address in external</p></td></tr><tr><td>access&#8203;_fault&#8203;_dc2</td><td>out</td><td>logic</td><td><p>access fault</p></td></tr><tr><td>misaligned&#8203;_fault&#8203;_dc2</td><td>out</td><td>logic</td><td><p>misaligned</p></td></tr><tr><td>exc&#8203;_mscause&#8203;_dc2</td><td>out</td><td>[3:0] logic</td><td><p>Exception cause</p></td></tr><tr><td>fir&#8203;_dccm&#8203;_access&#8203;_error&#8203;_dc2</td><td>out</td><td>logic</td><td><p>Fast interrupt dccm access error</p></td></tr><tr><td>fir&#8203;_nondccm&#8203;_access&#8203;_error&#8203;_dc2</td><td>out</td><td>logic</td><td><p>Fast interrupt dccm access error</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.instantiations"><h3>Instantiations</h3><ul><li>start&#8203;_addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>PIC memory check
Start address check</p></li></ul></ul><ul><li>end&#8203;_addr&#8203;_pic&#8203;_rangecheck : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz">rvrangecheck</a></li><ul style="list-style-type:none"><li><p>End address check</p></li></ul></ul><ul><li>base&#8203;_reg&#8203;_dccmorpic&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>start&#8203;_addr&#8203;_in&#8203;_dccm&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_in&#8203;_dccm&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>start&#8203;_addr&#8203;_in&#8203;_pic&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_in&#8203;_pic&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>start&#8203;_addr&#8203;_in&#8203;_dccm&#8203;_region&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>start&#8203;_addr&#8203;_in&#8203;_pic&#8203;_region&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_in&#8203;_dccm&#8203;_region&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_in&#8203;_pic&#8203;_region&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>is&#8203;_sideeffects&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_addrcheck.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2"><h2>Module eh2&#8203;_lsu&#8203;_amo</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_amo.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.description"><h3>Description</h3><p>lsu_amo</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>packet in dc3</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_dccm&#8203;_data&#8203;_corr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>Operand 1 for the ALU</p></td></tr><tr><td>store&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>Store_Data Operand</p></td></tr><tr><td>amo&#8203;_data&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>Final AMO result to go down the store path</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_amo.svid1-z2.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_amo.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf"><h2>Module eh2&#8203;_lsu&#8203;_bus&#8203;_buffer</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_bus&#8203;_buffer.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.description"><h3>Description</h3><p>lsu_bus_buffer</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>DEPTH</td><td>unknown</td><td>pt.LSU_NUM_NBLOAD</td><td></td></tr><tr><td>DEPTH&#8203;_LOG2</td><td>unknown</td><td>pt.LSU_NUM_NBLOAD_WIDTH</td><td></td></tr><tr><td>TIMER</td><td>unknown</td><td>8</td><td><p>This can be only power of 2</p></td></tr><tr><td>TIMER&#8203;_LOG2</td><td>unknown</td><td>(TIMER &lt; 2) ? 1 : $clog2(TIMER)</td><td></td></tr><tr><td>TIMER&#8203;_MAX</td><td>unknown</td><td>(TIMER == 0) ? TIMER_LOG2&#x27;(0) : TIMER_LOG2&#x27;(TIMER - 1)</td><td><p>Maximum value of timer</p></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_external&#8203;_ldfwd&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable load to load forwarding for externals</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable posted writes to sideeffect addr to the bus</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable write buffer coalescing</p></td></tr><tr><td>bus&#8203;_coalescing&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td><p>various clocks needed for the bus reads and writes</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busm&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_ibuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_buf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busm&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1&#8203;_pre</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>ldst&#8203;_byteen&#8203;_hi&#8203;_dc5</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>ldst&#8203;_byteen&#8203;_lo&#8203;_dc5</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>store&#8203;_data&#8203;_hi&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>store&#8203;_data&#8203;_lo&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ldst&#8203;_samedw&#8203;_dc5</td><td>in</td><td>logic</td><td><p>Hi/Lo are within same dw</p></td></tr><tr><td>is&#8203;_aligned&#8203;_dc5</td><td>in</td><td>logic</td><td><p>Aligned load/store</p></td></tr><tr><td>no&#8203;_word&#8203;_merge&#8203;_dc5</td><td>in</td><td>logic</td><td><p>dc5 store doesn&#x27;t need to wait in ibuf since it will not coalesce</p></td></tr><tr><td>no&#8203;_dword&#8203;_merge&#8203;_dc5</td><td>in</td><td>logic</td><td><p>dc5 store doesn&#x27;t need to wait in ibuf since it will not coalesce</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc1</td><td>in</td><td>logic</td><td><p>bus request is in dc2</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc2</td><td>in</td><td>logic</td><td><p>bus request is in dc2</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc3</td><td>in</td><td>logic</td><td><p>bus request is in dc3</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc4</td><td>in</td><td>logic</td><td><p>bus request is in dc4</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc5</td><td>in</td><td>logic</td><td><p>bus request is in dc5</p></td></tr><tr><td>ld&#8203;_full&#8203;_hit&#8203;_dc2</td><td>in</td><td>logic</td><td><p>load can get all its byte from a write buffer entry</p></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu instruction in dc5 commits</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu attribute is side_effects</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc1</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc2</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc3</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc4</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc5</td><td>in</td><td>logic</td><td><p>load/store is unaligned at 32 bit boundary</p></td></tr><tr><td>ldst&#8203;_byteen&#8203;_ext&#8203;_dc2</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_cntr&#8203;_overflow</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_cmd&#8203;_sent</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_cmd&#8203;_ready</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_wcmd&#8203;_sent</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_wdata&#8203;_sent</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_read</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_write</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_read&#8203;_tag</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_write&#8203;_tag</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_read&#8203;_tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_write&#8203;_tid</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_read&#8203;_error</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_write&#8203;_error</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_valid&#8203;_q</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_ready&#8203;_q</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_write&#8203;_q</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_error&#8203;_q</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_write&#8203;_tid&#8203;_q</td><td>in</td><td>logic</td><td></td></tr><tr><td>bus&#8203;_rsp&#8203;_rdata&#8203;_q</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>bus&#8203;_addr&#8203;_match&#8203;_pending</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_pend&#8203;_any</td><td>out</td><td>logic</td><td><p>bus buffer has a pending bus entry</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_full&#8203;_any</td><td>out</td><td>logic</td><td><p>bus buffer is full</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_empty&#8203;_any</td><td>out</td><td>logic</td><td><p>bus buffer is empty</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_idle&#8203;_any</td><td>in</td><td>logic</td><td><p>No pending responses from the bus</p></td></tr><tr><td>ld&#8203;_byte&#8203;_hit&#8203;_buf&#8203;_lo</td><td>out</td><td>[3:0] logic</td><td><p>Byte enables for forwarding data</p></td></tr><tr><td>ld&#8203;_byte&#8203;_hit&#8203;_buf&#8203;_hi</td><td>out</td><td>[3:0] logic</td><td><p>Byte enables for forwarding data</p></td></tr><tr><td>ld&#8203;_fwddata&#8203;_buf&#8203;_lo</td><td>out</td><td>[31:0] logic</td><td><p>load forwarding data</p></td></tr><tr><td>ld&#8203;_fwddata&#8203;_buf&#8203;_hi</td><td>out</td><td>[31:0] logic</td><td><p>load forwarding data</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>out</td><td>logic</td><td><p>imprecise load bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>out</td><td>logic</td><td><p>imprecise store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>out</td><td>[31:0] logic</td><td><p>address of the imprecise error</p></td></tr><tr><td>WrPtr0&#8203;_dc1</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td></td></tr><tr><td>WrPtr0&#8203;_dc2</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td></td></tr><tr><td>WrPtr0&#8203;_dc5</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td></td></tr><tr><td>obuf&#8203;_valid</td><td>out</td><td>logic</td><td><p>Output buffer signals</p></td></tr><tr><td>obuf&#8203;_nosend</td><td>out</td><td>logic</td><td></td></tr><tr><td>obuf&#8203;_write</td><td>out</td><td>logic</td><td></td></tr><tr><td>obuf&#8203;_sideeffect</td><td>out</td><td>logic</td><td></td></tr><tr><td>obuf&#8203;_addr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>obuf&#8203;_data</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>obuf&#8203;_sz</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>obuf&#8203;_byteen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>obuf&#8203;_cmd&#8203;_done</td><td>out</td><td>logic</td><td></td></tr><tr><td>obuf&#8203;_data&#8203;_done</td><td>out</td><td>logic</td><td></td></tr><tr><td>obuf&#8203;_tag0</td><td>out</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>obuf&#8203;_nxtready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tid</td><td>in</td><td>logic</td><td><p>Final tid for nonblock response to dec</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_ready</td><td>out</td><td>logic</td><td><p>Per tid ready signal</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>the non block is valid - sending information back to the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>out</td><td>logic</td><td><p>non block load has an error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>the tag of the non block load sending the data/error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Data of the non block load</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en&#8203;_q</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.instantiations"><h3>Instantiations</h3><ul><li>ibuf&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_tagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_dualtagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_dualff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_samedwff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_nomergeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_sideeffectff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_unsignff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_writeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_szff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_byteenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ibuf&#8203;_timerff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_wren&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_valid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_nosend&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_rdrsp&#8203;_pend&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_cmd&#8203;_done&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_data&#8203;_done&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_rdrsp&#8203;_tagff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_tag0ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_tag1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_mergeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_writeff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_sideeffectff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_szff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_byteenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_addrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_dataff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>obuf&#8203;_timerff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr0&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr0&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr0&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr0&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr1&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr1&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr1&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_WrPtr1&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_bus_buffer.svg"></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_buffer.svid1-6sf.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Find the entry to allocate and entry to send</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>buffer full logic</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Non blocking ports</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Determine if there is a pending return to sideeffect load/store</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>We have no ordering rules for AXI. Need to check outstanding trxns to same address for AXI</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8"><h2>Module eh2&#8203;_lsu&#8203;_bus&#8203;_intf</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_bus&#8203;_intf.sv</code></p><p>This file depends on: <code>eh2_lsu_bus_buffer.sv</code>, <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.description"><h3>Description</h3><p>lsu_bus_intf</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>per thread l2 clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_external&#8203;_ldfwd&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable load to load forwarding for externals</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_wb&#8203;_coalescing&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable write buffer coalescing</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_sideeffect&#8203;_posted&#8203;_disable</td><td>in</td><td>logic</td><td><p>disable posted writes to sideeffect addr to the bus</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clken</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>various clocks needed for the bus reads and writes</p></td></tr><tr><td>lsu&#8203;_busm&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_ibuf&#8203;_c1&#8203;_clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_buf&#8203;_c1&#8203;_clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busm&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc1</td><td>in</td><td>logic</td><td><p>bus request is in dc2</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1&#8203;_pre</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>lsu address flowing down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc3</td><td>in</td><td>[63:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc4</td><td>in</td><td>[63:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc5</td><td>in</td><td>[63:0] logic</td><td><p>store data flowing down the pipe</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>core&#8203;_ldst&#8203;_dual&#8203;_dc1</td><td>in</td><td>logic</td><td><p>core ld/st is dual</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu instruction in dc5 commits</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc2</td><td>in</td><td>logic</td><td><p>lsu attribute is side_effects</p></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc3</td><td>in</td><td>logic</td><td><p>lsu attribute is side_effects</p></td></tr><tr><td>flush&#8203;_dc2&#8203;_up</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>flush</p></td></tr><tr><td>flush&#8203;_dc4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>flush</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt&#8203;_bus</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus synchronized version of force halt</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_idle&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>No pending responses from the bus</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_pend&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>bus buffer has a pending bus entry</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_full&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>write buffer is full</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_empty&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>write buffer is empty</p></td></tr><tr><td>bus&#8203;_read&#8203;_data&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>the bus return data</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_load&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>imprecise load bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_store&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>imprecise store bus error</p></td></tr><tr><td>lsu&#8203;_imprecise&#8203;_error&#8203;_addr&#8203;_any</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td><p>address of the imprecise error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc1</td><td>out</td><td>logic</td><td><p>there is an external load -&gt; put in the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_tag&#8203;_dc1</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>the tag of the external non block load</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc2</td><td>out</td><td>logic</td><td><p>Invalidate the non-block load bcoz of memory forwarding</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc2</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_dc5</td><td>out</td><td>logic</td><td><p>invalidate signal for the cam entry for non block loads</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_inv&#8203;_tag&#8203;_dc5</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>tag of the enrty which needs to be invalidated</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_valid</td><td>out</td><td>logic</td><td><p>the non block is valid - sending information back to the cam</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_error</td><td>out</td><td>logic</td><td><p>non block load has an error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tid</td><td>out</td><td>logic</td><td><p>tid for nonblock load return</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data&#8203;_tag</td><td>out</td><td>[pt.LSU_NUM_NBLOAD_WIDTH-1:0] logic</td><td><p>the tag of the non block load sending the data/error</p></td></tr><tr><td>lsu&#8203;_nonblock&#8203;_load&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Data of the non block load</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_trxn</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU events</p></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_misaligned</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_error</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_pmu&#8203;_bus&#8203;_busy</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- LSU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.instantiations"><h3>Instantiations</h3><ul><li>lsu&#8203;_axi&#8203;_awvalid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_awready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_wvalid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_wready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_arvalid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_arready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bvalid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bresp&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_bid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rdata&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rvalid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rresp&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_axi&#8203;_rid&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_fwddata&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li><p>Fifo flops</p></li></ul></ul><ul><li>clken&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>is&#8203;_sideeffects&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>is&#8203;_sideeffects&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_byten&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_byten&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_byten&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_busreq&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>Don&#x27;t want dc2 to dc3 propagation during freeze. Maybe used freeze gate</p></li></ul></ul><ul><li>lsu&#8203;_busreq&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>Don&#x27;t want dc2 to dc3 propagation during freeze. Maybe used freeze gated clock</p></li></ul></ul><ul><li>lsu&#8203;_busreq&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_busreq&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_nonblock&#8203;_load&#8203;_valid&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_bus_intf.svg"></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_bus_intf.svid1-4r8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188"><h2>Module eh2&#8203;_lsu&#8203;_clkdomain</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_clkdomain.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>active&#8203;_thread&#8203;_l2clk</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>per thread l2 clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Inputs</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>chciken bit to turn off clock gating</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address is in pic</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>in</td><td>logic</td><td><p>dma is active</p></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td><p>dma write is active</p></td></tr><tr><td>store&#8203;_stbuf&#8203;_reqvld&#8203;_dc5</td><td>in</td><td>logic</td><td><p>allocating in to the store queue</p></td></tr><tr><td>lr&#8203;_vld</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>needed for clk gating</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_any</td><td>in</td><td>logic</td><td><p>stbuf is draining</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_flushed&#8203;_any</td><td>in</td><td>logic</td><td><p>stbuf is flushed</p></td></tr><tr><td>lsu&#8203;_busreq&#8203;_dc5</td><td>in</td><td>logic</td><td><p>busreq in dc5</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_idle&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_pend&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>bus buffer has a pending bus entry</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buffer&#8203;_empty&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>external bus buffer is empty</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_empty&#8203;_any</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stbuf is empty</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_force&#8203;_halt&#8203;_bus</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Bus synchronized version of force halt</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>bus clock enable</p></td></tr><tr><td>lsu&#8203;_p</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet in decode</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet in dc1</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet in dc2</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet in dc3</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet in dc4</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet in dc5</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clken</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Outputs</p></td></tr><tr><td>lsu&#8203;_busm&#8203;_clken</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc1&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc4 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc5 pipe single pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc1&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc3 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc4 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>out</td><td>logic</td><td><p>dc5 pipe double pulse clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc1&#8203;_clken</td><td>out</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc2&#8203;_clken</td><td>out</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clken</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clken</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc1&#8203;_clk</td><td>out</td><td>logic</td><td><p>store in dc1</p></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>out</td><td>logic</td><td><p>store in dc2</p></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>store in dc3</p></td></tr><tr><td>lsu&#8203;_dccm&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>dccm clock</p></td></tr><tr><td>lsu&#8203;_pic&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>out</td><td>logic</td><td><p>pic clock</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_c1&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_obuf&#8203;_c1&#8203;_clk</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ibuf clock</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_ibuf&#8203;_c1&#8203;_clk</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ibuf clock</p></td></tr><tr><td>lsu&#8203;_bus&#8203;_buf&#8203;_c1&#8203;_clk</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ibuf clock</p></td></tr><tr><td>lsu&#8203;_busm&#8203;_clk</td><td>out</td><td>logic</td><td><p>bus clock</p></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.instantiations"><h3>Instantiations</h3><ul><li>lsu&#8203;_free&#8203;_c1&#8203;_clkenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc1&#8203;_clkenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc2&#8203;_clkenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc3&#8203;_clkenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc4&#8203;_clkenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1&#8203;_dc5&#8203;_clkenff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1dc1&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li><p>Clock Headers</p></li></ul></ul><ul><li>lsu&#8203;_c1dc2&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1dc3&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1dc4&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c1dc5&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc1&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc2&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc3&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc4&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_c2dc5&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_store&#8203;_c1dc1&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_store&#8203;_c1dc2&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_store&#8203;_c1dc3&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_stbuf&#8203;_c1&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_busm&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c">rvclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_dccm&#8203;_c1dc3&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pic&#8203;_c1dc3&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_free&#8203;_cgc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_clkdomain.svid1-188.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_clkdomain.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud"><h2>Module eh2&#8203;_lsu&#8203;_dccm&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_dccm&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>DCCM&#8203;_WIDTH&#8203;_BITS</td><td>unknown</td><td>$clog2(pt.DCCM_BYTE_WIDTH)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Disable clock gating</p></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_dccm&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pic&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packets</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packets</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packets</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packets</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>in</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1&#8203;_pre</td><td>in</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_region&#8203;_dc1</td><td>in</td><td>logic</td><td><p>address in dccm region</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc1</td><td>in</td><td>logic</td><td><p>address maps to dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc1</td><td>in</td><td>logic</td><td><p>address maps to pic</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc3</td><td>in</td><td>logic</td><td><p>address maps to pic</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_raw&#8203;_fwd&#8203;_lo&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_raw&#8203;_fwd&#8203;_hi&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_pic&#8203;_wen</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_wen</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_spec&#8203;_wen</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_spec&#8203;_req</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_addr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_tag&#8203;_dc3</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td><p>starting byte address for loads</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td><p>starting byte address for loads</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>starting byte address for loads</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>starting byte address for loads</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td><p>starting byte address for loads</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_any</td><td>in</td><td>logic</td><td><p>write enable</p></td></tr><tr><td>stbuf&#8203;_addr&#8203;_any</td><td>in</td><td>[pt.LSU_SB_BITS-1:0] logic</td><td><p>stbuf address (aligned)</p></td></tr><tr><td>stbuf&#8203;_data&#8203;_any</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>the read out from stbuf</p></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_hi&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_lo&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_hi&#8203;_dc3</td><td>in</td><td>[pt.DCCM_BYTE_WIDTH-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_lo&#8203;_dc3</td><td>in</td><td>[pt.DCCM_BYTE_WIDTH-1:0] logic</td><td><p>stbuf fowarding to load</p></td></tr><tr><td>picm&#8203;_fwd&#8203;_en&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>picm&#8203;_fwd&#8203;_data&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_sc&#8203;_success&#8203;_dc5</td><td>in</td><td>logic</td><td><p>the store condition result</p></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>in</td><td>logic</td><td><p>lsu has a DED</p></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu has a DED</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc3</td><td>in</td><td>logic</td><td><p>Single bit ECC error on hi data</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc3</td><td>in</td><td>logic</td><td><p>Single bit ECC error on lo data</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc4</td><td>in</td><td>logic</td><td><p>Single bit ECC error on hi data</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc4</td><td>in</td><td>logic</td><td><p>Single bit ECC error on lo data</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc5</td><td>in</td><td>logic</td><td><p>Single bit ECC error on hi data</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc5</td><td>in</td><td>logic</td><td><p>Single bit ECC error on lo data</p></td></tr><tr><td>sec&#8203;_data&#8203;_hi&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>sec&#8203;_data&#8203;_lo&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>store&#8203;_ecc&#8203;_data&#8203;_hi&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>store data</p></td></tr><tr><td>store&#8203;_ecc&#8203;_data&#8203;_lo&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>store data</p></td></tr><tr><td>amo&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dccm&#8203;_data&#8203;_hi&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>dccm&#8203;_data&#8203;_lo&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>dccm&#8203;_datafn&#8203;_hi&#8203;_dc5</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>dccm&#8203;_datafn&#8203;_lo&#8203;_dc5</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_hi&#8203;_dc3</td><td>out</td><td>[pt.DCCM_ECC_WIDTH-1:0] logic</td><td><p>data from the dccm + ecc</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_lo&#8203;_dc3</td><td>out</td><td>[pt.DCCM_ECC_WIDTH-1:0] logic</td><td></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc3</td><td>out</td><td>[63:0] logic</td><td><p>goes to the stbuf/busbuf for load-store fwdding</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc4</td><td>out</td><td>[63:0] logic</td><td><p>goes to the stbuf/busbuf for load-store fwdding</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc5</td><td>out</td><td>[63:0] logic</td><td><p>goes to the stbuf/busbuf for load-store fwdding</p></td></tr><tr><td>disable&#8203;_ecc&#8203;_check&#8203;_lo&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>disable&#8203;_ecc&#8203;_check&#8203;_hi&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc5&#8203;_ff</td><td>out</td><td>logic</td><td></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc5&#8203;_ff</td><td>out</td><td>logic</td><td></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc5&#8203;_ff</td><td>out</td><td>logic</td><td></td></tr><tr><td>sec&#8203;_data&#8203;_hi&#8203;_dc5</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>load single error corrected hi data</p></td></tr><tr><td>sec&#8203;_data&#8203;_lo&#8203;_dc5</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>load single error corrected lo data</p></td></tr><tr><td>lsu&#8203;_dccm&#8203;_data&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>right justified, ie load byte will have data at 7:0</p></td></tr><tr><td>lsu&#8203;_dccm&#8203;_data&#8203;_corr&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>right justified, ie load byte will have data at 7:0</p></td></tr><tr><td>picm&#8203;_mask&#8203;_data&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>pic data to stbuf</p></td></tr><tr><td>picm&#8203;_rd&#8203;_data&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>pic read data in dc3</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_commit&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf wins the dccm port or is to pic</p></td></tr><tr><td>lsu&#8203;_dccm&#8203;_rden&#8203;_dc3</td><td>out</td><td>logic</td><td><p>dccm read</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rvalid</td><td>out</td><td>logic</td><td><p>dccm serviving the dma load</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td><p>DMA load had ecc error</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rtag</td><td>out</td><td>[2:0] logic</td><td><p>DCCM return tag</p></td></tr><tr><td>dccm&#8203;_dma&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td><p>dccm data to dma request</p></td></tr><tr><td>dccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>dccm interface -- write</p></td></tr><tr><td>dccm&#8203;_rden</td><td>out</td><td>logic</td><td><p>dccm interface -- write</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_lo</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>dccm interface -- wr addr for lo bankd</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_hi</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>dccm interface -- wr addr for hi bankd</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>dccm interface -- read address for lo bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>dccm interface -- read address for hi bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>dccm read data back from the dccm</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>dccm read data back from the dccm</p></td></tr><tr><td>picm&#8203;_wren&#8203;_notdma</td><td>out</td><td>logic</td><td><p>write to pic</p></td></tr><tr><td>picm&#8203;_wren</td><td>out</td><td>logic</td><td><p>write to pic</p></td></tr><tr><td>picm&#8203;_rden</td><td>out</td><td>logic</td><td><p>read to pick</p></td></tr><tr><td>picm&#8203;_mken</td><td>out</td><td>logic</td><td><p>write to pic need a mask</p></td></tr><tr><td>picm&#8203;_rd&#8203;_thr</td><td>out</td><td>logic</td><td><p>PICM read thread</p></td></tr><tr><td>picm&#8203;_rdaddr</td><td>out</td><td>[31:0] logic</td><td><p>address for pic access - shared between reads and write</p></td></tr><tr><td>picm&#8203;_wraddr</td><td>out</td><td>[31:0] logic</td><td><p>address for pic access - shared between reads and write</p></td></tr><tr><td>picm&#8203;_wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>write data</p></td></tr><tr><td>picm&#8203;_rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>read data</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan mode</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.instantiations"><h3>Instantiations</h3><ul><li>picm&#8203;_data&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_rd&#8203;_data&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dccm&#8203;_data&#8203;_hi&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dccm&#8203;_data&#8203;_lo&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dccm&#8203;_data&#8203;_hi&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dccm&#8203;_data&#8203;_lo&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_ctl.svid1-3ud.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_dccm_ctl.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u"><h2>Module eh2&#8203;_lsu&#8203;_dccm&#8203;_mem</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_dccm&#8203;_mem.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>mem_lib.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.description"><h3>Description</h3><p>eh2_lsu_dccm_mem</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>DCCM&#8203;_WIDTH&#8203;_BITS</td><td>unknown</td><td>$clog2(pt.DCCM_BYTE_WIDTH)</td><td></td></tr><tr><td>DCCM&#8203;_INDEX&#8203;_BITS</td><td>unknown</td><td>(pt.DCCM_BITS - pt.DCCM_BANK_BITS - pt.DCCM_WIDTH_BITS)</td><td></td></tr><tr><td>DCCM&#8203;_INDEX&#8203;_DEPTH</td><td>unknown</td><td>(((pt.DCCM_SIZE)*1024)&gt;&gt;($clog2(pt.DCCM_BYTE_WIDTH)))&gt;&gt;$clog2((pt.DCCM_NUM_BANKS))</td><td><p>Depth of memory bank</p></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>active&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>clock override</p></td></tr><tr><td>dccm&#8203;_wren</td><td>in</td><td>logic</td><td><p>write enable</p></td></tr><tr><td>dccm&#8203;_rden</td><td>in</td><td>logic</td><td><p>read enable</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_lo</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>write address</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_hi</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>write address</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>read address</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>read address for the upper bank in case of a misaligned access</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_lo</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>write data</p></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_hi</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>write data</p></td></tr><tr><td>dccm&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.DCCM_NUM_BANKS-1:0] eh2_dccm_ext_in_pkt_t</td><td><p>the dccm packet from the soc</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>read data from the lo bank</p></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td><p>read data from the hi bank</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.instantiations"><h3>Instantiations</h3><ul><li>rd&#8203;_addr&#8203;_lo&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>Flops</p></li></ul></ul><ul><li>rd&#8203;_addr&#8203;_hi&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_dccm_mem.svid1-23u.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_dccm_mem.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk"><h2>Module eh2&#8203;_lsu&#8203;_ecc</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_ecc.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.description"><h3>Description</h3><p>lsu_ecc</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Disable clock gating</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan mode</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>packet in dc3</p></td></tr><tr><td>lsu&#8203;_dccm&#8203;_rden&#8203;_dc3</td><td>in</td><td>logic</td><td><p>dccm rden</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc3</td><td>in</td><td>logic</td><td><p>address in dccm</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>start address</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td><p>end address</p></td></tr><tr><td>store&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>store data</p></td></tr><tr><td>stbuf&#8203;_data&#8203;_any</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_data&#8203;_hi&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>raw data from mem</p></td></tr><tr><td>dccm&#8203;_data&#8203;_lo&#8203;_dc3</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>raw data from mem</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_hi&#8203;_dc3</td><td>in</td><td>[pt.DCCM_ECC_WIDTH-1:0] logic</td><td><p>ecc read out from mem</p></td></tr><tr><td>dccm&#8203;_data&#8203;_ecc&#8203;_lo&#8203;_dc3</td><td>in</td><td>[pt.DCCM_ECC_WIDTH-1:0] logic</td><td><p>ecc read out from mem</p></td></tr><tr><td>sec&#8203;_data&#8203;_hi&#8203;_dc5</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>sec&#8203;_data&#8203;_lo&#8203;_dc5</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc5</td><td>in</td><td>logic</td><td><p>ld has a single ecc error</p></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc5&#8203;_ff</td><td>in</td><td>logic</td><td><p>ld has a single ecc error</p></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc5&#8203;_ff</td><td>in</td><td>logic</td><td><p>ld has a single ecc error</p></td></tr><tr><td>ld&#8203;_single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc5&#8203;_ff</td><td>in</td><td>logic</td><td><p>ld has a single ecc error</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td><p>disables the ecc computation and error flagging</p></td></tr><tr><td>disable&#8203;_ecc&#8203;_check&#8203;_lo&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>disable&#8203;_ecc&#8203;_check&#8203;_hi&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>misaligned&#8203;_fault&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>access&#8203;_fault&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_spec&#8203;_wen</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_wdata&#8203;_lo</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_wdata&#8203;_hi</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_hi</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_lo</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>sec&#8203;_data&#8203;_hi&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>sec&#8203;_data&#8203;_lo&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>store&#8203;_ecc&#8203;_data&#8203;_hi&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>final store data either from stbuf or SEC DCCM readout</p></td></tr><tr><td>store&#8203;_ecc&#8203;_data&#8203;_lo&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_hi&#8203;_dc3</td><td>out</td><td>logic</td><td><p>sec detected</p></td></tr><tr><td>single&#8203;_ecc&#8203;_error&#8203;_lo&#8203;_dc3</td><td>out</td><td>logic</td><td><p>sec detected on lower dccm bank</p></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>out</td><td>logic</td><td><p>or of the 2</p></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>out</td><td>logic</td><td><p>double error detected</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_ecc.svid1-1dk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_ecc.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j"><h2>Module eh2&#8203;_lsu&#8203;_lsc&#8203;_ctl</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_lsc&#8203;_ctl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code>, <code>eh2_lsu_addrcheck.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.description"><h3>Description</h3><p>$Id$</p><p>Owner:
Function: LSU control
Comments:</p><p>DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>THREADS</td><td>unknown</td><td>pt.NUM_THREADS</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc1&#8203;_clken</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc2&#8203;_clken</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc4&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc5&#8203;_clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc1&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc4&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c2&#8203;_dc5&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc1&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc2&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_store&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>i0&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>i1&#8203;_result&#8203;_e4&#8203;_eff</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>i0&#8203;_result&#8203;_e2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs1&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>address</p></td></tr><tr><td>exu&#8203;_lsu&#8203;_rs2&#8203;_d</td><td>in</td><td>[31:0] logic</td><td><p>store data</p></td></tr><tr><td>dec&#8203;_lsu&#8203;_offset&#8203;_d</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_mrac&#8203;_ff</td><td>in</td><td>[31:0] logic</td><td><p>CSR read</p></td></tr><tr><td>lsu&#8203;_p</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu control packet</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>access&#8203;_fault&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>misaligned&#8203;_fault&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>flush&#8203;_dc2&#8203;_up</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>flush&#8203;_dc3</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>flush&#8203;_dc4</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>flush&#8203;_dc5</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_lr&#8203;_reset&#8203;_wb</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_dccm&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_dccm&#8203;_data&#8203;_corr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>picm&#8203;_rd&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>bus&#8203;_read&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_result&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_result&#8203;_corr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td><p>This is the ECC corrected data going to RF</p></td></tr><tr><td>lsu&#8203;_rs1&#8203;_dc1</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc1</td><td>out</td><td>[31:0] logic</td><td><p>lsu address down the pipe</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc4</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>store&#8203;_data&#8203;_pre&#8203;_dc3</td><td>out</td><td>[31:0] logic</td><td><p>store data down the pipe</p></td></tr><tr><td>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_incr</td><td>out</td><td>logic</td><td><p>output logic                  lsu_exc_dc2,</p></td></tr><tr><td>lsu&#8203;_error&#8203;_pkt&#8203;_dc3</td><td>out</td><td>eh2_lsu_error_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_fir&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td><p>fast interrupt address</p></td></tr><tr><td>lsu&#8203;_fir&#8203;_error</td><td>out</td><td>[1:0] logic</td><td><p>Error during fast interrupt lookup</p></td></tr><tr><td>core&#8203;_ldst&#8203;_dual&#8203;_dc1</td><td>out</td><td>logic</td><td></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>is&#8203;_sideeffects&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_region&#8203;_dc1</td><td>out</td><td>logic</td><td><p>address in dccm region</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc1</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc1</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc4</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1&#8203;_pre</td><td>out</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1</td><td>out</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>out</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>out</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>out</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>out</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>addr&#8203;_external&#8203;_dc1</td><td>out</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_external&#8203;_dc3</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_sc&#8203;_success&#8203;_dc5</td><td>out</td><td>logic</td><td></td></tr><tr><td>lr&#8203;_vld</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>needed for clk gating</p></td></tr><tr><td>dma&#8203;_dccm&#8203;_req</td><td>in</td><td>logic</td><td><p>DMA slave</p></td></tr><tr><td>dma&#8203;_start&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_dccm&#8203;_wdata&#8203;_lo</td><td>in</td><td>[31:0] logic</td><td><p>This has both dccm/pic data</p></td></tr><tr><td>dma&#8203;_mem&#8203;_sz</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_write</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_mem&#8203;_addr&#8203;_in&#8203;_dccm</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.instantiations"><h3>Instantiations</h3><ul><li>rs1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>offsetff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addrcheck : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu_addrcheck.svid1-1ma">eh2&#8203;_lsu&#8203;_addrcheck</a></li><ul style="list-style-type:none"><li><p>Module to generate the memory map of the address</p></li></ul></ul><ul><li>lsu&#8203;_result&#8203;_corr&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li><p>Flops</p></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li><p>C2 clock for valid and C1 for other bits of packet</p></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_vlddc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_pkt&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux">rvdfflie</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc1ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sddc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sadc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_hi&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_hi&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_hi&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_hi&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_lo&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_lo&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_lo&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>end&#8203;_addr&#8203;_lo&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_dccm&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_dccm&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_dccm&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_dccm&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_pic&#8203;_dc2ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_pic&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_pic&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_in&#8203;_pic&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>addr&#8203;_external&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>access&#8203;_fault&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>misaligned&#8203;_fault&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exc&#8203;_mscause&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_single&#8203;_ecc&#8203;_error&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu&#8203;_double&#8203;_ecc&#8203;_error&#8203;_dc5ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fir&#8203;_dccm&#8203;_access&#8203;_error&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fir&#8203;_nondccm&#8203;_access&#8203;_error&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fir&#8203;_error&#8203;_dc4ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_lsc_ctl.svg"></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_lsc_ctl.svid1-35j.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Create DMA packet</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o"><h2>Module eh2&#8203;_lsu&#8203;_stbuf</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_stbuf.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.description"><h3>Description</h3><p>SPDX-License-Identifier: Apache-2.0
Copyright 2020 Western Digital Corporation or its affiliates.</p><p>Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
you may not use this file except in compliance with the License.
You may obtain a copy of the License at</p><p>http://www.apache.org/licenses/LICENSE-2.0</p><p>Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</p><p>$Id$</p><p>Owner:
Function: Store Buffer
Comments: Dual writes and single drain</p><p>DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</p><p>//********************************************************************************</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>DEPTH</td><td>unknown</td><td>pt.LSU_STBUF_DEPTH</td><td></td></tr><tr><td>DATA&#8203;_WIDTH</td><td>unknown</td><td>pt.DCCM_DATA_WIDTH</td><td></td></tr><tr><td>BYTE&#8203;_WIDTH</td><td>unknown</td><td>pt.DCCM_BYTE_WIDTH</td><td></td></tr><tr><td>DEPTH&#8203;_LOG2</td><td>unknown</td><td>$clog2(DEPTH)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>core clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>reset</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_c1&#8203;_dc3&#8203;_clk</td><td>in</td><td>logic</td><td><p>lsu pipe clock</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_c1&#8203;_clk</td><td>in</td><td>logic</td><td><p>stbuf clock</p></td></tr><tr><td>lsu&#8203;_free&#8203;_c2&#8203;_clk</td><td>in</td><td>logic</td><td><p>free clk</p></td></tr><tr><td>store&#8203;_stbuf&#8203;_reqvld&#8203;_dc5</td><td>in</td><td>logic</td><td><p>core instruction goes to stbuf</p></td></tr><tr><td>core&#8203;_ldst&#8203;_dual&#8203;_dc1</td><td>in</td><td>logic</td><td><p>core ld/st is dual</p></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc3</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc4</td><td>in</td><td>logic</td><td></td></tr><tr><td>ldst&#8203;_dual&#8203;_dc5</td><td>in</td><td>logic</td><td></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address is in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc3</td><td>in</td><td>logic</td><td><p>address is in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc4</td><td>in</td><td>logic</td><td><p>address is in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_dccm&#8203;_dc5</td><td>in</td><td>logic</td><td><p>address is in dccm</p></td></tr><tr><td>addr&#8203;_in&#8203;_pic&#8203;_dc2</td><td>in</td><td>logic</td><td><p>address in pic</p></td></tr><tr><td>dccm&#8203;_datafn&#8203;_hi&#8203;_dc5</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>dccm&#8203;_datafn&#8203;_lo&#8203;_dc5</td><td>in</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>data from the dccm</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc3</td><td>in</td><td>[63:0] logic</td><td><p>goes to the stbuf for load-store fwdding</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc4</td><td>in</td><td>[63:0] logic</td><td><p>goes to the stbuf for load-store fwdding</p></td></tr><tr><td>store&#8203;_data&#8203;_ext&#8203;_dc5</td><td>in</td><td>[63:0] logic</td><td><p>goes to the stbuf for load-store fwdding</p></td></tr><tr><td>lsu&#8203;_commit&#8203;_dc5</td><td>in</td><td>logic</td><td><p>lsu commits</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf is draining</p></td></tr><tr><td>stbuf&#8203;_reqvld&#8203;_flushed&#8203;_any</td><td>out</td><td>logic</td><td><p>stbuf is flushed</p></td></tr><tr><td>stbuf&#8203;_addr&#8203;_any</td><td>out</td><td>[pt.LSU_SB_BITS-1:0] logic</td><td><p>address</p></td></tr><tr><td>stbuf&#8203;_data&#8203;_any</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>stbuf data</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_commit&#8203;_any</td><td>in</td><td>logic</td><td><p>pop the stbuf as it commite</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_empty&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stbuf is empty</p></td></tr><tr><td>lsu&#8203;_stbuf&#8203;_full&#8203;_any</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>stbuf is full</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc1</td><td>in</td><td>[pt.LSU_SB_BITS-1:0] logic</td><td><p>lsu address</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc1</td><td>in</td><td>[pt.LSU_SB_BITS-1:0] logic</td><td><p>lsu end addrress - needed to check unaligned</p></td></tr><tr><td>end&#8203;_addr&#8203;_dc2</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>end&#8203;_addr&#8203;_dc5</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_cmpen&#8203;_dc2</td><td>in</td><td>logic</td><td><p>needed for forwarding stbuf - load</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc1&#8203;_pre</td><td>in</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc2</td><td>in</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc5</td><td>in</td><td>eh2_lsu_pkt_t</td><td></td></tr><tr><td>picm&#8203;_fwd&#8203;_en&#8203;_dc2</td><td>out</td><td>logic</td><td></td></tr><tr><td>picm&#8203;_fwd&#8203;_data&#8203;_dc2</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_hi&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td><p>stbuf data</p></td></tr><tr><td>stbuf&#8203;_fwddata&#8203;_lo&#8203;_dc3</td><td>out</td><td>[pt.DCCM_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_hi&#8203;_dc3</td><td>out</td><td>[pt.DCCM_BYTE_WIDTH-1:0] logic</td><td></td></tr><tr><td>stbuf&#8203;_fwdbyteen&#8203;_lo&#8203;_dc3</td><td>out</td><td>[pt.DCCM_BYTE_WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.instantiations"><h3>Instantiations</h3><ul><li>WrPtrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>Flops</p></li></ul></ul><ul><li>RdPtrff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwdbyteen&#8203;_hi&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwdbyteen&#8203;_lo&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwddata&#8203;_hi&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>stbuf&#8203;_fwddata&#8203;_lo&#8203;_dc3ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_stbuf.svg"></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_stbuf.svid1-49o.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Total consumed entries</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>GenLdFwd : always_comb<ul style="list-style-type:none"><li><p>block: GenLdFwd</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>Finaldata : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0"><h2>Module eh2&#8203;_lsu&#8203;_trigger</h2><p>This design unit is implemented in <code>eh2&#8203;_lsu&#8203;_trigger.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.description"><h3>Description</h3><p>lsu_trigger</p></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>trigger&#8203;_pkt&#8203;_any</td><td>in</td><td>[3:0] [pt.NUM_THREADS-1:0] eh2_trigger_pkt_t</td><td><p>Trigger info from the decode</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc3</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet</p></td></tr><tr><td>lsu&#8203;_pkt&#8203;_dc4</td><td>in</td><td>eh2_lsu_pkt_t</td><td><p>lsu packet</p></td></tr><tr><td>lsu&#8203;_addr&#8203;_dc4</td><td>in</td><td>[31:0] logic</td><td><p>address</p></td></tr><tr><td>store&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td><p>store data</p></td></tr><tr><td>amo&#8203;_data&#8203;_dc3</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_trigger&#8203;_match&#8203;_dc4</td><td>out</td><td>[3:0] logic</td><td><p>match result</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.instantiations"><h3>Instantiations</h3><ul><li>store&#8203;_data&#8203;_trigger&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl">rvdffe</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_lsu_trigger.svg"></div><div id="platform:resourceSweRV-EH2designlsueh2_lsu_trigger.svid1-s0.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>Generate the trigger enable</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designeh2_mem.svid1-x0"><h2>Module eh2&#8203;_mem</h2><p>This design unit is implemented in <code>eh2&#8203;_mem.sv</code></p><p>This file depends on: <code>eh2_ifu_btb_mem.sv</code>, <code>eh2_ifu_iccm_mem.sv</code>, <code>eh2_def.sv</code>, <code>eh2_lsu_dccm_mem.sv</code>, <code>eh2_ifu_ic_mem.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designeh2_mem.svid1-x0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designeh2_mem.svid1-x0.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designeh2_mem.svid1-x0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>icm&#8203;_clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>in</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_clk&#8203;_override</td><td>in</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_wren</td><td>in</td><td>logic</td><td><p>DCCM ports</p></td></tr><tr><td>dccm&#8203;_rden</td><td>in</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_lo</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_hi</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>in</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_lo</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_hi</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.DCCM_NUM_BANKS-1:0] eh2_dccm_ext_in_pkt_t</td><td></td></tr><tr><td>iccm&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[1:0] [1:0] [pt.ICCM_NUM_BANKS/4-1:0] eh2_ccm_ext_in_pkt_t</td><td><p>ICCM ports</p></td></tr><tr><td>iccm&#8203;_rw&#8203;_addr</td><td>in</td><td>[pt.ICCM_BITS-1:1] logic</td><td></td></tr><tr><td>iccm&#8203;_buf&#8203;_correct&#8203;_ecc&#8203;_thr</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ICCM is doing a single bit error correct cycle</p></td></tr><tr><td>iccm&#8203;_correction&#8203;_state</td><td>in</td><td>logic</td><td><p>We are under a correction - This is needed to guard replacements when hit</p></td></tr><tr><td>iccm&#8203;_stop&#8203;_fetch</td><td>in</td><td>logic</td><td><p>Squash any lru updates on the red hits as we have fetched ahead</p></td></tr><tr><td>iccm&#8203;_corr&#8203;_scnd&#8203;_fetch</td><td>in</td><td>logic</td><td><p>dont match on middle bank when under correction</p></td></tr><tr><td>ifc&#8203;_select&#8203;_tid&#8203;_f1</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_wren</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_rden</td><td>in</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_wr&#8203;_size</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>iccm&#8203;_wr&#8203;_data</td><td>in</td><td>[77:0] logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_data</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_data&#8203;_ecc</td><td>out</td><td>[116:0] logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>in</td><td>[31:1] logic</td><td><p>Icache and Itag Ports</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Which way to write</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>in</td><td>logic</td><td><p>Premux data sel</p></td></tr><tr><td>ic&#8203;_data&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] [pt.ICACHE_NUM_WAYS-1:0] eh2_ic_data_ext_in_pkt_t</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] eh2_ic_tag_ext_in_pkt_t</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>in</td><td>[70:0] [pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>Data to fill to the Icache. With ECC</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>out</td><td>[63:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>out</td><td>[25:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>in</td><td>[pt.ICACHE_INDEX_HI:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>in</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_eccerr</td><td>out</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_parerr</td><td>out</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>out</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>btb&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[1:0] eh2_ccm_ext_in_pkt_t</td><td></td></tr><tr><td>btb&#8203;_wren</td><td>in</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rden</td><td>in</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rw&#8203;_addr</td><td>in</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank</p></td></tr><tr><td>btb&#8203;_rw&#8203;_addr&#8203;_f1</td><td>in</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank</p></td></tr><tr><td>btb&#8203;_sram&#8203;_wr&#8203;_data</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_rd&#8203;_tag&#8203;_f1</td><td>in</td><td>[pt.BTB_BTAG_SIZE-1:0] [1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_pkt</td><td>out</td><td>eh2_btb_sram_pkt</td><td></td></tr><tr><td>btb&#8203;_vbank0&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank1&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank2&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank3&#8203;_rd&#8203;_data&#8203;_f1</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designeh2_mem.svid1-x0.instantiations"><h3>Instantiations</h3><ul><li>active&#8203;_cg : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designeh2_mem.svid1-x0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_mem.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz"><h2>Module eh2&#8203;_pic&#8203;_ctrl</h2><p>This design unit is implemented in <code>eh2&#8203;_pic&#8203;_ctrl.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>beh_lib.sv</code></p><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr><tr><td>NUM&#8203;_LEVELS</td><td>unknown</td><td>$clog2(pt.PIC_TOTAL_INT_PLUS1)</td><td></td></tr><tr><td>INTPRIORITY&#8203;_BASE&#8203;_ADDR</td><td>unknown</td><td>pt.PIC_BASE_ADDR</td><td></td></tr><tr><td>INTPEND&#8203;_BASE&#8203;_ADDR</td><td>unknown</td><td>pt.PIC_BASE_ADDR + 32&#x27;h00001000</td><td></td></tr><tr><td>INTPEND&#8203;_THR&#8203;_BASE&#8203;_ADDR</td><td>unknown</td><td>pt.PIC_BASE_ADDR + 32&#x27;h00001800</td><td></td></tr><tr><td>INTENABLE&#8203;_BASE&#8203;_ADDR</td><td>unknown</td><td>pt.PIC_BASE_ADDR + 32&#x27;h00002000</td><td></td></tr><tr><td>EXT&#8203;_INTR&#8203;_PIC&#8203;_CONFIG</td><td>unknown</td><td>pt.PIC_BASE_ADDR + 32&#x27;h00003000</td><td></td></tr><tr><td>EXT&#8203;_INTR&#8203;_GW&#8203;_CONFIG</td><td>unknown</td><td>pt.PIC_BASE_ADDR + 32&#x27;h00004000</td><td></td></tr><tr><td>EXT&#8203;_INTR&#8203;_GW&#8203;_CLEAR</td><td>unknown</td><td>pt.PIC_BASE_ADDR + 32&#x27;h00005000</td><td></td></tr><tr><td>EXT&#8203;_INTR&#8203;_DELG&#8203;_REG</td><td>unknown</td><td>pt.PIC_BASE_ADDR + 32&#x27;h00006000</td><td></td></tr><tr><td>INTPEND&#8203;_SIZE</td><td>unknown</td><td>(pt.PIC_TOTAL_INT_PLUS1 &lt; 32) ? 32 : (pt.PIC_TOTAL_INT_PLUS1 &lt; 64) ? 64 : (pt.PIC_TOTAL_INT_PLUS1 &lt; 128) ? 128 : (pt.PIC_TOTAL_INT_PLUS1 &lt; 256) ? 256 : (pt.PIC_TOTAL_INT_PLUS1 &lt; 512) ? 512 : 1024</td><td></td></tr><tr><td>INT&#8203;_GRPS</td><td>unknown</td><td>INTPEND_SIZE / 32</td><td></td></tr><tr><td>INTPRIORITY&#8203;_BITS</td><td>unknown</td><td>4</td><td></td></tr><tr><td>ID&#8203;_BITS</td><td>unknown</td><td>8</td><td></td></tr><tr><td>GW&#8203;_CONFIG</td><td>int [pt.PIC_TOTAL_INT_PLUS1-1:0]</td><td>&#x27;{default:0}</td><td></td></tr><tr><td>INT&#8203;_ENABLE&#8203;_GRPS</td><td>unknown</td><td>(pt.PIC_TOTAL_INT_PLUS1 - 1) / 4</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>Core clock</p></td></tr><tr><td>free&#8203;_clk</td><td>in</td><td>logic</td><td><p>free clock</p></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td><p>Reset for all flops</p></td></tr><tr><td>clk&#8203;_override</td><td>in</td><td>logic</td><td><p>Clock over-ride for gating</p></td></tr><tr><td>io&#8203;_clk&#8203;_override</td><td>in</td><td>logic</td><td><p>PIC IO  Clock over-ride for gating</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU interface, halted</p></td></tr><tr><td>extintsrc&#8203;_req</td><td>in</td><td>[pt.PIC_TOTAL_INT_PLUS1-1:0] logic</td><td><p>Interrupt requests</p></td></tr><tr><td>picm&#8203;_rdaddr</td><td>in</td><td>[31:0] logic</td><td><p>Address of the register</p></td></tr><tr><td>picm&#8203;_wraddr</td><td>in</td><td>[31:0] logic</td><td><p>Address of the register</p></td></tr><tr><td>picm&#8203;_wr&#8203;_data</td><td>in</td><td>[31:0] logic</td><td><p>Data to be written to the register</p></td></tr><tr><td>picm&#8203;_wren</td><td>in</td><td>logic</td><td><p>Write enable to the register</p></td></tr><tr><td>picm&#8203;_rden</td><td>in</td><td>logic</td><td><p>Read enable for the register</p></td></tr><tr><td>picm&#8203;_rd&#8203;_thr</td><td>in</td><td>logic</td><td><p>Reading thread</p></td></tr><tr><td>picm&#8203;_mken</td><td>in</td><td>logic</td><td><p>Read the Mask for the register</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meicurpl</td><td>in</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Current Priority Level</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_meipt</td><td>in</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Current Priority Threshold</p></td></tr><tr><td>mexintpend&#8203;_out</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>External Inerrupt request to the core</p></td></tr><tr><td>claimid&#8203;_out</td><td>out</td><td>[7:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Claim Id of the requested interrupt</p></td></tr><tr><td>pl&#8203;_out</td><td>out</td><td>[3:0] [pt.NUM_THREADS-1:0] logic</td><td><p>Priority level of the requested interrupt</p></td></tr><tr><td>mhwakeup&#8203;_out</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Wake-up interrupt request</p></td></tr><tr><td>picm&#8203;_rd&#8203;_data</td><td>out</td><td>[31:0] logic</td><td><p>Read data of the register</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>scan mode</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.instantiations"><h3>Instantiations</h3><ul><li>pic&#8203;_addr&#8203;_c1&#8203;_cgc : rvoclkhdr</li><ul style="list-style-type:none"><li><p>C1 - 1 clock pulse for data</p></li></ul></ul><ul><li>pic&#8203;_data&#8203;_c1&#8203;_cgc : rvoclkhdr</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pic&#8203;_pri&#8203;_c1&#8203;_cgc : rvoclkhdr</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pic&#8203;_int&#8203;_c1&#8203;_cgc : rvoclkhdr</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>gw&#8203;_config&#8203;_c1&#8203;_cgc : rvoclkhdr</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_radd&#8203;_flop : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_wadd&#8203;_flop : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_wre&#8203;_flop : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_rde&#8203;_flop : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_rdt&#8203;_flop : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_mke&#8203;_flop : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>picm&#8203;_dat&#8203;_flop : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>curr&#8203;_thr&#8203;_ff : rvdff</li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>config&#8203;_reg&#8203;_ff : rvdffs</li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_pic_ctrl.svg"></div><div id="platform:resourceSweRV-EH2designeh2_pic_ctrl.svid1-7tz.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>INTPEND&#8203;_RD : always_comb</li></ul></div><div class="always-blocks"><ul><li>INTEN&#8203;_RD : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>mask3:0 = { 4&#x27;b1000 - 30b mask,4&#x27;b0100 - 31b mask, 4&#x27;b0010 - 28b mask, 4&#x27;b0001 - 32b mask }</p></li></ul></li></ul></div></div></div><div class="package" id="platform:resourceSweRV-EH2designincludeeh2_def.svid1-1b8"><h2>Package eh2&#8203;_pkg</h2><p>This design unit is implemented in <code>eh2&#8203;_def.sv</code></p><div id="platform:resourceSweRV-EH2designincludeeh2_def.svid1-1b8.description"><h3>Description</h3><p>eh2_pkg</p></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1-35"><h2>Module eh2&#8203;_ram</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1-35.description"><h3>Description</h3><p>parameterizable RAM for verilator sims</p></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1-35.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1-35.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>depth</td><td>unknown</td><td>2</td><td></td></tr><tr><td>width</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1-35.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(depth)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(width-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(width-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1-35.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_ram.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1-35.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc"><h2>Module eh2&#8203;_swerv</h2><p>This design unit is implemented in <code>eh2&#8203;_swerv.sv</code></p><p>This file depends on: <code>eh2_exu.sv</code>, <code>eh2_dec.sv</code>, <code>eh2_ifu.sv</code>, <code>eh2_pic_ctrl.sv</code>, <code>axi4_to_ahb.sv</code>, <code>eh2_dma_ctrl.sv</code>, <code>eh2_def.sv</code>, <code>eh2_dbg.sv</code>, <code>ahb_to_axi4.sv</code>, <code>beh_lib.sv</code>, <code>eh2_lsu.sv</code></p><div id="platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.description"><h3>Description</h3><p>eh2_swerv</p></div><div id="platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_rst&#8203;_l</td><td>in</td><td>logic</td><td><p>DM reset</p></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>core&#8203;_rst&#8203;_l</td><td>out</td><td>logic</td><td><p>This is &quot;rst_l | dbg_rst_l&quot;</p></td></tr><tr><td>active&#8203;_l2clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>free&#8203;_l2clk</td><td>out</td><td>logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_insn&#8203;_ip</td><td>out</td><td>[63:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_address&#8203;_ip</td><td>out</td><td>[63:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_valid&#8203;_ip</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_exception&#8203;_ip</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_ecause&#8203;_ip</td><td>out</td><td>[4:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_interrupt&#8203;_ip</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_tval&#8203;_ip</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td></td></tr><tr><td>icm&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_core&#8203;_ecc&#8203;_disable</td><td>out</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_clk&#8203;_override</td><td>out</td><td>logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_mhartstart</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>running harts</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Asynchronous Halt request to CPU</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Asynchronous Restart request to CPU</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>PMU interface, halted</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core Acknowledge to Halt request</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core Acknowledge to run request</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>core&#8203;_id</td><td>in</td><td>[31:4] logic</td><td><p>Core ID</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>debug breakpoint</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 1 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 2 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when pipe0 perf counter 3 has an event inc</p></td></tr><tr><td>dccm&#8203;_wren</td><td>out</td><td>logic</td><td><p>DCCM ports</p></td></tr><tr><td>dccm&#8203;_rden</td><td>out</td><td>logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_lo</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_addr&#8203;_hi</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_lo</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_addr&#8203;_hi</td><td>out</td><td>[pt.DCCM_BITS-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_lo</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_wr&#8203;_data&#8203;_hi</td><td>out</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_lo</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>dccm&#8203;_rd&#8203;_data&#8203;_hi</td><td>in</td><td>[pt.DCCM_FDATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>iccm&#8203;_rw&#8203;_addr</td><td>out</td><td>[pt.ICCM_BITS-1:1] logic</td><td><p>ICCM ports</p></td></tr><tr><td>iccm&#8203;_buf&#8203;_correct&#8203;_ecc&#8203;_thr</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>ICCM is doing a single bit error correct cycle</p></td></tr><tr><td>iccm&#8203;_correction&#8203;_state</td><td>out</td><td>logic</td><td><p>We are under a correction - This is needed to guard replacements when hit</p></td></tr><tr><td>iccm&#8203;_stop&#8203;_fetch</td><td>out</td><td>logic</td><td><p>The fetch needs to be ignored for replacement hit purposes</p></td></tr><tr><td>iccm&#8203;_corr&#8203;_scnd&#8203;_fetch</td><td>out</td><td>logic</td><td><p>dont match on middle bank when under correction</p></td></tr><tr><td>ifc&#8203;_select&#8203;_tid&#8203;_f1</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_wren</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_rden</td><td>out</td><td>logic</td><td></td></tr><tr><td>iccm&#8203;_wr&#8203;_size</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>iccm&#8203;_wr&#8203;_data</td><td>out</td><td>[77:0] logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_data</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>iccm&#8203;_rd&#8203;_data&#8203;_ecc</td><td>in</td><td>[116:0] logic</td><td></td></tr><tr><td>ic&#8203;_rw&#8203;_addr</td><td>out</td><td>[31:1] logic</td><td><p>ICache , ITAG  ports</p></td></tr><tr><td>ic&#8203;_tag&#8203;_valid</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_en</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Which way to write</p></td></tr><tr><td>ic&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td></td></tr><tr><td>ic&#8203;_wr&#8203;_data</td><td>out</td><td>[70:0] [pt.ICACHE_BANKS_WAY-1:0] logic</td><td><p>Data to fill to the Icache. With ECC</p></td></tr><tr><td>ic&#8203;_rd&#8203;_data</td><td>in</td><td>[63:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[70:0] logic</td><td><p>Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</p></td></tr><tr><td>ictag&#8203;_debug&#8203;_rd&#8203;_data</td><td>in</td><td>[25:0] logic</td><td><p>Debug icache tag.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_data</td><td>out</td><td>[70:0] logic</td><td><p>Debug wr cache.</p></td></tr><tr><td>ic&#8203;_eccerr</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_parerr</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_premux&#8203;_data</td><td>out</td><td>[63:0] logic</td><td><p>Premux data to be muxed with each way of the Icache.</p></td></tr><tr><td>ic&#8203;_sel&#8203;_premux&#8203;_data</td><td>out</td><td>logic</td><td><p>Select premux data</p></td></tr><tr><td>ic&#8203;_debug&#8203;_addr</td><td>out</td><td>[pt.ICACHE_INDEX_HI:3] logic</td><td><p>Read/Write addresss to the Icache.</p></td></tr><tr><td>ic&#8203;_debug&#8203;_rd&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug rd</p></td></tr><tr><td>ic&#8203;_debug&#8203;_wr&#8203;_en</td><td>out</td><td>logic</td><td><p>Icache debug wr</p></td></tr><tr><td>ic&#8203;_debug&#8203;_tag&#8203;_array</td><td>out</td><td>logic</td><td><p>Debug tag array</p></td></tr><tr><td>ic&#8203;_debug&#8203;_way</td><td>out</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td><p>Debug way. Rd or Wr.</p></td></tr><tr><td>ic&#8203;_rd&#8203;_hit</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] logic</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_perr</td><td>in</td><td>logic</td><td><p>Icache Tag parity error</p></td></tr><tr><td>btb&#8203;_sram&#8203;_pkt</td><td>in</td><td>eh2_btb_sram_pkt</td><td></td></tr><tr><td>btb&#8203;_vbank0&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank1&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank2&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_vbank3&#8203;_rd&#8203;_data&#8203;_f1</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_wren</td><td>out</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rden</td><td>out</td><td>logic</td><td></td></tr><tr><td>btb&#8203;_rw&#8203;_addr</td><td>out</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank</p></td></tr><tr><td>btb&#8203;_rw&#8203;_addr&#8203;_f1</td><td>out</td><td>[pt.BTB_ADDR_HI:1] [1:0] logic</td><td><p>per bank</p></td></tr><tr><td>btb&#8203;_sram&#8203;_wr&#8203;_data</td><td>out</td><td>[pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5-1:0] logic</td><td></td></tr><tr><td>btb&#8203;_sram&#8203;_rd&#8203;_tag&#8203;_f1</td><td>out</td><td>[pt.BTB_BTAG_SIZE-1:0] [1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- LSU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_bid</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>lsu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rid</td><td>in</td><td>[pt.LSU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- IFU AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_bid</td><td>in</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>ifu&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rid</td><td>in</td><td>[pt.IFU_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ifu&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td><p>-------------------------- SB AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awid</td><td>out</td><td>[pt.SB_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_awqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_bid</td><td>in</td><td>[pt.SB_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>sb&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arid</td><td>out</td><td>[pt.SB_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_araddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arregion</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_arqos</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rid</td><td>in</td><td>[pt.SB_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awvalid</td><td>in</td><td>logic</td><td><p>-------------------------- DMA AXI signals--------------------------
AXI Write Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_awready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awid</td><td>in</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awaddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_awburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wstrb</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_wlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_bid</td><td>out</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arvalid</td><td>in</td><td>logic</td><td><p>AXI Read Channels</p></td></tr><tr><td>dma&#8203;_axi&#8203;_arready</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arid</td><td>in</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_araddr</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arprot</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arlen</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_arburst</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rready</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rid</td><td>out</td><td>[pt.DMA_BUS_TAG-1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rresp</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_axi&#8203;_rlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>haddr</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>hburst</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>hmastlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>hprot</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>hsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>htrans</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>hwrite</td><td>out</td><td>logic</td><td></td></tr><tr><td>hrdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>hready</td><td>in</td><td>logic</td><td></td></tr><tr><td>hresp</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_haddr</td><td>out</td><td>[31:0] logic</td><td><p>LSU AHB Master</p></td></tr><tr><td>lsu&#8203;_hburst</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_hmastlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_hprot</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>lsu&#8203;_hsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>lsu&#8203;_htrans</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_hwrite</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_hwdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_hrdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>lsu&#8203;_hready</td><td>in</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_hresp</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_haddr</td><td>out</td><td>[31:0] logic</td><td><p>System Bus Debug Master</p></td></tr><tr><td>sb&#8203;_hburst</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_hmastlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_hprot</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>sb&#8203;_hsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>sb&#8203;_htrans</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>sb&#8203;_hwrite</td><td>out</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_hwdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_hrdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>sb&#8203;_hready</td><td>in</td><td>logic</td><td></td></tr><tr><td>sb&#8203;_hresp</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_haddr</td><td>in</td><td>[31:0] logic</td><td><p>DMA Slave</p></td></tr><tr><td>dma&#8203;_hburst</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_hmastlock</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_hprot</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>dma&#8203;_hsize</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dma&#8203;_htrans</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dma&#8203;_hwrite</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_hwdata</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_hreadyin</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_hsel</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_hrdata</td><td>out</td><td>[63:0] logic</td><td></td></tr><tr><td>dma&#8203;_hreadyout</td><td>out</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_hresp</td><td>out</td><td>logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dma&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dmi&#8203;_reg&#8203;_en</td><td>in</td><td>logic</td><td><p>access enable</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_addr</td><td>in</td><td>[6:0] logic</td><td><p>DM register address</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_wr&#8203;_en</td><td>in</td><td>logic</td><td><p>write enable</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_wdata</td><td>in</td><td>[31:0] logic</td><td><p>write data</p></td></tr><tr><td>dmi&#8203;_reg&#8203;_rdata</td><td>out</td><td>[31:0] logic</td><td><p>read data</p></td></tr><tr><td>extintsrc&#8203;_req</td><td>in</td><td>[pt.PIC_TOTAL_INT:1] logic</td><td></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Timer interrupt pending (from pin)</p></td></tr><tr><td>soft&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Software interrupt pending (from pin)</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.instantiations"><h3>Instantiations</h3><ul><li>free&#8203;_cg2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>active&#8203;_cg2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>free&#8203;_cg1 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>active&#8203;_cg1 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659">rvoclkhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dbg : <a href="#platform:resourceSweRV-EH2designdbgeh2_dbg.svid1-5iu">eh2&#8203;_dbg</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ifu : <a href="#platform:resourceSweRV-EH2designifueh2_ifu.svid1-3js">eh2&#8203;_ifu</a></li><ul style="list-style-type:none"><li><p>fetch</p></li></ul></ul><ul><li>dec : <a href="#platform:resourceSweRV-EH2designdeceh2_dec.svid1-4sl">eh2&#8203;_dec</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>exu : <a href="#platform:resourceSweRV-EH2designexueh2_exu.svid1-4vq">eh2&#8203;_exu</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>lsu : <a href="#platform:resourceSweRV-EH2designlsueh2_lsu.svid1-2pr">eh2&#8203;_lsu</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>pic&#8203;_ctrl&#8203;_inst : <a href="#platform:resourceSweRV-EH2configssnapshotsdefaultpic_map_auto.hid1-7tz">eh2&#8203;_pic&#8203;_ctrl</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dma&#8203;_ctrl : <a href="#platform:resourceSweRV-EH2designeh2_dma_ctrl.svid1-3w8">eh2&#8203;_dma&#8203;_ctrl</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_swerv.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k"><h2>Module eh2&#8203;_swerv&#8203;_wrapper</h2><p>This design unit is implemented in <code>eh2&#8203;_swerv&#8203;_wrapper.sv</code></p><p>This file depends on: <code>eh2_def.sv</code>, <code>eh2_mem.sv</code>, <code>eh2_swerv.sv</code>, <code>dmi_wrapper.v</code></p><div id="platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.description"><h3>Description</h3><p>$Id$</p><p>Function: Top wrapper file with eh2_swerv/mem instantiated inside
Comments:</p></div><div id="platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dbg&#8203;_rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>nmi&#8203;_int</td><td>in</td><td>logic</td><td></td></tr><tr><td>nmi&#8203;_vec</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>jtag&#8203;_id</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_insn&#8203;_ip</td><td>out</td><td>[63:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_address&#8203;_ip</td><td>out</td><td>[63:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_valid&#8203;_ip</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_exception&#8203;_ip</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_ecause&#8203;_ip</td><td>out</td><td>[4:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_interrupt&#8203;_ip</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>trace&#8203;_rv&#8203;_i&#8203;_tval&#8203;_ip</td><td>out</td><td>[31:0] [pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB master interface</p></td></tr><tr><td>ifu&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB master interface</p></td></tr><tr><td>dbg&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB master interface</p></td></tr><tr><td>dma&#8203;_bus&#8203;_clk&#8203;_en</td><td>in</td><td>logic</td><td><p>Clock ratio b/w cpu core clk &amp; AHB slave interface</p></td></tr><tr><td>dccm&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.DCCM_NUM_BANKS-1:0] eh2_dccm_ext_in_pkt_t</td><td></td></tr><tr><td>iccm&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[1:0] [1:0] [pt.ICCM_NUM_BANKS/4-1:0] eh2_ccm_ext_in_pkt_t</td><td></td></tr><tr><td>btb&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[1:0] eh2_ccm_ext_in_pkt_t</td><td></td></tr><tr><td>ic&#8203;_data&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_BANKS_WAY-1:0] [pt.ICACHE_NUM_WAYS-1:0] eh2_ic_data_ext_in_pkt_t</td><td></td></tr><tr><td>ic&#8203;_tag&#8203;_ext&#8203;_in&#8203;_pkt</td><td>in</td><td>[pt.ICACHE_NUM_WAYS-1:0] eh2_ic_tag_ext_in_pkt_t</td><td></td></tr><tr><td>timer&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>soft&#8203;_int</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td></td></tr><tr><td>extintsrc&#8203;_req</td><td>in</td><td>[pt.PIC_TOTAL_INT:1] logic</td><td></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt0</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when perf counter 0 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt1</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when perf counter 1 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt2</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when perf counter 2 has an event inc</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_perfcnt3</td><td>out</td><td>[1:0] [pt.NUM_THREADS-1:0] logic</td><td><p>toggles when perf counter 3 has an event inc</p></td></tr><tr><td>jtag&#8203;_tck</td><td>in</td><td>logic</td><td><p>JTAG clk</p></td></tr><tr><td>jtag&#8203;_tms</td><td>in</td><td>logic</td><td><p>JTAG TMS</p></td></tr><tr><td>jtag&#8203;_tdi</td><td>in</td><td>logic</td><td><p>JTAG tdi</p></td></tr><tr><td>jtag&#8203;_trst&#8203;_n</td><td>in</td><td>logic</td><td><p>JTAG Reset</p></td></tr><tr><td>jtag&#8203;_tdo</td><td>out</td><td>logic</td><td><p>JTAG TDO</p></td></tr><tr><td>core&#8203;_id</td><td>in</td><td>[31:4] logic</td><td><p>Core ID</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async halt request</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async run request</p></td></tr><tr><td>mpc&#8203;_reset&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run/halt after reset</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Halt ack</p></td></tr><tr><td>mpc&#8203;_debug&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Run ack</p></td></tr><tr><td>debug&#8203;_brkpt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>debug breakpoint</p></td></tr><tr><td>dec&#8203;_tlu&#8203;_mhartstart</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>running harts</p></td></tr><tr><td>i&#8203;_cpu&#8203;_halt&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async halt req to CPU</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>core response to halt</p></td></tr><tr><td>o&#8203;_cpu&#8203;_halt&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>1&#x27;b1 indicates core is halted</p></td></tr><tr><td>o&#8203;_debug&#8203;_mode&#8203;_status</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</p></td></tr><tr><td>i&#8203;_cpu&#8203;_run&#8203;_req</td><td>in</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Async restart req to CPU</p></td></tr><tr><td>o&#8203;_cpu&#8203;_run&#8203;_ack</td><td>out</td><td>[pt.NUM_THREADS-1:0] logic</td><td><p>Core response to run req</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td><p>To enable scan mode</p></td></tr><tr><td>mbist&#8203;_mode</td><td>in</td><td>logic</td><td><p>to enable mbist</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.instantiations"><h3>Instantiations</h3><ul><li>dmi&#8203;_wrapper : <a href="#platform:resourceSweRV-EH2designdmidmi_wrapper.vid1-47">dmi&#8203;_wrapper</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>swerv : <a href="#platform:resourceSweRV-EH2designeh2_swerv.svid1-6lc">eh2&#8203;_swerv</a></li><ul style="list-style-type:none"><li><p>Instantiate the eh2_swerv core</p></li></ul></ul><ul><li>mem : <a href="#platform:resourceSweRV-EH2designeh2_mem.svid1-x0">eh2&#8203;_mem</a></li><ul style="list-style-type:none"><li><p>Instantiate the mem</p></li></ul></ul></div><div id="platform:resourceSweRV-EH2designeh2_swerv_wrapper.svid1-18k.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.eh2_swerv_wrapper.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v"><h2>Module ram&#8203;_1024x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x20.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid13u-16v.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx"><h2>Module ram&#8203;_1024x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid48w-4bx.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7"><h2>Module ram&#8203;_1024x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4o6-4r7.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9"><h2>Module ram&#8203;_1024x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x34.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1p8-1s9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidok-rl"><h2>Module ram&#8203;_1024x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.description"><h3>Description</h3><p>need this for the 48KB DCCM option)</p></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidok-rl.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj"><h2>Module ram&#8203;_1024x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x42.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ni-3qj.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp"><h2>Module ram&#8203;_1024x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2do-2gp.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid324-355"><h2>Module ram&#8203;_1024x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid324-355.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid324-355.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid324-355.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1024x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid324-355.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1"><h2>Module ram&#8203;_128x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x20.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1d0-1g1.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3"><h2>Module ram&#8203;_128x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4i2-4l3.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h"><h2>Module ram&#8203;_128x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid53g-56h.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f"><h2>Module ram&#8203;_128x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x34.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1ye-21f.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t"><h2>Module ram&#8203;_128x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid10s-13t.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp"><h2>Module ram&#8203;_128x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x42.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3wo-3zp.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv"><h2>Module ram&#8203;_128x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2mu-2pv.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb"><h2>Module ram&#8203;_128x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_128x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ba-3eb.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidli-oj"><h2>Module ram&#8203;_1536x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.description"><h3>Description</h3><p>need this for the 48KB DCCM option)</p></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1536)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_1536x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidli-oj.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid68-99"><h2>Module ram&#8203;_16384x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid68-99.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid68-99.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(16384)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid68-99.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_16384x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid68-99.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v"><h2>Module ram&#8203;_2048x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid45u-48v.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb"><h2>Module ram&#8203;_2048x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4ua-4xb.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7"><h2>Module ram&#8203;_2048x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x34.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1m6-1p7.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidig-lh"><h2>Module ram&#8203;_2048x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidig-lh.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidig-lh.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidig-lh.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidig-lh.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh"><h2>Module ram&#8203;_2048x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x42.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3kg-3nh.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn"><h2>Module ram&#8203;_2048x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2am-2dn.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323"><h2>Module ram&#8203;_2048x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_2048x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2z2-323.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz"><h2>Module ram&#8203;_256x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x20.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid19y-1cz.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1"><h2>Module ram&#8203;_256x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4f0-4i1.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f"><h2>Module ram&#8203;_256x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid50e-53f.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd"><h2>Module ram&#8203;_256x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x34.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1vc-1yd.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r"><h2>Module ram&#8203;_256x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidxq-10r.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn"><h2>Module ram&#8203;_256x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x42.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3tm-3wn.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt"><h2>Module ram&#8203;_256x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2js-2mt.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9"><h2>Module ram&#8203;_256x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_256x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid388-3b9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidfe-if"><h2>Module ram&#8203;_3072x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidfe-if.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidfe-if.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(3072)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidfe-if.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_3072x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidfe-if.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid36-67"><h2>Module ram&#8203;_32768x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid36-67.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid36-67.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(32768)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid36-67.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_32768x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid36-67.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn"><h2>Module ram&#8203;_32x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(32)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_32x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5cm-5fn.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl"><h2>Module ram&#8203;_32x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(32)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_32x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid59k-5cl.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t"><h2>Module ram&#8203;_4096x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid42s-45t.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9"><h2>Module ram&#8203;_4096x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4r8-4u9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5"><h2>Module ram&#8203;_4096x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x34.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1j4-1m5.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd"><h2>Module ram&#8203;_4096x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidcc-fd.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf"><h2>Module ram&#8203;_4096x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x42.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3he-3kf.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al"><h2>Module ram&#8203;_4096x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid27k-2al.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1"><h2>Module ram&#8203;_4096x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_4096x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2w0-2z1.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x"><h2>Module ram&#8203;_512x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x20.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid16w-19x.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez"><h2>Module ram&#8203;_512x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4by-4ez.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d"><h2>Module ram&#8203;_512x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4xc-50d.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb"><h2>Module ram&#8203;_512x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x34.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1sa-1vb.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp"><h2>Module ram&#8203;_512x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.sviduo-xp.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl"><h2>Module ram&#8203;_512x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x42.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3qk-3tl.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr"><h2>Module ram&#8203;_512x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2gq-2jr.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid356-387"><h2>Module ram&#8203;_512x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid356-387.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid356-387.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid356-387.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_512x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid356-387.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3"><h2>Module ram&#8203;_64x20</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(20-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x20.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid1g2-1j3.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5"><h2>Module ram&#8203;_64x22</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(22-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x22.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid4l4-4o5.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j"><h2>Module ram&#8203;_64x26</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(26-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x26.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid56i-59j.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h"><h2>Module ram&#8203;_64x34</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(34-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x34.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid21g-24h.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r"><h2>Module ram&#8203;_64x42</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(42-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x42.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3zq-42r.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx"><h2>Module ram&#8203;_64x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2pw-2sx.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd"><h2>Module ram&#8203;_64x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_64x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid3ec-3hd.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidrm-un"><h2>Module ram&#8203;_768x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidrm-un.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidrm-un.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(768)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidrm-un.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_768x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidrm-un.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb"><h2>Module ram&#8203;_8192x39</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(8192)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(39-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_8192x39.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9a-cb.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j"><h2>Module ram&#8203;_8192x68</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(8192)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(68-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_8192x68.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid24i-27j.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz"><h2>Module ram&#8203;_8192x71</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(8192)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(71-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_8192x71.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid2sy-2vz.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct"><h2>Module ram&#8203;_be&#8203;_1024x104</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x104.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid99h-9ct.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av"><h2>Module ram&#8203;_be&#8203;_1024x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid77j-7av.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3"><h2>Module ram&#8203;_be&#8203;_1024x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5pr-5t3.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r"><h2>Module ram&#8203;_be&#8203;_1024x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7yf-81r.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz"><h2>Module ram&#8203;_be&#8203;_1024x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6gn-6jz.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv"><h2>Module ram&#8203;_be&#8203;_1024x44</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x44.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidakj-anv.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa"><h2>Module ram&#8203;_be&#8203;_1024x52</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x52.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ly-8pa.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c"><h2>Module ram&#8203;_be&#8203;_1024x88</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(1024)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_1024x88.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9x0-a0c.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw"><h2>Module ram&#8203;_be&#8203;_128x104</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x104.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9jk-9mw.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe"><h2>Module ram&#8203;_be&#8203;_128x120</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x120.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb82-bbe.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky"><h2>Module ram&#8203;_be&#8203;_128x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7hm-7ky.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636"><h2>Module ram&#8203;_be&#8203;_128x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5zu-636.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu"><h2>Module ram&#8203;_be&#8203;_128x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid88i-8bu.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2"><h2>Module ram&#8203;_be&#8203;_128x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6qq-6u2.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy"><h2>Module ram&#8203;_be&#8203;_128x44</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x44.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaum-axy.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd"><h2>Module ram&#8203;_be&#8203;_128x52</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x52.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8w1-8zd.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7"><h2>Module ram&#8203;_be&#8203;_128x60</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x60.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbov-bs7.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf"><h2>Module ram&#8203;_be&#8203;_128x88</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(128)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_128x88.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svida73-aaf.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid964-99g"><h2>Module ram&#8203;_be&#8203;_2048x104</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid964-99g.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid964-99g.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid964-99g.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x104.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid964-99g.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid746-77i"><h2>Module ram&#8203;_be&#8203;_2048x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid746-77i.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid746-77i.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid746-77i.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid746-77i.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq"><h2>Module ram&#8203;_be&#8203;_2048x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5me-5pq.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye"><h2>Module ram&#8203;_be&#8203;_2048x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7v2-7ye.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm"><h2>Module ram&#8203;_be&#8203;_2048x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6da-6gm.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki"><h2>Module ram&#8203;_be&#8203;_2048x44</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x44.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidah6-aki.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx"><h2>Module ram&#8203;_be&#8203;_2048x52</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x52.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8il-8lx.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz"><h2>Module ram&#8203;_be&#8203;_2048x88</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(2048)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_2048x88.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9tn-9wz.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj"><h2>Module ram&#8203;_be&#8203;_256x104</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x104.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9g7-9jj.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber"><h2>Module ram&#8203;_be&#8203;_256x120</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x120.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbbf-ber.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl"><h2>Module ram&#8203;_be&#8203;_256x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7e9-7hl.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt"><h2>Module ram&#8203;_be&#8203;_256x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5wh-5zt.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid855-88h"><h2>Module ram&#8203;_be&#8203;_256x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid855-88h.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid855-88h.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid855-88h.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid855-88h.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp"><h2>Module ram&#8203;_be&#8203;_256x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6nd-6qp.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul"><h2>Module ram&#8203;_be&#8203;_256x44</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x44.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidar9-aul.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0"><h2>Module ram&#8203;_be&#8203;_256x52</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x52.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8so-8w0.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk"><h2>Module ram&#8203;_be&#8203;_256x60</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x60.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbs8-bvk.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72"><h2>Module ram&#8203;_be&#8203;_256x88</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(256)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_256x88.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svida3q-a72.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o"><h2>Module ram&#8203;_be&#8203;_32x124</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(32)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(124-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(124-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(124-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_32x124.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb1c-b4o.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh"><h2>Module ram&#8203;_be&#8203;_32x62</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(32)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(62-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(62-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(62-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_32x62.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbi5-blh.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid92r-963"><h2>Module ram&#8203;_be&#8203;_4096x104</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid92r-963.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid92r-963.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid92r-963.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x104.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid92r-963.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid70t-745"><h2>Module ram&#8203;_be&#8203;_4096x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid70t-745.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid70t-745.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid70t-745.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid70t-745.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md"><h2>Module ram&#8203;_be&#8203;_4096x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5j1-5md.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1"><h2>Module ram&#8203;_be&#8203;_4096x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7rp-7v1.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9"><h2>Module ram&#8203;_be&#8203;_4096x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid69x-6d9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5"><h2>Module ram&#8203;_be&#8203;_4096x44</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x44.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidadt-ah5.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik"><h2>Module ram&#8203;_be&#8203;_4096x52</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x52.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8f8-8ik.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm"><h2>Module ram&#8203;_be&#8203;_4096x88</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(4096)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_4096x88.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9qa-9tm.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6"><h2>Module ram&#8203;_be&#8203;_512x104</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x104.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9cu-9g6.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4"><h2>Module ram&#8203;_be&#8203;_512x120</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x120.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbes-bi4.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8"><h2>Module ram&#8203;_be&#8203;_512x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7aw-7e8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg"><h2>Module ram&#8203;_be&#8203;_512x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5t4-5wg.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid81s-854"><h2>Module ram&#8203;_be&#8203;_512x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid81s-854.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid81s-854.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid81s-854.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid81s-854.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc"><h2>Module ram&#8203;_be&#8203;_512x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6k0-6nc.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8"><h2>Module ram&#8203;_be&#8203;_512x44</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x44.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidanw-ar8.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn"><h2>Module ram&#8203;_be&#8203;_512x52</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x52.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8pb-8sn.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx"><h2>Module ram&#8203;_be&#8203;_512x60</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x60.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbvl-byx.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p"><h2>Module ram&#8203;_be&#8203;_512x88</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(512)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_512x88.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svida0d-a3p.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9"><h2>Module ram&#8203;_be&#8203;_64x104</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(104-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x104.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid9mx-9q9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81"><h2>Module ram&#8203;_be&#8203;_64x120</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(120-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x120.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidb4p-b81.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob"><h2>Module ram&#8203;_be&#8203;_64x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7kz-7ob.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid637-66j"><h2>Module ram&#8203;_be&#8203;_64x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid637-66j.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid637-66j.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid637-66j.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid637-66j.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7"><h2>Module ram&#8203;_be&#8203;_64x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8bv-8f7.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf"><h2>Module ram&#8203;_be&#8203;_64x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6u3-6xf.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b"><h2>Module ram&#8203;_be&#8203;_64x44</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(44-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x44.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaxz-b1b.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q"><h2>Module ram&#8203;_be&#8203;_64x52</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(52-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x52.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid8ze-92q.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou"><h2>Module ram&#8203;_be&#8203;_64x60</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(60-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x60.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidbli-bou.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads"><h2>Module ram&#8203;_be&#8203;_64x88</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(64)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(88-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_64x88.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svidaag-ads.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s"><h2>Module ram&#8203;_be&#8203;_8192x136</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(8192)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(136-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_8192x136.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid6xg-70s.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0"><h2>Module ram&#8203;_be&#8203;_8192x142</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(8192)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(142-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_8192x142.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid5fo-5j0.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro"><h2>Module ram&#8203;_be&#8203;_8192x272</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(8192)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(272-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_8192x272.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid7oc-7ro.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w"><h2>Module ram&#8203;_be&#8203;_8192x284</h2><p>This design unit is implemented in <code>mem&#8203;_lib.sv</code></p><div id="platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ADR</td><td>in</td><td>[$clog2(8192)-1:0] logic</td><td></td></tr><tr><td>D</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WEM</td><td>in</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>Q</td><td>out</td><td>[(284-1):0] logic</td><td></td></tr><tr><td>WE</td><td>in</td><td>logic</td><td></td></tr><tr><td>ME</td><td>in</td><td>logic</td><td></td></tr><tr><td>CLK</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST1</td><td>in</td><td>logic</td><td></td></tr><tr><td>RME</td><td>in</td><td>logic</td><td></td></tr><tr><td>RM</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>LS</td><td>in</td><td>logic</td><td></td></tr><tr><td>DS</td><td>in</td><td>logic</td><td></td></tr><tr><td>SD</td><td>in</td><td>logic</td><td></td></tr><tr><td>TEST&#8203;_RNM</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC1</td><td>in</td><td>logic</td><td></td></tr><tr><td>BC2</td><td>in</td><td>logic</td><td></td></tr><tr><td>ROP</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.ram_be_8192x284.svg"></div><div id="platform:resourceSweRV-EH2designlibmem_lib.svid66k-69w.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h"><h2>Module rvarbiter2</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ready</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>shift</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>tid</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h.instantiations"><h3>Instantiations</h3><ul><li>favor&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>only update if 2 ready threads</p></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid220-25h.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvarbiter2.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z"><h2>Module rvarbiter2&#8203;_fpga</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ready</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>shift</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rawclk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>tid</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z.instantiations"><h3>Instantiations</h3><ul><li>favor&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s">rvdffs&#8203;_fpga</a></li><ul style="list-style-type:none"><li><p>only update if 2 ready threads</p></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1yg-21z.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvarbiter2_fpga.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290"><h2>Module rvarbiter2&#8203;_pic</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.description"><h3>Description</h3><p>bring out the favor bit as an output</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>ready</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>shift</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>tid</td><td>out</td><td>logic</td><td></td></tr><tr><td>favor</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.instantiations"><h3>Instantiations</h3><ul><li>favor&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li><p>only update if 2 ready threads</p></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid25i-290.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvarbiter2_pic.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8"><h2>Module rvarbiter2&#8203;_smt</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>flush</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ready&#8203;_in</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>lsu&#8203;_in</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>mul&#8203;_in</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>i0&#8203;_only&#8203;_in</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>thread&#8203;_stall&#8203;_in</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>force&#8203;_favor&#8203;_flip</td><td>in</td><td>logic</td><td></td></tr><tr><td>shift</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>ready</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>i0&#8203;_sel&#8203;_i0&#8203;_t1</td><td>out</td><td>logic</td><td></td></tr><tr><td>i1&#8203;_sel&#8203;_i1</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>i1&#8203;_sel&#8203;_i0</td><td>out</td><td>[1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8.instantiations"><h3>Instantiations</h3><ul><li>flushff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>ready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>update&#8203;_favor&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>favor&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>fready&#8203;_ff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid291-2n8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvarbiter2_smt.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw"><h2>Module rvbradder</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.description"><h3>Description</h3><p>rvbradder</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>pt</td><td>eh2_param_t</td><td>&#x27;{ ATOMIC_ENABLE : 5&#x27;h01 , BHT_ADDR_HI : 8&#x27;h09 , BHT_ADDR_LO : 6&#x27;h03 , BHT_ARRAY_DEPTH : 16&#x27;h0080 , BHT_GHR_HASH_1 : 5&#x27;h00 , BHT_GHR_SIZE : 8&#x27;h07 , BHT_SIZE : 17&#x27;h00200 , BITMANIP_ZBA : 5&#x27;h01 , BITMANIP_ZBB : 5&#x27;h01 , BITMANIP_ZBC : 5&#x27;h01 , BITMANIP_ZBE : 5&#x27;h00 , BITMANIP_ZBF : 5&#x27;h00 , BITMANIP_ZBP : 5&#x27;h00 , BITMANIP_ZBR : 5&#x27;h00 , BITMANIP_ZBS : 5&#x27;h01 , BTB_ADDR_HI : 9&#x27;h009 , BTB_ADDR_LO : 7&#x27;h03 , BTB_ARRAY_DEPTH : 15&#x27;h0080 , BTB_BTAG_FOLD : 5&#x27;h00 , BTB_BTAG_SIZE : 10&#x27;h005 , BTB_BYPASS_ENABLE : 5&#x27;h01 , BTB_FOLD2_INDEX_HASH : 5&#x27;h00 , BTB_FULLYA : 5&#x27;h00 , BTB_INDEX1_HI : 9&#x27;h009 , BTB_INDEX1_LO : 9&#x27;h003 , BTB_INDEX2_HI : 9&#x27;h010 , BTB_INDEX2_LO : 9&#x27;h00A , BTB_INDEX3_HI : 9&#x27;h017 , BTB_INDEX3_LO : 9&#x27;h011 , BTB_NUM_BYPASS : 8&#x27;h08 , BTB_NUM_BYPASS_WIDTH : 8&#x27;h04 , BTB_SIZE : 17&#x27;h00200 , BTB_TOFFSET_SIZE : 9&#x27;h00C , BTB_USE_SRAM : 5&#x27;h00 , BUILD_AHB_LITE : 4&#x27;h0 , BUILD_AXI4 : 5&#x27;h01 , BUILD_AXI_NATIVE : 5&#x27;h01 , BUS_PRTY_DEFAULT : 6&#x27;h03 , DATA_ACCESS_ADDR0 : 36&#x27;h000000000 , DATA_ACCESS_ADDR1 : 36&#x27;h0C0000000 , DATA_ACCESS_ADDR2 : 36&#x27;h0A0000000 , DATA_ACCESS_ADDR3 : 36&#x27;h080000000 , DATA_ACCESS_ADDR4 : 36&#x27;h000000000 , DATA_ACCESS_ADDR5 : 36&#x27;h000000000 , DATA_ACCESS_ADDR6 : 36&#x27;h000000000 , DATA_ACCESS_ADDR7 : 36&#x27;h000000000 , DATA_ACCESS_ENABLE0 : 5&#x27;h01 , DATA_ACCESS_ENABLE1 : 5&#x27;h01 , DATA_ACCESS_ENABLE2 : 5&#x27;h01 , DATA_ACCESS_ENABLE3 : 5&#x27;h01 , DATA_ACCESS_ENABLE4 : 5&#x27;h00 , DATA_ACCESS_ENABLE5 : 5&#x27;h00 , DATA_ACCESS_ENABLE6 : 5&#x27;h00 , DATA_ACCESS_ENABLE7 : 5&#x27;h00 , DATA_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , DATA_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , DATA_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , DATA_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , DATA_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , DATA_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , DCCM_BANK_BITS : 7&#x27;h03 , DCCM_BITS : 9&#x27;h010 , DCCM_BYTE_WIDTH : 7&#x27;h04 , DCCM_DATA_WIDTH : 10&#x27;h020 , DCCM_ECC_WIDTH : 7&#x27;h07 , DCCM_ENABLE : 5&#x27;h01 , DCCM_FDATA_WIDTH : 10&#x27;h027 , DCCM_INDEX_BITS : 8&#x27;h0B , DCCM_NUM_BANKS : 9&#x27;h008 , DCCM_REGION : 8&#x27;h0F , DCCM_SADR : 36&#x27;h0F0040000 , DCCM_SIZE : 14&#x27;h0040 , DCCM_WIDTH_BITS : 6&#x27;h02 , DIV_BIT : 7&#x27;h04 , DIV_NEW : 5&#x27;h01 , DMA_BUF_DEPTH : 7&#x27;h05 , DMA_BUS_ID : 9&#x27;h001 , DMA_BUS_PRTY : 6&#x27;h02 , DMA_BUS_TAG : 8&#x27;h01 , FAST_INTERRUPT_REDIRECT : 5&#x27;h01 , ICACHE_2BANKS : 5&#x27;h01 , ICACHE_BANK_BITS : 7&#x27;h01 , ICACHE_BANK_HI : 7&#x27;h03 , ICACHE_BANK_LO : 6&#x27;h03 , ICACHE_BANK_WIDTH : 8&#x27;h08 , ICACHE_BANKS_WAY : 7&#x27;h02 , ICACHE_BEAT_ADDR_HI : 8&#x27;h05 , ICACHE_BEAT_BITS : 8&#x27;h03 , ICACHE_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_DATA_DEPTH : 18&#x27;h00200 , ICACHE_DATA_INDEX_LO : 7&#x27;h04 , ICACHE_DATA_WIDTH : 11&#x27;h040 , ICACHE_ECC : 5&#x27;h01 , ICACHE_ENABLE : 5&#x27;h01 , ICACHE_FDATA_WIDTH : 11&#x27;h047 , ICACHE_INDEX_HI : 9&#x27;h00C , ICACHE_LN_SZ : 11&#x27;h040 , ICACHE_NUM_BEATS : 8&#x27;h08 , ICACHE_NUM_BYPASS : 8&#x27;h04 , ICACHE_NUM_BYPASS_WIDTH : 8&#x27;h03 , ICACHE_NUM_WAYS : 7&#x27;h04 , ICACHE_ONLY : 5&#x27;h00 , ICACHE_SCND_LAST : 8&#x27;h06 , ICACHE_SIZE : 13&#x27;h0020 , ICACHE_STATUS_BITS : 7&#x27;h03 , ICACHE_TAG_BYPASS_ENABLE : 5&#x27;h01 , ICACHE_TAG_DEPTH : 17&#x27;h00080 , ICACHE_TAG_INDEX_LO : 7&#x27;h06 , ICACHE_TAG_LO : 9&#x27;h00D , ICACHE_TAG_NUM_BYPASS : 8&#x27;h02 , ICACHE_TAG_NUM_BYPASS_WIDTH : 8&#x27;h02 , ICACHE_WAYPACK : 5&#x27;h01 , ICCM_BANK_BITS : 7&#x27;h02 , ICCM_BANK_HI : 9&#x27;h003 , ICCM_BANK_INDEX_LO : 9&#x27;h004 , ICCM_BITS : 9&#x27;h010 , ICCM_ENABLE : 5&#x27;h01 , ICCM_ICACHE : 5&#x27;h01 , ICCM_INDEX_BITS : 8&#x27;h0C , ICCM_NUM_BANKS : 9&#x27;h004 , ICCM_ONLY : 5&#x27;h00 , ICCM_REGION : 8&#x27;h0E , ICCM_SADR : 36&#x27;h0EE000000 , ICCM_SIZE : 14&#x27;h0040 , IFU_BUS_ID : 5&#x27;h01 , IFU_BUS_PRTY : 6&#x27;h02 , IFU_BUS_TAG : 8&#x27;h04 , INST_ACCESS_ADDR0 : 36&#x27;h000000000 , INST_ACCESS_ADDR1 : 36&#x27;h0C0000000 , INST_ACCESS_ADDR2 : 36&#x27;h0A0000000 , INST_ACCESS_ADDR3 : 36&#x27;h080000000 , INST_ACCESS_ADDR4 : 36&#x27;h000000000 , INST_ACCESS_ADDR5 : 36&#x27;h000000000 , INST_ACCESS_ADDR6 : 36&#x27;h000000000 , INST_ACCESS_ADDR7 : 36&#x27;h000000000 , INST_ACCESS_ENABLE0 : 5&#x27;h01 , INST_ACCESS_ENABLE1 : 5&#x27;h01 , INST_ACCESS_ENABLE2 : 5&#x27;h01 , INST_ACCESS_ENABLE3 : 5&#x27;h01 , INST_ACCESS_ENABLE4 : 5&#x27;h00 , INST_ACCESS_ENABLE5 : 5&#x27;h00 , INST_ACCESS_ENABLE6 : 5&#x27;h00 , INST_ACCESS_ENABLE7 : 5&#x27;h00 , INST_ACCESS_MASK0 : 36&#x27;h07FFFFFFF , INST_ACCESS_MASK1 : 36&#x27;h03FFFFFFF , INST_ACCESS_MASK2 : 36&#x27;h01FFFFFFF , INST_ACCESS_MASK3 : 36&#x27;h00FFFFFFF , INST_ACCESS_MASK4 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK5 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK6 : 36&#x27;h0FFFFFFFF , INST_ACCESS_MASK7 : 36&#x27;h0FFFFFFFF , LOAD_TO_USE_BUS_PLUS1 : 5&#x27;h00 , LOAD_TO_USE_PLUS1 : 5&#x27;h00 , LSU_BUS_ID : 5&#x27;h01 , LSU_BUS_PRTY : 6&#x27;h02 , LSU_BUS_TAG : 8&#x27;h04 , LSU_NUM_NBLOAD : 9&#x27;h008 , LSU_NUM_NBLOAD_WIDTH : 7&#x27;h03 , LSU_SB_BITS : 9&#x27;h010 , LSU_STBUF_DEPTH : 8&#x27;h0A , NO_ICCM_NO_ICACHE : 5&#x27;h00 , NO_SECONDARY_ALU : 5&#x27;h00 , NUM_THREADS : 6&#x27;h01 , PIC_2CYCLE : 5&#x27;h01 , PIC_BASE_ADDR : 36&#x27;h0F00C0000 , PIC_BITS : 9&#x27;h00F , PIC_INT_WORDS : 8&#x27;h04 , PIC_REGION : 8&#x27;h0F , PIC_SIZE : 13&#x27;h0020 , PIC_TOTAL_INT : 12&#x27;h07F , PIC_TOTAL_INT_PLUS1 : 13&#x27;h0080 , RET_STACK_SIZE : 8&#x27;h04 , SB_BUS_ID : 5&#x27;h01 , SB_BUS_PRTY : 6&#x27;h02 , SB_BUS_TAG : 8&#x27;h01 , TIMER_LEGAL_EN : 5&#x27;h01 }</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>pc</td><td>in</td><td>[31:1] logic</td><td></td></tr><tr><td>offset</td><td>in</td><td>[pt.BTB_TOFFSET_SIZE:1] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[31:1] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2rp-3cw.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvbradder.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c"><h2>Module rvclkhdr</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.description"><h3>Description</h3><p>rvclkhdr</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>l1clk</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.instantiations"><h3>Instantiations</h3><ul><li>clkhdr : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f">clockhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid63g-64c.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvclkhdr.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q"><h2>Module rvdff</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdff.svg"></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_ff</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv"><h2>Module rvdff2ie</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.description"><h3>Description</h3><p>splits into 2 &quot;equal&quot; flops</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>16</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>int&#x27;(WIDTH/2)</td><td></td></tr><tr><td>RIGHT</td><td>unknown</td><td>WIDTH-LEFT</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMSB-LEFT+1</td><td></td></tr><tr><td>RMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>RLSB</td><td>unknown</td><td>LLSB-RIGHT</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1o9-1sv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdff2ie.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8"><h2>Module rvdff2iee</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.description"><h3>Description</h3><p>ie flop but it has an .en input
splits into 2 &quot;equal&quot; flops</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>16</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>int&#x27;(WIDTH/2)</td><td></td></tr><tr><td>RIGHT</td><td>unknown</td><td>WIDTH-LEFT</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMSB-LEFT+1</td><td></td></tr><tr><td>RMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>RLSB</td><td>unknown</td><td>LLSB-RIGHT</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1jh-1o8.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdff2iee.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no"><h2>Module rvdff4e</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.description"><h3>Description</h3><p>rvdffe</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LEFTMOST</td><td>unknown</td><td>int&#x27;(WIDTH/4)</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>LEFTMOST</td><td></td></tr><tr><td>RIGHT</td><td>unknown</td><td>LEFTMOST</td><td></td></tr><tr><td>RIGHTMOST</td><td>unknown</td><td>WIDTH - LEFTMOST - LEFT - RIGHT</td><td></td></tr><tr><td>LMMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LMLSB</td><td>unknown</td><td>LMMSB-LEFTMOST+1</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>LMLSB-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMLSB-LEFT</td><td></td></tr><tr><td>RMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>RLSB</td><td>unknown</td><td>LLSB-RIGHT</td><td></td></tr><tr><td>RMMSB</td><td>unknown</td><td>RLSB-1</td><td></td></tr><tr><td>RMLSB</td><td>unknown</td><td>RLSB-RIGHTMOST</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>[3:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidg5-no.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdff4e.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4"><h2>Module rvdff4iee</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.description"><h3>Description</h3><p>rvdffe</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>64</td><td></td></tr><tr><td>LEFTMOST</td><td>unknown</td><td>int&#x27;(WIDTH/4)</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>LEFTMOST</td><td></td></tr><tr><td>RIGHT</td><td>unknown</td><td>LEFTMOST</td><td></td></tr><tr><td>RIGHTMOST</td><td>unknown</td><td>WIDTH - LEFTMOST - LEFT - RIGHT</td><td></td></tr><tr><td>LMMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LMLSB</td><td>unknown</td><td>LMMSB-LEFTMOST+1</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>LMLSB-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMLSB-LEFT</td><td></td></tr><tr><td>RMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>RLSB</td><td>unknown</td><td>LLSB-RIGHT</td><td></td></tr><tr><td>RMMSB</td><td>unknown</td><td>RLSB-1</td><td></td></tr><tr><td>RMLSB</td><td>unknown</td><td>RLSB-RIGHTMOST</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid99-g4.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdff4iee.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o"><h2>Module rvdff&#8203;_fpga</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.description"><h3>Description</h3><p>_fpga versions</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>rawclk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.instantiations"><h3>Instantiations</h3><ul><li>dff : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdff_fpga.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l"><h2>Module rvdffdpie</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.description"><h3>Description</h3><p>specialty flop for power in the dest pkt flops
format: { LEFTMOST, LEFT, RIGHT, RIGHTMOST }
LEFTMOST,LEFT,RIGHT # of bits will be done with rvdffiee, all else RIGHTMOST with rvdffe</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>LEFTMOST</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>RIGHT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>RIGHTMOST</td><td>unknown</td><td>WIDTH-LEFTMOST-LEFT-RIGHT</td><td></td></tr><tr><td>LMMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LMLSB</td><td>unknown</td><td>LMMSB-LEFTMOST+1</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>LMLSB-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMLSB-LEFT</td><td></td></tr><tr><td>RMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>RLSB</td><td>unknown</td><td>LLSB-RIGHT</td><td></td></tr><tr><td>RMMSB</td><td>unknown</td><td>RLSB-1</td><td></td></tr><tr><td>RMLSB</td><td>unknown</td><td>RLSB-RIGHTMOST</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid131-19l.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffdpie.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl"><h2>Module rvdffe</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.description"><h3>Description</h3><p>rvdffe</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr><tr><td>OVERRIDE</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidnp-pl.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffe.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130"><h2>Module rvdffibie</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.description"><h3>Description</h3><p>specialty flop for the inst buffers
format: { LEFT, PADLEFT, MIDDLE, PADRIGHT, RIGHT }
LEFT,MIDDLE # of bits will be done with rvdffie, PADLEFT, PADRIGHT rvdffe, RIGHT special rvdffe</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>PADLEFT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>MIDDLE</td><td>unknown</td><td>8</td><td></td></tr><tr><td>PADRIGHT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>RIGHT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMSB-LEFT+1</td><td></td></tr><tr><td>PLMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>PLLSB</td><td>unknown</td><td>LLSB-PADLEFT</td><td></td></tr><tr><td>MMSB</td><td>unknown</td><td>PLLSB-1</td><td></td></tr><tr><td>MLSB</td><td>unknown</td><td>PLLSB-MIDDLE</td><td></td></tr><tr><td>PRMSB</td><td>unknown</td><td>MLSB-1</td><td></td></tr><tr><td>PRLSB</td><td>unknown</td><td>MLSB-PADRIGHT</td><td></td></tr><tr><td>RMSB</td><td>unknown</td><td>PRLSB-1</td><td></td></tr><tr><td>RLSB</td><td>unknown</td><td>PRLSB-RIGHT</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.sviduy-130.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffibie.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9"><h2>Module rvdffie</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr><tr><td>OVERRIDE</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1f2-1h9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffie.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg"><h2>Module rvdffiee</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.description"><h3>Description</h3><p>ie flop but it has an .en input</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr><tr><td>OVERRIDE</td><td>unknown</td><td>0</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1ha-1jg.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffiee.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux"><h2>Module rvdfflie</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.description"><h3>Description</h3><p>format: { LEFT, EXTRA }
LEFT # of bits will be done with rvdffie, all else EXTRA with rvdffe</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>16</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>EXTRA</td><td>unknown</td><td>WIDTH-LEFT</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMSB-LEFT+1</td><td></td></tr><tr><td>XMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>XLSB</td><td>unknown</td><td>LLSB-EXTRA</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidr3-ux.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdfflie.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2"><h2>Module rvdffpcie</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>31</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svidpm-r2.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffpcie.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1"><h2>Module rvdffppie</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.description"><h3>Description</h3><p>special power flop for predict packet
format: { LEFT, PAD, RIGHT }
LEFT # of bits will be done with rvdffiee; LEFT,PAD with den; RIGHT with cen</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>LEFT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>RIGHT</td><td>unknown</td><td>8</td><td></td></tr><tr><td>PAD</td><td>unknown</td><td>WIDTH-LEFT-RIGHT</td><td></td></tr><tr><td>LMSB</td><td>unknown</td><td>WIDTH-1</td><td></td></tr><tr><td>LLSB</td><td>unknown</td><td>LMSB-LEFT+1</td><td></td></tr><tr><td>PMSB</td><td>unknown</td><td>LLSB-1</td><td></td></tr><tr><td>PLSB</td><td>unknown</td><td>LLSB-PAD</td><td></td></tr><tr><td>RMSB</td><td>unknown</td><td>PLSB-1</td><td></td></tr><tr><td>RLSB</td><td>unknown</td><td>PLSB-RIGHT</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td><p>ctl enable</p></td></tr><tr><td>den</td><td>in</td><td>logic</td><td><p>data enable</p></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid19m-1f1.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffppie.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39"><h2>Module rvdffs</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.description"><h3>Description</h3><p>rvdff with 2:1 input mux to flop din iff sel==1</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.instantiations"><h3>Instantiations</h3><ul><li>dffs : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffs.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s"><h2>Module rvdffs&#8203;_fpga</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.description"><h3>Description</h3><p>rvdff with 2:1 input mux to flop din iff sel==1</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>rawclk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.instantiations"><h3>Instantiations</h3><ul><li>dffs : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1r-39">rvdffs</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid6p-7s.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffs_fpga.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m"><h2>Module rvdffsc</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.description"><h3>Description</h3><p>rvdff with en and clear</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clear</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.instantiations"><h3>Instantiations</h3><ul><li>dffsc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffsc.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98"><h2>Module rvdffsc&#8203;_fpga</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.description"><h3>Description</h3><p>rvdff with en and clear</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>1</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clear</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>rawclk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.instantiations"><h3>Instantiations</h3><ul><li>dffsc : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid3a-5m">rvdffsc</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid7t-98.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvdffsc_fpga.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi"><h2>Module rvecc&#8203;_decode</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi.description"><h3>Description</h3><p>rvecc_decode</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>din</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ecc&#8203;_in</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>sed&#8203;_ded</td><td>in</td><td>logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>ecc&#8203;_out</td><td>out</td><td>[6:0] logic</td><td></td></tr><tr><td>single&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td></td></tr><tr><td>double&#8203;_ecc&#8203;_error</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid44u-4oi.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvecc_decode.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626"><h2>Module rvecc&#8203;_decode&#8203;_64</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626.description"><h3>Description</h3><p>rvecc_decode_64</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>din</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ecc&#8203;_in</td><td>in</td><td>[6:0] logic</td><td></td></tr><tr><td>ecc&#8203;_error</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid5cl-626.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvecc_decode_64.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t"><h2>Module rvecc&#8203;_encode</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t.description"><h3>Description</h3><p>rvecc_encode</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>ecc&#8203;_out</td><td>out</td><td>[6:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3so-44t.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvecc_encode.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck"><h2>Module rvecc&#8203;_encode&#8203;_64</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck.description"><h3>Description</h3><p>rvecc_encode_64</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[63:0] logic</td><td></td></tr><tr><td>ecc&#8203;_out</td><td>out</td><td>[6:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid4oj-5ck.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvecc_encode_64.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn"><h2>Module rveven&#8203;_paritycheck</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.description"><h3>Description</h3><p>rveven_paritycheck</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>16</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>data&#8203;_in</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>Data</p></td></tr><tr><td>parity&#8203;_in</td><td>in</td><td>logic</td><td></td></tr><tr><td>parity&#8203;_err</td><td>out</td><td>logic</td><td><p>Parity error</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3rs-3sn.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rveven_paritycheck.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr"><h2>Module rveven&#8203;_paritygen</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.description"><h3>Description</h3><p>rveven_paritygen</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>16</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>data&#8203;_in</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>Data</p></td></tr><tr><td>parity&#8203;_out</td><td>out</td><td>logic</td><td><p>generated even parity</p></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3r0-3rr.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rveven_paritygen.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj"><h2>Module rvfindfirst1</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.description"><h3>Description</h3><p>rvfindfirst1</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr><tr><td>SHIFT</td><td>unknown</td><td>$clog2(WIDTH)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[SHIFT-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvfindfirst1.svg"></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3fc-3hj.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh"><h2>Module rvfindfirst1hot</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.description"><h3>Description</h3><p>rvfindfirst1hot</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvfindfirst1hot.svg"></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3hk-3jh.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9"><h2>Module rvjtag&#8203;_tap</h2><p>This design unit is implemented in <code>rvjtag&#8203;_tap.v</code></p><div id="platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>AWIDTH</td><td>unknown</td><td>7</td><td></td></tr><tr><td>USER&#8203;_DR&#8203;_LENGTH</td><td>unknown</td><td>AWIDTH + 34</td><td></td></tr><tr><td>TEST&#8203;_LOGIC&#8203;_RESET&#8203;_STATE</td><td>unknown</td><td>0</td><td></td></tr><tr><td>RUN&#8203;_TEST&#8203;_IDLE&#8203;_STATE</td><td>unknown</td><td>1</td><td></td></tr><tr><td>SELECT&#8203;_DR&#8203;_SCAN&#8203;_STATE</td><td>unknown</td><td>2</td><td></td></tr><tr><td>CAPTURE&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>3</td><td></td></tr><tr><td>SHIFT&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>4</td><td></td></tr><tr><td>EXIT1&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>5</td><td></td></tr><tr><td>PAUSE&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>6</td><td></td></tr><tr><td>EXIT2&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>7</td><td></td></tr><tr><td>UPDATE&#8203;_DR&#8203;_STATE</td><td>unknown</td><td>8</td><td></td></tr><tr><td>SELECT&#8203;_IR&#8203;_SCAN&#8203;_STATE</td><td>unknown</td><td>9</td><td></td></tr><tr><td>CAPTURE&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>10</td><td></td></tr><tr><td>SHIFT&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>11</td><td></td></tr><tr><td>EXIT1&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>12</td><td></td></tr><tr><td>PAUSE&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>13</td><td></td></tr><tr><td>EXIT2&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>14</td><td></td></tr><tr><td>UPDATE&#8203;_IR&#8203;_STATE</td><td>unknown</td><td>15</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>trst</td><td>in</td><td>logic</td><td></td></tr><tr><td>tck</td><td>in</td><td>logic</td><td></td></tr><tr><td>tms</td><td>in</td><td>logic</td><td></td></tr><tr><td>tdi</td><td>in</td><td>logic</td><td></td></tr><tr><td>tdo</td><td>out</td><td>logic</td><td></td></tr><tr><td>tdoEnable</td><td>out</td><td>logic</td><td></td></tr><tr><td>wr&#8203;_data</td><td>out</td><td>[31:0] logic</td><td></td></tr><tr><td>wr&#8203;_addr</td><td>out</td><td>[AWIDTH-1:0] logic</td><td></td></tr><tr><td>wr&#8203;_en</td><td>out</td><td>logic</td><td></td></tr><tr><td>rd&#8203;_en</td><td>out</td><td>logic</td><td></td></tr><tr><td>rd&#8203;_data</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>rd&#8203;_status</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>dmi&#8203;_reset</td><td>out</td><td>logic</td><td></td></tr><tr><td>dmi&#8203;_hard&#8203;_reset</td><td>out</td><td>logic</td><td></td></tr><tr><td>idle</td><td>in</td><td>[2:0] logic</td><td></td></tr><tr><td>dmi&#8203;_stat</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>jtag&#8203;_id</td><td>in</td><td>[31:1] logic</td><td><p>--  revisionCode        : 4&#x27;h0;
--  manufacturersIdCode : 11&#x27;h45;
--  deviceIdCode        : 16&#x27;h0001;
--  order MSB .. LSB -&gt; 4 bit version or revision 16 bit part number 11 bit manufacturer id value of 1&#x27;b1 in LSB</p></td></tr><tr><td>version</td><td>in</td><td>[3:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvjtag_tap.svg"></div><div id="platform:resourceSweRV-EH2designdmirvjtag_tap.vid1-n9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>SR next value</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>TDO retiming</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>DMI CS register</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>DR register</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro"><h2>Module rvlsadder</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro.description"><h3>Description</h3><p>rvlsadder</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>rs1</td><td>in</td><td>[31:0] logic</td><td></td></tr><tr><td>offset</td><td>in</td><td>[11:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid2n9-2ro.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvlsadder.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv"><h2>Module rvmaskandmatch</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.description"><h3>Description</h3><p>rvmaskandmatch</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>mask</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>this will have the mask in the lower bit positions</p></td></tr><tr><td>data</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>this is what needs to be matched on the upper bits with the mask&#x27;s upper bits</p></td></tr><tr><td>masken</td><td>in</td><td>logic</td><td><p>when 1 : do mask. 0 : full match</p></td></tr><tr><td>match</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3ji-3mv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvmaskandmatch.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659"><h2>Module rvoclkhdr</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>en</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>scan&#8203;_mode</td><td>in</td><td>logic</td><td></td></tr><tr><td>l1clk</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659.instantiations"><h3>Instantiations</h3><ul><li>clkhdr : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid627-63f">clockhdr</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid64d-659.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvoclkhdr.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz"><h2>Module rvrangecheck</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.description"><h3>Description</h3><p>rvrangechecker</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>CCM&#8203;_SADR</td><td>unknown</td><td>32&#x27;h0</td><td></td></tr><tr><td>CCM&#8203;_SIZE</td><td>unknown</td><td>128</td><td></td></tr><tr><td>REGION&#8203;_BITS</td><td>unknown</td><td>4</td><td></td></tr><tr><td>MASK&#8203;_BITS</td><td>unknown</td><td>10 + $clog2(CCM_SIZE)</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>addr</td><td>in</td><td>[31:0] logic</td><td><p>Address to be checked for range</p></td></tr><tr><td>in&#8203;_range</td><td>out</td><td>logic</td><td><p>S_ADDR &lt;= start_addr &lt; E_ADDR</p></td></tr><tr><td>in&#8203;_region</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3mw-3qz.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvrangecheck.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc"><h2>Module rvsyncss</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.description"><h3>Description</h3><p>rvsyncss</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>251</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.instantiations"><h3>Instantiations</h3><ul><li>sync&#8203;_ff1 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sync&#8203;_ff2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid1-1q">rvdff</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1sw-1vc.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvsyncss.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf"><h2>Module rvsyncss&#8203;_fpga</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.description"><h3>Description</h3><p>rvsyncss</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>251</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>gw&#8203;_clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rawclk</td><td>in</td><td>logic</td><td></td></tr><tr><td>clken</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst&#8203;_l</td><td>in</td><td>logic</td><td></td></tr><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.instantiations"><h3>Instantiations</h3><ul><li>sync&#8203;_ff1 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>sync&#8203;_ff2 : <a href="#platform:resourceSweRV-EH2designlibbeh_lib.svid5n-6o">rvdff&#8203;_fpga</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid1vd-1yf.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvsyncss_fpga.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb"><h2>Module rvtwoscomp</h2><p>This design unit is implemented in <code>beh&#8203;_lib.sv</code></p><p>This file depends on: <code>eh2_def.sv</code></p><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.description"><h3>Description</h3><p>2&#x27;scomp</p></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>32</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>din</td><td>in</td><td>[WIDTH-1:0] logic</td><td></td></tr><tr><td>dout</td><td>out</td><td>[WIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2designlibbeh_lib.svid3cx-3fb.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.rvtwoscomp.svg"></div></div><div class="module" id="platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71"><h2>Module SimJTAG</h2><p>This design unit is implemented in <code>SimJTAG.v</code></p><div id="platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>TICK&#8203;_DELAY</td><td>unknown</td><td>50</td><td></td></tr></tbody></table></div><div id="platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clock</td><td>in</td><td>logic</td><td></td></tr><tr><td>reset</td><td>in</td><td>logic</td><td></td></tr><tr><td>enable</td><td>in</td><td>logic</td><td></td></tr><tr><td>init&#8203;_done</td><td>in</td><td>logic</td><td></td></tr><tr><td>jtag&#8203;_TCK</td><td>out</td><td>logic</td><td></td></tr><tr><td>jtag&#8203;_TMS</td><td>out</td><td>logic</td><td></td></tr><tr><td>jtag&#8203;_TDI</td><td>out</td><td>logic</td><td></td></tr><tr><td>jtag&#8203;_TRSTn</td><td>out</td><td>logic</td><td></td></tr><tr><td>srstn</td><td>out</td><td>logic</td><td></td></tr><tr><td>jtag&#8203;_TDO&#8203;_data</td><td>in</td><td>logic</td><td></td></tr><tr><td>jtag&#8203;_TDO&#8203;_driven</td><td>in</td><td>logic</td><td></td></tr><tr><td>exit</td><td>out</td><td>[31:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.SimJTAG.svg"></div><div id="platform:resourceSweRV-EH2testbenchSimJTAG.vidy-71.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>always @ (posedge clock)</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp"><h2>Module tb&#8203;_top</h2><p>This design unit is implemented in <code>tb&#8203;_top.sv</code></p><p>This file depends on: <code>eh2_dec_tlu_top.sv</code>, <code>eh2_dec.sv</code>, <code>SimJTAG.v</code>, <code>eh2_swerv_wrapper.sv</code>, <code>eh2_swerv.sv</code>, <code>eh2_dec_tlu_ctl.sv</code></p><div id="platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>MAX&#8203;_CYCLES</td><td>unknown</td><td>10_000_000</td><td></td></tr></tbody></table></div></div><div id="platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.instantiations"><h3>Instantiations</h3><ul><li>rvtop : eh2_swerv_wrapper</li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.tb_top.svg"></div><div id="platform:resourceSweRV-EH2testbenchtb_top.svid1-4zp.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>trace monitor</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>Debug Module monitor</p></li></ul></li></ul></div></div></div></body></html>