Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 03:07:26 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.125     -406.275                     46                 1024        0.129        0.000                      0                 1024        4.500        0.000                       0                   370  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -17.125     -406.275                     46                 1024        0.129        0.000                      0                 1024        4.500        0.000                       0                   370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           46  Failing Endpoints,  Worst Slack      -17.125ns,  Total Violation     -406.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.125ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_2__0_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.011ns  (logic 6.797ns (25.164%)  route 20.214ns (74.836%))
  Logic Levels:           33  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           2.481    30.819    betaCPU/game_alu/out1_carry_alias
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    30.943 f  betaCPU/game_alu/out1_i_11_comp/O
                         net (fo=1, routed)           0.412    31.355    betaCPU/control_unit/out1_6
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.479 r  betaCPU/control_unit/out1_i_2__0_comp/O
                         net (fo=5, routed)           0.671    32.150    betaCPU/control_unit/I14[4]_alias
    SLICE_X57Y62         FDRE                                         r  betaCPU/control_unit/out1_i_2__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.439    14.843    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  betaCPU/control_unit/out1_i_2__0_psdsp_2/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.040    15.026    betaCPU/control_unit/out1_i_2__0_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -32.150    
  -------------------------------------------------------------------
                         slack                                -17.125    

Slack (VIOLATED) :        -17.043ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/game_alu/out1_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.960ns  (logic 6.921ns (25.672%)  route 20.039ns (74.328%))
  Logic Levels:           34  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           1.954    30.291    betaCPU/control_unit/out1_i_67
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.415 r  betaCPU/control_unit/out1_i_47/O
                         net (fo=2, routed)           0.456    30.872    betaCPU/game_alu/out1_i_25_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.996 f  betaCPU/game_alu/out1_i_67/O
                         net (fo=2, routed)           0.481    31.477    betaCPU/game_alu/out1_i_67_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    31.601 r  betaCPU/game_alu/out1_i_6_comp/O
                         net (fo=3, routed)           0.498    32.099    betaCPU/game_alu/A[0]_alias
    SLICE_X54Y53         FDRE                                         r  betaCPU/game_alu/out1_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442    14.846    betaCPU/game_alu/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  betaCPU/game_alu/out1_i_6_psdsp/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)       -0.013    15.056    betaCPU/game_alu/out1_i_6_psdsp
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -32.099    
  -------------------------------------------------------------------
                         slack                                -17.043    

Slack (VIOLATED) :        -17.000ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/game_alu/out1_i_2__1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.878ns  (logic 6.921ns (25.749%)  route 19.957ns (74.251%))
  Logic Levels:           34  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           1.954    30.291    betaCPU/control_unit/out1_i_67
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.415 r  betaCPU/control_unit/out1_i_47/O
                         net (fo=2, routed)           0.456    30.872    betaCPU/game_alu/out1_i_25_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.996 f  betaCPU/game_alu/out1_i_67/O
                         net (fo=2, routed)           0.555    31.551    betaCPU/game_alu/out1_i_67_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.675 r  betaCPU/game_alu/out1_i_2__1_comp/O
                         net (fo=2, routed)           0.343    32.017    betaCPU/game_alu/I14[0]_alias
    SLICE_X55Y62         FDRE                                         r  betaCPU/game_alu/out1_i_2__1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.438    14.842    betaCPU/game_alu/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  betaCPU/game_alu/out1_i_2__1_psdsp_1/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X55Y62         FDRE (Setup_fdre_C_D)       -0.047    15.018    betaCPU/game_alu/out1_i_2__1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -32.017    
  -------------------------------------------------------------------
                         slack                                -17.000    

Slack (VIOLATED) :        -16.999ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/game_alu/out1_i_2__1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.880ns  (logic 6.921ns (25.747%)  route 19.959ns (74.253%))
  Logic Levels:           34  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           1.954    30.291    betaCPU/control_unit/out1_i_67
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.415 r  betaCPU/control_unit/out1_i_47/O
                         net (fo=2, routed)           0.456    30.872    betaCPU/game_alu/out1_i_25_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.996 f  betaCPU/game_alu/out1_i_67/O
                         net (fo=2, routed)           0.555    31.551    betaCPU/game_alu/out1_i_67_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.675 r  betaCPU/game_alu/out1_i_2__1_comp/O
                         net (fo=2, routed)           0.345    32.019    betaCPU/game_alu/I14[0]_alias
    SLICE_X55Y58         FDRE                                         r  betaCPU/game_alu/out1_i_2__1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.441    14.845    betaCPU/game_alu/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  betaCPU/game_alu/out1_i_2__1_psdsp/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y58         FDRE (Setup_fdre_C_D)       -0.047    15.021    betaCPU/game_alu/out1_i_2__1_psdsp
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -32.019    
  -------------------------------------------------------------------
                         slack                                -16.999    

Slack (VIOLATED) :        -16.937ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_2__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.849ns  (logic 6.797ns (25.315%)  route 20.052ns (74.684%))
  Logic Levels:           33  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           2.481    30.819    betaCPU/game_alu/out1_carry_alias
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    30.943 f  betaCPU/game_alu/out1_i_11_comp/O
                         net (fo=1, routed)           0.412    31.355    betaCPU/control_unit/out1_6
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.479 r  betaCPU/control_unit/out1_i_2__0_comp/O
                         net (fo=5, routed)           0.509    31.988    betaCPU/control_unit/I14[4]_alias
    SLICE_X54Y62         FDRE                                         r  betaCPU/control_unit/out1_i_2__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.438    14.842    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  betaCPU/control_unit/out1_i_2__0_psdsp_1/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y62         FDRE (Setup_fdre_C_D)       -0.013    15.052    betaCPU/control_unit/out1_i_2__0_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -31.988    
  -------------------------------------------------------------------
                         slack                                -16.937    

Slack (VIOLATED) :        -16.932ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.814ns  (logic 6.921ns (25.811%)  route 19.893ns (74.189%))
  Logic Levels:           34  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           1.954    30.291    betaCPU/control_unit/out1_i_67
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.415 r  betaCPU/control_unit/out1_i_47/O
                         net (fo=2, routed)           0.456    30.872    betaCPU/game_alu/out1_i_25_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.996 f  betaCPU/game_alu/out1_i_67/O
                         net (fo=2, routed)           0.481    31.477    betaCPU/game_alu/out1_i_67_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    31.601 r  betaCPU/game_alu/out1_i_6_comp/O
                         net (fo=3, routed)           0.353    31.953    betaCPU/bottom_matrix_control/io_led[0]
    SLICE_X55Y55         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442    14.846    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.047    15.022    betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -31.953    
  -------------------------------------------------------------------
                         slack                                -16.932    

Slack (VIOLATED) :        -16.847ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.743ns  (logic 6.797ns (25.416%)  route 19.946ns (74.584%))
  Logic Levels:           33  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           2.481    30.819    betaCPU/game_alu/out1_carry_alias
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    30.943 f  betaCPU/game_alu/out1_i_11_comp/O
                         net (fo=1, routed)           0.412    31.355    betaCPU/control_unit/out1_6
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.479 r  betaCPU/control_unit/out1_i_2__0_comp/O
                         net (fo=5, routed)           0.403    31.882    betaCPU/bottom_matrix_control/I14[4]
    SLICE_X54Y59         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.440    14.844    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)       -0.031    15.036    betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -31.882    
  -------------------------------------------------------------------
                         slack                                -16.847    

Slack (VIOLATED) :        -16.778ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/out1_i_2__0_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.694ns  (logic 6.797ns (25.463%)  route 19.897ns (74.537%))
  Logic Levels:           33  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           2.481    30.819    betaCPU/game_alu/out1_carry_alias
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    30.943 f  betaCPU/game_alu/out1_i_11_comp/O
                         net (fo=1, routed)           0.412    31.355    betaCPU/control_unit/out1_6
    SLICE_X55Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.479 r  betaCPU/control_unit/out1_i_2__0_comp/O
                         net (fo=5, routed)           0.354    31.833    betaCPU/control_unit/I14[4]_alias
    SLICE_X54Y57         FDRE                                         r  betaCPU/control_unit/out1_i_2__0_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.441    14.845    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  betaCPU/control_unit/out1_i_2__0_psdsp_3/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X54Y57         FDRE (Setup_fdre_C_D)       -0.013    15.055    betaCPU/control_unit/out1_i_2__0_psdsp_3
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -31.833    
  -------------------------------------------------------------------
                         slack                                -16.778    

Slack (VIOLATED) :        -16.768ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/out1_i_4_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.659ns  (logic 6.797ns (25.496%)  route 19.862ns (74.504%))
  Logic Levels:           33  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           1.954    30.291    betaCPU/control_unit/out1_i_67
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.415 r  betaCPU/control_unit/out1_i_47/O
                         net (fo=2, routed)           0.588    31.004    betaCPU/r/out1_9
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    31.128 r  betaCPU/r/out1_i_4_comp/O
                         net (fo=5, routed)           0.670    31.798    betaCPU/r/I14[2]_alias
    SLICE_X57Y54         FDRE                                         r  betaCPU/r/out1_i_4_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  betaCPU/r/out1_i_4_psdsp_2/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y54         FDRE (Setup_fdre_C_D)       -0.040    15.030    betaCPU/r/out1_i_4_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -31.798    
  -------------------------------------------------------------------
                         slack                                -16.768    

Slack (VIOLATED) :        -16.746ns  (required time - arrival time)
  Source:                 keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/out1_i_4_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.663ns  (logic 6.797ns (25.492%)  route 19.866ns (74.508%))
  Logic Levels:           33  (CARRY4=6 LUT2=8 LUT3=1 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.555     5.139    keyboard_controller/a_button/button_cond/CLK
    SLICE_X46Y53         FDRE                                         r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.640     6.297    keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.421 f  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1/O
                         net (fo=2, routed)           0.164     6.584    keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_7__1_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.708 r  keyboard_controller/a_button/button_cond/M_ctr_q[0]_i_2__1_comp/O
                         net (fo=1, routed)           0.946     7.655    keyboard_controller/a_button/button_cond/M_ctr_q_reg[4]_0_repN
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124     7.779 r  keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[1]_i_2_comp_1/O
                         net (fo=3, routed)           0.453     8.232    betaCPU/control_unit/M_last_q_reg_alias
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_2_comp_1/O
                         net (fo=4, routed)           0.748     9.104    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.228 r  betaCPU/control_unit/out1_carry__0_i_6_comp_1/O
                         net (fo=1, routed)           0.000     9.228    betaCPU/game_alu/out1_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.580 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.576    10.155    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.306    10.461 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.301    10.762    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_5/O
                         net (fo=12, routed)          0.446    11.332    betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_9_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.456 r  betaCPU/game_alu/M_input_i_q[4]_i_3/O
                         net (fo=9, routed)           0.458    11.915    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[5]_4
    SLICE_X57Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  betaCPU/game_alu/out1_carry_i_13/O
                         net (fo=8, routed)           0.344    12.383    betaCPU/r/out1_i_10_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  betaCPU/r/out1_carry_i_12_comp_1/O
                         net (fo=1, routed)           1.008    13.515    betaCPU/r/M_guess_1_letter_2_q_reg[1]_1_repN_1
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.639 r  betaCPU/r/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    13.639    betaCPU/game_alu/S[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.866 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=7, routed)           0.648    14.513    betaCPU/game_alu/O[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.303    14.816 r  betaCPU/game_alu/out1_i_21/O
                         net (fo=22, routed)          1.841    16.657    betaCPU/game_alu/M_input_ctr_q_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.781 r  betaCPU/game_alu/out1_i_77/O
                         net (fo=1, routed)           0.497    17.278    betaCPU/game_alu/out1_i_77_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124    17.402 r  betaCPU/game_alu/out1_i_43/O
                         net (fo=1, routed)           0.951    18.353    betaCPU/game_alu/out1_i_43_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.477 f  betaCPU/game_alu/out1_i_12/O
                         net (fo=3, routed)           0.505    18.982    betaCPU/control_unit/out1_3
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    19.106 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.547    19.653    betaCPU/game_alu/DI[3]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.038 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    20.038    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.372 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=25, routed)          0.533    20.905    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[5][1]_alias
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.303    21.208 r  betaCPU/r/out1_carry__0_i_8_comp/O
                         net (fo=1, routed)           0.000    21.208    betaCPU/game_alu/out1_0[0]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.455 r  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.480    21.935    reset_cond/out1_i_93[0]
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.299    22.234 r  reset_cond/out1_i_49/O
                         net (fo=13, routed)          0.944    23.179    reset_cond/M_stage_q_reg[3]_2
    SLICE_X51Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.303 r  reset_cond/out1_i_72/O
                         net (fo=2, routed)           0.162    23.465    betaCPU/control_unit/out1_i_41
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.124    23.589 r  betaCPU/control_unit/out1_i_37/O
                         net (fo=7, routed)           0.206    23.795    betaCPU/game_alu/out1_i_12_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.919 f  betaCPU/game_alu/out1_i_79/O
                         net (fo=3, routed)           0.467    24.386    betaCPU/r/out1_i_79_n_0_alias
    SLICE_X48Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.510 r  betaCPU/r/out1_carry_i_12_comp_2/O
                         net (fo=1, routed)           0.689    25.199    reset_cond/out1_carry_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I1_O)        0.119    25.318 r  reset_cond/out1_carry_i_4/O
                         net (fo=1, routed)           0.000    25.318    betaCPU/game_alu/DI[1]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498    25.816 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=2, routed)           0.608    26.424    reset_cond/O[0]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.302    26.726 f  reset_cond/out1_i_20/O
                         net (fo=28, routed)          1.488    28.214    reset_cond/M_stage_q_reg[3]_1
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124    28.338 r  reset_cond/out1_i_73/O
                         net (fo=6, routed)           1.954    30.291    betaCPU/control_unit/out1_i_67
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    30.415 r  betaCPU/control_unit/out1_i_47/O
                         net (fo=2, routed)           0.588    31.004    betaCPU/r/out1_9
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    31.128 r  betaCPU/r/out1_i_4_comp/O
                         net (fo=5, routed)           0.674    31.802    betaCPU/r/I14[2]_alias
    SLICE_X54Y53         FDRE                                         r  betaCPU/r/out1_i_4_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  betaCPU/r/out1_i_4_psdsp_1/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)       -0.013    15.056    betaCPU/r/out1_i_4_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -31.802    
  -------------------------------------------------------------------
                         slack                                -16.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.213ns (42.455%)  route 0.289ns (57.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.502    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=123, routed)         0.289     1.954    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I2_O)        0.049     2.003 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     2.003    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_2__1_n_0
    SLICE_X37Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.828     2.018    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[4]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.107     1.875    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.231ns (47.607%)  route 0.254ns (52.393%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.560     1.504    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.065     1.710    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q_reg[6]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_4__1/O
                         net (fo=3, routed)           0.189     1.944    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_4__1_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.989 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_inv_i_1__1/O
                         net (fo=1, routed)           0.000     1.989    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_inv_i_1__1_n_0
    SLICE_X35Y59         FDSE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.827     2.017    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y59         FDSE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv/C
                         clock pessimism             -0.251     1.767    
    SLICE_X35Y59         FDSE (Hold_fdse_C_D)         0.091     1.858    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.993%)  route 0.289ns (58.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.502    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=123, routed)         0.289     1.954    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.999    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[3]_i_1__1_n_0
    SLICE_X37Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.828     2.018    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[3]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.092     1.860    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.060%)  route 0.121ns (38.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.594     1.538    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.121     1.800    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[3]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.049     1.849 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.849    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X58Y46         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.864     2.054    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.551    
    SLICE_X58Y46         FDRE (Hold_fdre_C_D)         0.107     1.658    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.020%)  route 0.341ns (61.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.502    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.666 f  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=123, routed)         0.341     2.006    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]_rep_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.045     2.051 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.051    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[0]_i_1__1_n_0
    SLICE_X37Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.828     2.018    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.091     1.859    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.768%)  route 0.133ns (41.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.583     1.527    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=123, routed)         0.133     1.801    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I2_O)        0.049     1.850 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.850    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_2__2_n_0
    SLICE_X62Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.850     2.040    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.107     1.647    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.583     1.527    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=123, routed)         0.132     1.800    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.845 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.845    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[0]_i_1__2_n_0
    SLICE_X62Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.850     2.040    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.091     1.631    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.583     1.527    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=123, routed)         0.133     1.801    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[0]_rep_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.846    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[3]_i_1__2_n_0
    SLICE_X62Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.850     2.040    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.092     1.632    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.594     1.538    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.143     1.822    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[0]
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.867 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1_n_0
    SLICE_X65Y41         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.865     2.055    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.092     1.630    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.245%)  route 0.163ns (46.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.594     1.538    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/Q
                         net (fo=46, routed)          0.163     1.842    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]_0[3]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.887 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[0]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.864     2.054    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism             -0.500     1.554    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.091     1.645    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y55   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y55   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y57   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   betaCPU/control_unit/out1_i_2__0_psdsp_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   betaCPU/control_unit/out1_i_3__0_psdsp_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   betaCPU/control_unit/out1_i_3__0_psdsp_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   betaCPU/game_alu/out1_i_2__1_psdsp_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   betaCPU/control_unit/out1_i_3__0_psdsp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   betaCPU/control_unit/out1_i_2__0_psdsp_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   betaCPU/control_unit/out1_i_3__0_psdsp_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   betaCPU/control_unit/out1_i_2__0_psdsp_2/C



