{"vcs1":{"timestamp_begin":1684348743.454033832, "rt":1.28, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684348744.827767321, "rt":1.22, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1684348746.118385341, "rt":0.48, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684348742.806166997}
{"VCS_COMP_START_TIME": 1684348742.806166997}
{"VCS_COMP_END_TIME": 1684348753.941314402}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330620}}
{"stitch_vcselab": {"peak_mem": 211888}}
