xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_4,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_4,../../../ipstatic/hdl/fifo_generator_v13_1_rfs.vhd,
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_4,../../../ipstatic/hdl/fifo_generator_v13_1_rfs.v,
rx_word_fifo.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/rx_word_fifo/sim/rx_word_fifo.v,
gtx3g_sync_pulse.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v,
gtx3g_tx_manual_phase_align.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v,
gtx3g_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v,
gtx3g_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v,
gtx3g_init.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_init.v,
gtx3g_gt.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_gt.v,
gtx3g_multi_gt.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_multi_gt.v,
gtx3g_sync_block.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_sync_block.v,
gtx3g.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g/gtx3g.v,
gtx3g_common.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g_common.v,
gtx3g_common_reset.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g_common_reset.v,
gtx3g_gt_frame_check.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g_gt_frame_check.v,
gtx3g_gt_frame_gen.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g_gt_frame_gen.v,
gtx3g_gt_usrclk_source.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g_gt_usrclk_source.v,
gtx3g_support.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g_support.v,
parity_coding.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/parity_coding.v,
pattern_gen.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/pattern_gen.v,
gtx3g_exdes.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/src/gtx3g_exdes.v,
gtx3g_bert_0.v,verilog,xil_defaultlib,../../../../gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_2/sim/gtx3g_bert_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
