//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34714021
// Cuda compilation tools, release 12.6, V12.6.68
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	_Z3addPiS_S_
.global .attribute(.managed) .align 4 .b8 vector_a[1600];
.global .attribute(.managed) .align 4 .b8 vector_b[1600];
.global .attribute(.managed) .align 4 .b8 vector_c[1600];

.visible .entry _Z3addPiS_S_(
	.param .u64 _Z3addPiS_S__param_0,
	.param .u64 _Z3addPiS_S__param_1,
	.param .u64 _Z3addPiS_S__param_2
)
{
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z3addPiS_S__param_0];
	ld.param.u64 	%rd2, [_Z3addPiS_S__param_1];
	ld.param.u64 	%rd3, [_Z3addPiS_S__param_2];
	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mad.lo.s32 	%r4, %r2, %r3, %r1;
	mul.wide.s32 	%rd7, %r4, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r5, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.u32 	%r6, [%rd9];
	add.s32 	%r7, %r6, %r5;
	add.s64 	%rd10, %rd4, %rd7;
	st.global.u32 	[%rd10], %r7;
	ret;

}

