// Seed: 359346390
module module_0 (
    input supply1 id_0
    , id_5,
    input wor id_1,
    input wire id_2,
    input wor id_3
);
  assign id_5 = id_1;
  reg id_6;
  id_7 :
  assert property (@(posedge id_1) 1) if (id_6) id_6 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input tri id_3,
    input tri0 id_4,
    output wor id_5,
    output supply0 id_6
);
  wire id_8;
  wire id_9;
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0
  );
  assign modCall_1.type_8 = 0;
endmodule
