Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto f92001af310a4649ab13ba7c36d1424d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port M0 [E:/wyb/minyCPU/minyCPU.srcs/sim_1/new/test.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port M1 [E:/wyb/minyCPU/minyCPU.srcs/sim_1/new/test.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port M2 [E:/wyb/minyCPU/minyCPU.srcs/sim_1/new/test.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port M3 [E:/wyb/minyCPU/minyCPU.srcs/sim_1/new/test.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port M4 [E:/wyb/minyCPU/minyCPU.srcs/sim_1/new/test.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port M5 [E:/wyb/minyCPU/minyCPU.srcs/sim_1/new/test.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DR_en [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:247]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port C_n [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MPC
Compiling module xil_defaultlib.CUmem
Compiling module xil_defaultlib.psw
Compiling module xil_defaultlib.mem_256x16
Compiling module xil_defaultlib.DBUS
Compiling module xil_defaultlib.Regsfile
Compiling module xil_defaultlib.alu_16bit
Compiling module xil_defaultlib.tinycpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
