
*** Running vivado
    with args -log fpga_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 15 11:45:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
Command: link_design -top fpga_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1936.395 ; gain = 0.000 ; free physical = 24617 ; free virtual = 37045
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'ioc[0]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[0]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[1]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[1]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[2]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[2]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[3]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[3]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[4]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[4]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[5]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[5]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[6]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[6]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[7]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ioc[7]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[0]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[0]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[1]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[1]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[2]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[2]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[3]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[3]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[4]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[4]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[5]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[5]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[6]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[6]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[7]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iod[7]'. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/md204/ub771861/2025/Jikken/MP/mips-20250719/hard/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.953 ; gain = 0.000 ; free physical = 24505 ; free virtual = 36934
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

7 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2277.922 ; gain = 116.969 ; free physical = 24393 ; free virtual = 36823

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ff44baf8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2684.875 ; gain = 406.953 ; free physical = 24021 ; free virtual = 36464

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ff44baf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23686 ; free virtual = 36129

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ff44baf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23686 ; free virtual = 36129
Phase 1 Initialization | Checksum: 1ff44baf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23686 ; free virtual = 36129

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ff44baf8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23686 ; free virtual = 36129

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ff44baf8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23682 ; free virtual = 36125
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ff44baf8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23682 ; free virtual = 36125

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d913b310

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23682 ; free virtual = 36125
Retarget | Checksum: 1d913b310
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fa669615

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23682 ; free virtual = 36125
Constant propagation | Checksum: 1fa669615
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23682 ; free virtual = 36125
Phase 5 Sweep | Checksum: 1df8426ac

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3022.680 ; gain = 0.000 ; free physical = 23682 ; free virtual = 36125
Sweep | Checksum: 1df8426ac
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1df8426ac

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.695 ; gain = 32.016 ; free physical = 23680 ; free virtual = 36123
BUFG optimization | Checksum: 1df8426ac
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1df8426ac

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3054.695 ; gain = 32.016 ; free physical = 23680 ; free virtual = 36123
Shift Register Optimization | Checksum: 1df8426ac
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1df8426ac

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3054.695 ; gain = 32.016 ; free physical = 23680 ; free virtual = 36123
Post Processing Netlist | Checksum: 1df8426ac
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17ee56357

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3054.695 ; gain = 32.016 ; free physical = 23680 ; free virtual = 36123

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3054.695 ; gain = 0.000 ; free physical = 23680 ; free virtual = 36123
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17ee56357

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3054.695 ; gain = 32.016 ; free physical = 23680 ; free virtual = 36123
Phase 9 Finalization | Checksum: 17ee56357

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3054.695 ; gain = 32.016 ; free physical = 23680 ; free virtual = 36123
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17ee56357

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3054.695 ; gain = 32.016 ; free physical = 23680 ; free virtual = 36123

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 17ee56357

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23556 ; free virtual = 36003
Ending Power Optimization Task | Checksum: 17ee56357

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3314.602 ; gain = 259.906 ; free physical = 23556 ; free virtual = 36003

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17ee56357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23556 ; free virtual = 36003

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23556 ; free virtual = 36003
Ending Netlist Obfuscation Task | Checksum: 17ee56357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23556 ; free virtual = 36003
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 1153.648 ; free physical = 23556 ; free virtual = 36003
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
Command: report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/md204/ub771861/2025/Jikken/MP/mips-20250719/test1/test1.runs/impl_1/fpga_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23539 ; free virtual = 35986
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23539 ; free virtual = 35986
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23539 ; free virtual = 35986
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23538 ; free virtual = 35986
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23537 ; free virtual = 35985
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23537 ; free virtual = 35985
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23536 ; free virtual = 35985
INFO: [Common 17-1381] The checkpoint '/home/md204/ub771861/2025/Jikken/MP/mips-20250719/test1/test1.runs/impl_1/fpga_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23521 ; free virtual = 35970
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 135a46119

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23521 ; free virtual = 35970
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23521 ; free virtual = 35970

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103d502ed

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23512 ; free virtual = 35965

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a03d3b3c

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23510 ; free virtual = 35963

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a03d3b3c

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23510 ; free virtual = 35963
Phase 1 Placer Initialization | Checksum: 1a03d3b3c

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23510 ; free virtual = 35963

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f61a757

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23484 ; free virtual = 35938

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a47b39d0

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23501 ; free virtual = 35955

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a47b39d0

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23501 ; free virtual = 35956

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2285fb273

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23489 ; free virtual = 35944

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2285fb273

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23499 ; free virtual = 35954

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 74 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23498 ; free virtual = 35955

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 24c534879

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23498 ; free virtual = 35955
Phase 2.5 Global Place Phase2 | Checksum: 1e8d0a46a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23497 ; free virtual = 35955
Phase 2 Global Placement | Checksum: 1e8d0a46a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23497 ; free virtual = 35955

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c92dc7c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23497 ; free virtual = 35955

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21ead063f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23498 ; free virtual = 35955

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 185c2cd6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23497 ; free virtual = 35955

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e0c170fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23498 ; free virtual = 35955

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c86e925c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18cbe2913

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 181bb85a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
Phase 3 Detail Placement | Checksum: 181bb85a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 182bde075

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.260 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 152ceb6f7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 171fb0703

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
Phase 4.1.1.1 BUFG Insertion | Checksum: 182bde075

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.260. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f2d706dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
Phase 4.1 Post Commit Optimization | Checksum: 1f2d706dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f2d706dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f2d706dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
Phase 4.3 Placer Reporting | Checksum: 1f2d706dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d909d689

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
Ending Placer Task | Checksum: 10eecd471

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23496 ; free virtual = 35954
69 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_top_utilization_placed.rpt -pb fpga_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23484 ; free virtual = 35942
INFO: [Vivado 12-24828] Executing command : report_io -file fpga_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23486 ; free virtual = 35945
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23487 ; free virtual = 35945
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23486 ; free virtual = 35946
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23486 ; free virtual = 35946
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23486 ; free virtual = 35946
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23485 ; free virtual = 35946
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23484 ; free virtual = 35946
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23484 ; free virtual = 35946
INFO: [Common 17-1381] The checkpoint '/home/md204/ub771861/2025/Jikken/MP/mips-20250719/test1/test1.runs/impl_1/fpga_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23485 ; free virtual = 35944
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.260 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23485 ; free virtual = 35944
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23483 ; free virtual = 35944
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23483 ; free virtual = 35944
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23483 ; free virtual = 35944
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23483 ; free virtual = 35944
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23482 ; free virtual = 35944
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23482 ; free virtual = 35944
INFO: [Common 17-1381] The checkpoint '/home/md204/ub771861/2025/Jikken/MP/mips-20250719/test1/test1.runs/impl_1/fpga_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f97d491 ConstDB: 0 ShapeSum: 95bca8b5 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 4908429b | NumContArr: e68c7942 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b4e6b117

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23443 ; free virtual = 35904

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b4e6b117

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23443 ; free virtual = 35905

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b4e6b117

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23443 ; free virtual = 35904
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21b20c3c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23443 ; free virtual = 35904
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.128  | TNS=0.000  | WHS=-0.061 | THS=-0.061 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00281532 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2005
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2004
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e12767d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e12767d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b55a5534

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904
Phase 4 Initial Routing | Checksum: 2b55a5534

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.372  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ba3d6101

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904
Phase 5 Rip-up And Reroute | Checksum: 2ba3d6101

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2ba3d6101

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ba3d6101

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904
Phase 6 Delay and Skew Optimization | Checksum: 2ba3d6101

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.520  | TNS=0.000  | WHS=0.252  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 208a4dbc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904
Phase 7 Post Hold Fix | Checksum: 208a4dbc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.27083 %
  Global Horizontal Routing Utilization  = 1.72495 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 208a4dbc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23442 ; free virtual = 35904

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 208a4dbc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23440 ; free virtual = 35902

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 158a37549

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23440 ; free virtual = 35902

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 158a37549

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23440 ; free virtual = 35902

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.520  | TNS=0.000  | WHS=0.252  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 158a37549

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23440 ; free virtual = 35902
Total Elapsed time in route_design: 4.9 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 214c6a54a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23440 ; free virtual = 35902
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 214c6a54a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.602 ; gain = 0.000 ; free physical = 23440 ; free virtual = 35902

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
Command: report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/md204/ub771861/2025/Jikken/MP/mips-20250719/test1/test1.runs/impl_1/fpga_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
Command: report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/md204/ub771861/2025/Jikken/MP/mips-20250719/test1/test1.runs/impl_1/fpga_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fpga_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file fpga_top_route_status.rpt -pb fpga_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fpga_top_bus_skew_routed.rpt -pb fpga_top_bus_skew_routed.pb -rpx fpga_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
Command: report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
111 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fpga_top_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3386.691 ; gain = 0.000 ; free physical = 23316 ; free virtual = 35780
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3386.691 ; gain = 0.000 ; free physical = 23313 ; free virtual = 35780
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3386.691 ; gain = 0.000 ; free physical = 23313 ; free virtual = 35780
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3386.691 ; gain = 0.000 ; free physical = 23313 ; free virtual = 35780
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3386.691 ; gain = 0.000 ; free physical = 23312 ; free virtual = 35780
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3386.691 ; gain = 0.000 ; free physical = 23312 ; free virtual = 35780
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3386.691 ; gain = 0.000 ; free physical = 23312 ; free virtual = 35780
INFO: [Common 17-1381] The checkpoint '/home/md204/ub771861/2025/Jikken/MP/mips-20250719/test1/test1.runs/impl_1/fpga_top_routed.dcp' has been generated.
Command: write_bitstream -force fpga_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fpga_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3644.582 ; gain = 257.891 ; free physical = 22995 ; free virtual = 35467
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 11:46:57 2025...
