/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [14:0] _06_;
  wire [2:0] _07_;
  reg [26:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[67] | in_data[61]) & (in_data[17] | in_data[82]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z[1] | celloutsig_0_1z[7]) & (_01_ | _02_));
  assign celloutsig_0_21z = ~((celloutsig_0_0z | celloutsig_0_12z[1]) & (celloutsig_0_1z[5] | celloutsig_0_15z));
  assign celloutsig_0_10z = in_data[27] | ~(in_data[9]);
  assign celloutsig_0_13z = celloutsig_0_3z | ~(_03_);
  assign celloutsig_0_14z = in_data[12] | ~(_04_);
  assign celloutsig_0_15z = celloutsig_0_13z | ~(in_data[39]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_2z[2]);
  reg [3:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 4'h0;
    else _17_ <= celloutsig_0_24z[4:1];
  assign out_data[3:0] = _17_;
  reg [14:0] _18_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 15'h0000;
    else _18_ <= { celloutsig_0_1z[13:3], celloutsig_0_2z };
  assign { _04_, _06_[13], _00_, _06_[11:8], _03_, _06_[6], _01_, _06_[4:0] } = _18_;
  reg [2:0] _19_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_2z[2:1], celloutsig_0_3z };
  assign { _07_[2], _02_, _05_ } = _19_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 27'h0000000;
    else _08_ <= { celloutsig_0_7z[1], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[102:98];
  assign celloutsig_1_7z = in_data[130:117] & { celloutsig_1_6z[3:0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = _08_[22:6] & { _08_[12:1], celloutsig_0_9z };
  assign celloutsig_0_39z = { _08_[21:19], celloutsig_0_3z, celloutsig_0_12z } / { 1'h1, in_data[78:74], celloutsig_0_37z };
  assign celloutsig_1_0z = in_data[118:114] / { 1'h1, in_data[138:135] };
  assign celloutsig_1_18z = celloutsig_1_9z[7:4] / { 1'h1, celloutsig_1_7z[12:10] };
  assign celloutsig_0_16z = { celloutsig_0_12z[2], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_14z } / { 1'h1, _08_[22:20] };
  assign celloutsig_0_24z = { celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_15z } / { 1'h1, celloutsig_0_17z[3:2], celloutsig_0_17z };
  assign celloutsig_0_26z = { in_data[14], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_10z } || celloutsig_0_24z[5:2];
  assign celloutsig_0_7z = in_data[65:63] * celloutsig_0_1z[14:12];
  assign celloutsig_0_12z = _06_[11:9] * celloutsig_0_11z[5:3];
  assign celloutsig_1_6z = - { celloutsig_1_3z[3:0], celloutsig_1_0z };
  assign celloutsig_1_9z = - celloutsig_1_6z;
  assign celloutsig_1_19z = - { celloutsig_1_1z[4:2], celloutsig_1_18z };
  assign celloutsig_0_9z = - { _07_[2], _02_, _05_, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_2z = ~ in_data[10:7];
  assign celloutsig_0_18z = celloutsig_0_11z[14] & celloutsig_0_9z[0];
  assign celloutsig_0_23z = celloutsig_0_12z[2] & celloutsig_0_3z;
  assign celloutsig_0_37z = ^ { in_data[18:14], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[118:104] >> { in_data[176:167], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[115:111] >> celloutsig_1_2z[14:10];
  assign celloutsig_0_1z = { in_data[77:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[51:35];
  assign celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_16z } ~^ { _01_, _06_[4:1] };
  assign celloutsig_0_19z = celloutsig_0_1z[10:8] ~^ celloutsig_0_7z;
  assign { _06_[14], _06_[12], _06_[7], _06_[5] } = { _04_, _00_, _03_, _01_ };
  assign _07_[1:0] = { _02_, _05_ };
  assign { out_data[131:128], out_data[102:96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z };
endmodule
