Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: Simulation completed.
Time: 320 ns  Iteration: 0  Process: /shiftreg_4bit_tb/line__59  File: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/sim_1/new/shiftreg_4bit_tb.vhd
$finish called at time : 320 ns : File "C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem1/A4_problem1.srcs/sim_1/new/shiftreg_4bit_tb.vhd" Line 98
