

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.132 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20522|    20522|  0.105 ms|  0.105 ms|  20523|  20523|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%array_0 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 5 'alloca' 'array_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%array_1 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 6 'alloca' 'array_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%array_2 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 7 'alloca' 'array_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%array_3 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 8 'alloca' 'array_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%array_4 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:171]   --->   Operation 9 'alloca' 'array_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%array_5 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 10 'alloca' 'array_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%array_6 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 11 'alloca' 'array_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%array_7 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 12 'alloca' 'array_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%results_0 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 13 'alloca' 'results_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%results_1 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:172]   --->   Operation 14 'alloca' 'results_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%results_2 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 15 'alloca' 'results_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%results_3 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 16 'alloca' 'results_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%results_4 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 17 'alloca' 'results_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%results_5 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 18 'alloca' 'results_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%results_6 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:173]   --->   Operation 19 'alloca' 'results_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%results_7 = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:174]   --->   Operation 20 'alloca' 'results_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%results = alloca i64 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:174]   --->   Operation 21 'alloca' 'results' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_177_1, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_188_2, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_177_1, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_188_2, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln200 = call void @histogram, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:200]   --->   Operation 26 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln170 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:170]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln200 = call void @histogram, i7 %array_0, i7 %array_1, i7 %array_2, i7 %array_3, i7 %array_4, i7 %array_5, i7 %array_6, i7 %array_7, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:200]   --->   Operation 29 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i32 0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:204]   --->   Operation 30 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
