#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 10 03:04:41 2020
# Process ID: 4388
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6662.477 ; gain = 196.398 ; free physical = 25419 ; free virtual = 31372
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:data_transfer:1.0 - data_transfer_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from BD file </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.c_include_sg {0}] [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_sg_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
save_bd_design
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_transfer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c4c25c0fe93f46e3; cache size = 363.483 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 10 03:38:40 2020] Launched design_1_axi_dma_0_0_synth_1, design_1_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/design_1_axi_smc_0_synth_1/runme.log
synth_1: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep 10 03:38:40 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 7224.523 ; gain = 182.406 ; free physical = 15323 ; free virtual = 26014
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_1/main.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/rsaradhy/Work/trenz/vivado/project_1/main.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/rsaradhy/Work/trenz/vivado/project_1/main.xsa
write_hw_platform: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7262.512 ; gain = 37.988 ; free physical = 13616 ; free virtual = 24920
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 10 15:24:07 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep 10 15:24:07 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 10 15:24:31 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep 10 15:24:31 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 10 15:44:44 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep 10 15:44:44 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.c_sg_length_width {26} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_transfer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c4c25c0fe93f46e3; cache size = 379.877 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 10 15:51:11 2020] Launched design_1_axi_dma_0_0_synth_1, design_1_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/design_1_axi_smc_0_synth_1/runme.log
synth_1: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep 10 15:51:11 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 7831.789 ; gain = 0.000 ; free physical = 3256 ; free virtual = 20086
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 10 16:03:40 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep 10 16:03:41 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 10 16:13:44 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep 10 16:13:44 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/runme.log
close [ open /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v w ]
add_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Array
INFO: [VRFC 10-2458] undeclared symbol TCLK, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:94]
INFO: [VRFC 10-2458] undeclared symbol RESETN, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:95]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:116]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:116]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Array
INFO: [VRFC 10-2458] undeclared symbol TCLK, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:94]
INFO: [VRFC 10-2458] undeclared symbol RESETN, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:95]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:116]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:116]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fifochain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_reset
xvhdl --incr --relax -prj testbench_reset_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_ps8_0_100M_0/sim/design_1_rst_ps8_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_100M_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_reset_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_reset_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_reset_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 10 18:08:36 2020. For additional details about this file, please refer to the WebTalk help file at /home/rsaradhy/Software/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 10 18:08:36 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_reset_behav -key {Behavioral:sim_1:Functional:testbench_reset} -tclbatch {testbench_reset.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 9921.809 ; gain = 0.000 ; free physical = 2614 ; free virtual = 19262
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fifochain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_reset
xvhdl --incr --relax -prj testbench_reset_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_reset_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_reset_behav -key {Behavioral:sim_1:Functional:testbench_reset} -tclbatch {testbench_reset.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9921.809 ; gain = 0.000 ; free physical = 2496 ; free virtual = 19149
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fifochain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_reset
xvhdl --incr --relax -prj testbench_reset_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_reset_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_reset_behav -key {Behavioral:sim_1:Functional:testbench_reset} -tclbatch {testbench_reset.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 9921.809 ; gain = 0.000 ; free physical = 2579 ; free virtual = 19229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fifochain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_reset
xvhdl --incr --relax -prj testbench_reset_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_reset_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_reset_behav -key {Behavioral:sim_1:Functional:testbench_reset} -tclbatch {testbench_reset.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9921.809 ; gain = 0.000 ; free physical = 2393 ; free virtual = 19043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fifochain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_reset
xvhdl --incr --relax -prj testbench_reset_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_reset_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_reset_behav -key {Behavioral:sim_1:Functional:testbench_reset} -tclbatch {testbench_reset.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9921.809 ; gain = 0.000 ; free physical = 1904 ; free virtual = 18598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fifochain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_reset
xvhdl --incr --relax -prj testbench_reset_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_reset_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_reset_behav -key {Behavioral:sim_1:Functional:testbench_reset} -tclbatch {testbench_reset.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9921.809 ; gain = 0.000 ; free physical = 1838 ; free virtual = 18534
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_reset' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_reset_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk0, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:244]
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:246]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_racount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:509]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wacount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_rcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:511]
INFO: [VRFC 10-2458] undeclared symbol saxigp2_wcount, assumed default net type wire [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:512]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_QJIMLI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1D3SAH3
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
WARNING: [VRFC 10-3380] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/sychronizer.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fifochain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_reset
xvhdl --incr --relax -prj testbench_reset_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_6 -L zynq_ultra_ps_e_vip_v1_0_6 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_22 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_22 -L axi_sg_v4_1_13 -L axi_dma_v7_1_21 -L xlconstant_v1_1_6 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_register_slice_v2_1_20 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_20 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_reset_behav xil_defaultlib.testbench_reset xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_reset
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_reset_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_reset_behav -key {Behavioral:sim_1:Functional:testbench_reset} -tclbatch {testbench_reset.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_reset.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_reset_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9921.809 ; gain = 0.000 ; free physical = 1873 ; free virtual = 18566
set_property is_enabled true [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v]
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 18:45:38 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 18:48:35 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 18:50:21 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 18:52:06 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 18:55:38 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 18:56:24 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 18:58:10 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 19:03:01 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xczu2cg-sfvc784-1-e
Top: main
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
WARNING: [Synth 8-2507] parameter declaration becomes local in DDMTD_Sampler with formal parameter declaration list [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:127]
WARNING: [Synth 8-6901] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in DDMTD_Sampler with formal parameter declaration list [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:231]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11549.059 ; gain = 0.000 ; free physical = 1373 ; free virtual = 17855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter RESET_COUNT bound to: 1000000 - type: integer 
	Parameter RESET_RUN bound to: 950000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'DDMTD_Array' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:23]
	Parameter NUM_DDMTD bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DDMTD_Sampler' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter DATA_IN_FIFO_THRESHOLD bound to: 100 - type: integer 
	Parameter WORDS_TO_SEND bound to: 8000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_10' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/FIFO_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_10' (2#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/FIFO_10_stub.v:6]
WARNING: [Synth 8-7023] instance 'FIFO_10_inst' of module 'FIFO_10' has 12 connections declared, but only 10 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
INFO: [Synth 8-6155] done synthesizing module 'DDMTD_Sampler' (3#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDMTD_Array' (4#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (5#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 61 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:212]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (6#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (7#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 101 connections declared, but only 92 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:296]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (8#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 12 connections declared, but only 8 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:389]
INFO: [Synth 8-6157] synthesizing module 'design_1_data_transfer_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_data_transfer_0_0' (9#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'data_transfer_0' of module 'design_1_data_transfer_0_0' has 15 connections declared, but only 14 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:398]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:584]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1118]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (10#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1118]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1243]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (11#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1243]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1375]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (12#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (13#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1375]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (14#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1077]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (15#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:584]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (16#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:492]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (17#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (18#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (19#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 78 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:503]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (20#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (21#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7023] instance 'my_design' of module 'design_1_wrapper' has 13 connections declared, but only 10 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:354]
INFO: [Synth 8-6155] done synthesizing module 'main' (22#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DDMTD_Sampler has unconnected port external_counter[31]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[63]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[62]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[61]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[60]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[59]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[58]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[57]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[56]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[55]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[54]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[53]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[52]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[51]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[50]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[49]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[48]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[47]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[46]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[45]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[44]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[43]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[42]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[41]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[40]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[39]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[38]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[37]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[36]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[35]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[34]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[33]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[32]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[7]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[6]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[5]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[4]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port clk_beat[1]
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_N
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11549.059 ; gain = 0.000 ; free physical = 1441 ; free virtual = 17895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11549.059 ; gain = 0.000 ; free physical = 1397 ; free virtual = 17875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11549.059 ; gain = 0.000 ; free physical = 1397 ; free virtual = 17875
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.dcp' for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'my_design/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'my_design/design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'my_design/design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'my_design/design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0.dcp' for cell 'my_design/design_1_i/data_transfer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'my_design/design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 11549.059 ; gain = 0.000 ; free physical = 1340 ; free virtual = 17814
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11792.703 ; gain = 0.000 ; free physical = 1270 ; free virtual = 17729
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 115 instances were transformed.
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 106 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 11974.516 ; gain = 425.457 ; free physical = 1104 ; free virtual = 17567
65 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 11974.516 ; gain = 871.359 ; free physical = 1104 ; free virtual = 17567
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in DDMTD_Sampler with formal parameter declaration list [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:127]
WARNING: [Synth 8-6901] identifier 'prog_empty' is used before its declaration [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in DDMTD_Sampler with formal parameter declaration list [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:231]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 12179.277 ; gain = 0.000 ; free physical = 1059 ; free virtual = 17540
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter RESET_COUNT bound to: 1000000 - type: integer 
	Parameter RESET_RUN bound to: 950000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'DDMTD_Array' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:23]
	Parameter NUM_DDMTD bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DDMTD_Sampler' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter DATA_IN_FIFO_THRESHOLD bound to: 100 - type: integer 
	Parameter WORDS_TO_SEND bound to: 8000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_10' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/FIFO_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_10' (2#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/FIFO_10_stub.v:6]
WARNING: [Synth 8-7023] instance 'FIFO_10_inst' of module 'FIFO_10' has 12 connections declared, but only 10 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:212]
INFO: [Synth 8-6155] done synthesizing module 'DDMTD_Sampler' (3#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDMTD_Array' (4#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Array.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (5#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 61 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:212]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (6#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (7#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 101 connections declared, but only 92 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:296]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (8#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 12 connections declared, but only 8 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:389]
INFO: [Synth 8-6157] synthesizing module 'design_1_data_transfer_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_data_transfer_0_0' (9#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'data_transfer_0' of module 'design_1_data_transfer_0_0' has 15 connections declared, but only 14 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:398]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:584]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1118]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (10#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1118]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1243]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (11#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1243]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1375]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (12#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (13#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1375]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (14#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1077]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (15#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:584]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (16#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:492]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (17#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (18#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (19#1) [/home/rsaradhy/Work/trenz/vivado/project_1/.Xil/Vivado-4388-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 78 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:503]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (20#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (21#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7023] instance 'my_design' of module 'design_1_wrapper' has 13 connections declared, but only 10 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:354]
INFO: [Synth 8-6155] done synthesizing module 'main' (22#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DDMTD_Sampler has unconnected port external_counter[31]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[63]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[62]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[61]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[60]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[59]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[58]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[57]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[56]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[55]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[54]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[53]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[52]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[51]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[50]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[49]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[48]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[47]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[46]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[45]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[44]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[43]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[42]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[41]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[40]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[39]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[38]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[37]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[36]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[35]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[34]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[33]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TDATA[32]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[7]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[6]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[5]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port M_AXIS_TSTRB[4]
WARNING: [Synth 8-3331] design DDMTD_Array has unconnected port clk_beat[1]
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_N
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12179.277 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12179.277 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12179.277 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17592
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.dcp' for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'my_design/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'my_design/design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'my_design/design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'my_design/design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0.dcp' for cell 'my_design/design_1_i/data_transfer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'my_design/design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.26 . Memory (MB): peak = 12179.277 ; gain = 0.000 ; free physical = 1230 ; free virtual = 17714
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'my_design/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 12179.277 ; gain = 0.000 ; free physical = 1038 ; free virtual = 17523
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Sep 10 19:38:01 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
close_design
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 10 19:39:29 2020...
