---
permalink: /
title: "Zhiyao Xie (谢知遥)" 
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

Assistant Professor    
*Hong Kong University of Science and Technology (HKUST)*

Zhiyao Xie is an Assistant Professor in the ECE Department at Hong Kong University of Science and Technology (HKUST), where he joined in 2022 Fall. His research focuses on AI-assisted electronic design automation (EDA) and chip design methodologies. He completed his Ph.D. at Duke University in 2022 under the supervision of Prof. Yiran Chen and Prof. Hai (Helen) Li, following his B.Eng from CityU HK in 2017 with a full scholarship & first-class honours. During his Ph.D. studies, Zhiyao also worked as a research intern at leading IC and EDA companies, including NVIDIA, Arm, Cadence, and Synopsys, where he was fortunate to work with Dr. Haoxing Ren, Dr. Brucek Khailany, Dr. Xiaoqing Xu, Dr. Shidhartha Das, and Prof. Jiang Hu.    

Zhiyao has received multiple prestigious awards, including the RGC HK Early Career Award 2023 (7 out of 525), ACM Outstanding Dissertation Award in EDA 2023 (1 awardee per year), EDAA Outstanding Dissertation Award 2023 (4 awardees per year), MICRO 2021 Best Paper Award (1st-author, 1 out of 430), ASP-DAC 2023 Best Paper Award (2 out of 328), WAIC Yufan Award (Brilliant Star) 2023, ACM SIGDA SRF 2022 Best Research Poster Award, and 4 more best paper nominations. He also received Faculty Teaching Excellence Appreciation Award 2023/24 for his computer architecture course. He has published 50+ referred papers, more than half in top EDA venues (DAC, ICCAD, IEEE TCAD) and some others in top computer architecture venues (MICRO, ISCA, HPCA).   

He served as the conference TPC Member/TPC Track Chair/Student Forum Chair of DAC, ICCAD, DATE, ASPDAC, MLCAD, LAD, ISEDA, GLSVLSI; the journal reviewer of IEEE TCAD, ACM TODAES (Distinguished Reviewer), IEEE TCAS-I, IEEE TVLSI, IEEE ESL, IEEE Design & Test, IEEE CAL, IEEE SPL, ACM JETC, ACM TECS, Springer JCST; and as the Finance Chair of IEEE CEDA Hong Kong.   


Selected Award & Honors
======
* ASP-DAC 2025 Best Paper Nomination, 2025 (13 out of 537)   
* **Faculty Teaching Excellence Appreciation Award, ECE Department, 2023/24**   
* ACM/IEEE ISLPED 2024 Best Paper Nomination, 2024 (8 out of 167)   
* IEEE LAD 2024 Best Paper Nomination, 2024 (6 out of 80)    
* **RGC HK Early Career Award, 2023 (7 out of 525 early-career faculties)**     
* **WAIC Yufan ''Brilliant Star'' Award, 2023 (Top 10 AI researchers under age of 35)**   
* **ACM Outstanding Dissertation Award in EDA, 2023 (1 awardee worldwide per year)**  
* **EDAA Outstanding Dissertation Award, 2023 (4 awardees worldwide per year)**   
* **ASP-DAC 2023 Best Paper Award, 2023 (2 out of 328)**   
* ASP-DAC 2023 Best Paper Nomination, 2023 (11 out of 328)  
* ACM TODAES Distinguished Reviewer, 2022   
* **ACM SIGDA SRF Best Research Poster Award, 2022**   
* **IEEE/ACM MICRO 2021 Best Paper Award, 2021 (1 out of 430)**
* ECE Ph.D. Fellowship, Duke University, 2018   
* Dean’s List for all 8 UG Semesters, CityU HK, 2013-2017  
* Outstanding Student Prize, CityU HK, 2016  
* Full Scholarship for Mainland Undergraduates, CityU HK, 2013-2017   


Selected Government Research Grants  
======
* PC, “Intelligent and Agile Integrated Circuit Design Methodologies Based on Circuit Foundation Models,” *Research Grants Council (RGC) Collaborative Research Fund (CRF) YCRG*, 06/2025 – 05/2028, HK$ 3,537,000.     
* PI, “Register-Transfer Level Early Timing Prediction and Optimization by Machine Learning in Electronic Design Automation,” *Research Grants Council (RGC) General Research Fund (GRF)*, 01/2025 – 12/2027, HK$ 1,121,111.     
* PI, “Reliable Machine Learning Techniques for Electronic Design Automation: Understanding Circuit Layouts from Data Perspective,” *Research Grants Council (RGC) Early Career Scheme (ECS)*, 09/2023 – 08/2026, HK$ 1,156,155.   
(RGC Early Career Award 2023, only 7 awardees in HK)    
* PI, “Early-Design-Stage Power Estimation and Runtime On-Chip Power Monitoring for VLSI Design,” *National Natural Science Foundation of China (NSFC) Young Scientists Fund (YSF)*, 01/2024 – 12/2026, HK$ 339,570.      


Selected Research Directions
======
My lab explores ground-breaking data-driven EDA/AI methods to deliver better VLSI circuit design with lower NRE cost, less human effort, and shorter turnaround time. We view *circuit* as a special data type, then explore and utilize its unique data properties.    

We are especially experienced in 1) early-stage circuit *power* modeling, 2) early-stage circuit *timing* modeling, 3) automated *circuit generation*, and 4) CPU prefetcher design.    

* Foundation AI Model for Circuit Design    
    * A Comprehensive Survey of Circuit Foundation Model in 2025: [Survey-CFM](https://zhiyaoxie.github.io/files/Survey_CFM.pdf){: .btn--test4}   
    * LLM-Aided Circuit Design Generation:         
      &ensp;&ensp;&ensp;  RTLCoder [TCAD'25](https://zhiyaoxie.github.io/files/TCAD25_RTLCoder.pdf){: .btn--test4}  <span style="color:DimGray; font-size:85%">(100+ citations)</span>, OpenLLM-RTL [ICCAD'24](https://zhiyaoxie.github.io/files/ICCAD24_OpenLLM.pdf){: .btn--test4}    
      &ensp;&ensp;&ensp;  RTLLM [ASPDAC'24](https://zhiyaoxie.github.io/files/Arxiv23_RTLLM.pdf){: .btn--test4} <span style="color:DimGray; font-size:85%">(100+ citations, a widely-adopted benchmark)</span>   
    * Synthetic Circuit Data Generation:      
      &ensp;&ensp;&ensp;  SynCircuit [DAC'25](https://zhiyaoxie.github.io/files/empty.pdf){: .btn--test4}, CircuitGen [ASPDAC'25](https://zhiyaoxie.com/files/ASPDAC25_CircuitGen.pdf){: .btn--test4}       
    * General Circuit Encoder for Timing, Power, and Functionality Modeling:     
      &ensp;&ensp;&ensp;  CircuitFusion [ICLR'25](https://zhiyaoxie.github.io/files/ICLR25_CircuitFusion.pdf){: .btn--test4}, NetTAG [DAC'25](https://zhiyaoxie.github.io/files/empty.pdf){: .btn--test4}, CircuitEncoder [ASPDAC'25](https://zhiyaoxie.github.io/files/ASPDAC25_CircuitEncoder.pdf){: .btn--test4}     

* Circuit Power and Timing Modeling     
    * Arch-Stage Power Modeling:     
       &ensp;&ensp;&ensp;  PANDA [ICCAD'23](https://zhiyaoxie.github.io/files/ICCAD23_PANDA.pdf){: .btn--test3} [TCAD'25](https://zhiyaoxie.github.io/files/TCAD25_PANDA.pdf){: .btn--test3}, AutoPower [DAC'25](https://zhiyaoxie.github.io/files/empty.pdf){: .btn--test3}     
    * RTL-Stage or On-Chip Power and Timing Modeling:    
       &ensp;&ensp;&ensp;  APOLLO [MICRO'21](https://zhiyaoxie.github.io/files/MICRO21_APOLLO.pdf){: .btn--test3} <span style="color:DimGray; font-size:85%">(Best Paper Award)</span>, DEEP [ICCAD'22](https://zhiyaoxie.github.io/files/ICCAD22_DEEP.pdf){: .btn--test3}, RTL-Timer [DAC'24](https://zhiyaoxie.github.io/files/DAC24_RTLTimer.pdf){: .btn--test3}          
       &ensp;&ensp;&ensp;  AgileDev [ISLPED'24](https://zhiyaoxie.github.io/files/ISLPED24_AgileDev.pdf){: .btn--test3} <span style="color:DimGray; font-size:85%">(Best Paper Nomination)</span>, PROPHET [DAC'23](https://zhiyaoxie.com/files/DAC23_PROPHET.pdf){: .btn--test3} [TCAD'24](https://zhiyaoxie.com/files/TCAD24_OPM.pdf){: .btn--test3}     
       &ensp;&ensp;&ensp;  MasterRTL [ICCAD'23](https://zhiyaoxie.github.io/files/ICCAD23_MasterRTL.pdf){: .btn--test3} [TCAD'25](https://zhiyaoxie.github.io/files/TCAD24_MasterRTL.pdf){: .btn--test3}, CircuitFusion [ICLR'25](https://zhiyaoxie.github.io/files/ICLR25_CircuitFusion.pdf){: .btn--test3}    
    * Netlist-Stage Power and Timing  Modeling:   
       &ensp;&ensp;&ensp;  Net$^2$ [TCAD'22](https://zhiyaoxie.github.io/files/TCAD21_Time.pdf){: .btn--test3}, ATLAS [DAC'25](https://zhiyaoxie.github.io/files/empty.pdf){: .btn--test3}, SMART-GPO [ASPDAC'25](https://zhiyaoxie.com/files/ASPDAC25_SMART.pdf){: .btn--test3} <span style="color:DimGray; font-size:85%">(Best Paper Nomination)</span>    
    * Layout-Stage IR Drop Modeling:   
      &ensp;&ensp;&ensp;  PowerNet [ASPDAC'20](https://zhiyaoxie.github.io/files/ASPDAC20_PowerNet.pdf){: .btn--test3} [ICCAD'20](https://zhiyaoxie.com/files/ICCAD20_IR.pdf){: .btn--test3} <span style="color:DimGray; font-size:85%">(100+ citations)</span>     

* Other EDA & Chip Design Directions   
    * Layout-Stage Routabitliy Modeling:   
     &ensp;&ensp;&ensp;  RouteNet [ICCAD'18](https://zhiyaoxie.github.io/files/ICCAD18_RouteNet.pdf){: .btn--test1} <span style="color:DimGray; font-size:85%">(200+ citations)</span>, AutoDRC [ICCAD'21](https://zhiyaoxie.com/files/ICCAD21_NAS.pdf){: .btn--test1} [TCAD'24](https://zhiyaoxie.github.io/files/TCAD24_Automated.pdf){: .btn--test1},       
    * Reliablity and Security of AI-assisted EDA Methods:    
     &ensp;&ensp;&ensp;  DarkSide [TCAD'22](https://zhiyaoxie.github.io/files/TCAD22_Dark.pdf){: .btn--test1}, Robustify [ICCAD'22](https://zhiyaoxie.github.io/files/ICCAD22_Robust.pdf){: .btn--test1}, APPLE [ASPDAC'24](https://zhiyaoxie.github.io/files/ASPDAC24_APPLE.pdf){: .btn--test1},   
     &ensp;&ensp;&ensp;  Security [ASPDAC'23](https://zhiyaoxie.com/files/ASPDAC23_Model_Extraction.pdf){: .btn--test1} <span style="color:DimGray; font-size:85%">(Best Paper Award)</span>, FLNet [DAC'22](https://zhiyaoxie.com/files/DAC22_FL.pdf){: .btn--test1}     
    * Designing Cutting-Edge CPU Prefetchers:    
    &ensp;&ensp;&ensp; Alecto [HPCA'25](https://zhiyaoxie.github.io/files/HPCA25_Alecto.pdf){: .btn--test1}, Prophet [ISCA'25](https://zhiyaoxie.github.io/files/empty.pdf){: .btn--test1}    

&ensp;&ensp;&ensp; Please check my full publications list [here](https://zhiyaoxie.com/publications/){: .btn--paper} 

Meet Some of My Students  
======
* Qijun Zhang <span style="color:DimGray; font-size:85%">(Enrolled in 23'Fall)</span>  [Qijun-site](https://zqj2333.github.io/){: .btn--test5}    
* Yao Lu <span style="color:DimGray; font-size:85%">(Enrolled in 23'Fall)</span>  [Yao-site](https://norayaolu.github.io/){: .btn--test5}    
* Shang Liu <span style="color:DimGray; font-size:85%">(Enrolled in 23'Fall)</span> [Shang-site](https://devinshang.github.io/){: .btn--test5}   
* Wenji Fang <span style="color:DimGray; font-size:85%">(Enrolled in 24'Fall)</span>  [Wenji-site](https://fangwenji.github.io/){: .btn--test5}   
* Wenkai Li <span style="color:DimGray; font-size:85%">(Enrolled in 24'Fall)</span>  [Wenkai-site](https://kevin333kevin.github.io/wenkaili.github.io/){: .btn--test5}   
* Mengming Li <span style="color:DimGray; font-size:85%">(Enrolled in 24'Fall)</span>  [Mengming-site](https://limengming.github.io/){: .btn--test5}   

&ensp;&ensp;&ensp; The full list of our excellent group members is [here](https://zhiyaoxie.com/students/){: .btn--paper} 


Ph.D. Student Recruitment
======
* <span style="color:red">**I am looking for motivated students to join my lab as Ph.D. students in HKUST!**</span> 
    * We welcome students with both CS and EE background.     
    * We only take students that meet at least *one* of following criteria: 1) strong algorithm and programming background; 2) strong deep learning background; 3) strong computer architecture background; 4) rich research experience with publications.    
    * Learn more about ML for EDA in [Chinese](https://zhiyaoxie.github.io/files/ml4eda.pdf){: .btn--paper}.     
    * We support RA or Master *only if* you intend to continue with a PhD in our team.      

* Do not hesitate to [email](mailto:eezhiyao@ust.hk){: .btn--code} me (eezhiyao@ust.hk) if you are interested!  
    * Please do excuse me for not being able to reply every email... Also please do not be discouraged if you do not receive a reply.   
    * No need to waste time writing a long email, just drop me your CV with grade.    

* Why Joining Us?
    * Our research topics are highly cross-disciplinary. You are expected to master deep knowledge on programming, data structure and algorithm, machine learning, EDA, VLSI design, etc. after you graduate. I believe many of these directions are in a very high demand in job market nowadays.  
    * HKUST is undoubtedly a top Asian university in science and engineering. Its world ranking was #34 in QS 2022, and #24 in QS 2022 Engineering & Technology. 


News
====== 
* <span style="color:DimGray; font-size:85%">[2025/06]</span> <span style="font-size:90%"> I organized a tutorial about "foundation AI model for EDA" at DAC'25.</span>       
* <span style="color:DimGray; font-size:85%">[2025/06]</span> <span style="font-size:90%"> 1 ISCA'25 paper (Prophet) presented, first-authored by Mengming.</span>  
* <span style="color:DimGray; font-size:85%">[2025/06]</span> <span style="font-size:90%"> 5 DAC'25 papers (NetTAG, AutoPower, ATLAS, SynCircuit, ELF) presented, all 5 first-authored by our students: Qijun, Wenkai, Wenji, Yao, Shang, and Dimi.</span>   
* <span style="color:DimGray; font-size:85%">[2025/05]</span> <span style="font-size:90%"> I organized a panel about "foundation AI model for EDA" at ISEDA'25.</span>       
* <span style="color:DimGray; font-size:85%">[2025/04]</span> <span style="font-size:90%"> I served as TPC member of ICCAD'25 and PhD Forum Co-Chair at DAC'25.</span>     
* <span style="color:DimGray; font-size:85%">[2025/04]</span> <span style="font-size:90%"> 1 ICLR'25 paper (CircuitFusion) presented, first-authored by Wenji.</span>          
* <span style="color:DimGray; font-size:85%">[2025/03]</span> <span style="font-size:90%"> I served as TPC track (Computer-Aided Design Track) chair of GLSVLSI'25 and TPC track (Power and Timing Track) co-chair of ISEDA'25.</span>     
* <span style="color:DimGray; font-size:85%">[2025/03]</span> <span style="font-size:90%"> 1 HPCA'25 paper (Alecto) presented, first-authored by Mengming.</span>      
* <span style="color:DimGray; font-size:85%">[2025/02]</span> <span style="font-size:90%"> Research Grants Council (RGC) Collaborative Research Fund (CRF)-YCRG led by me is granted, securing HKD 3,537,000. Thanks RGC! </span>    
* <span style="color:DimGray; font-size:85%">[2025/01]</span> <span style="font-size:90%"> 1 ASP-DAC'25 Best Paper Nomination.</span>        
* <span style="color:DimGray; font-size:85%">[2025/01]</span> <span style="font-size:90%"> 7 ASP-DAC'25 paper presented, 5 first-authored by our students: Qijun, Wenji, Shang.</span>        
* <span style="color:DimGray; font-size:85%">[2024/12]</span> <span style="font-size:90%"> 1 IEEE TCAD'25 paper (PANDA-extension) accepted, first-authored by Qijun.</span>      
* <span style="color:DimGray; font-size:85%">[2024/10]</span> <span style="font-size:90%"> 1 IEEE TCAD'25 paper (RTL-Coder) accepted, first-authored by Shang.</span>      
* <span style="color:DimGray; font-size:85%">[2024/10]</span> <span style="font-size:90%"> I served as TPC member of DATE'25.</span>    
* <span style="color:DimGray; font-size:85%">[2024/10]</span> <span style="font-size:90%"> I organized a special session about "open-source circuit data" at ICCAD'24.</span>  
* <span style="color:DimGray; font-size:85%">[2024/10]</span> <span style="font-size:90%"> 2 ICCAD'24 papers (OpenLLM-RTL) presented, 1 first-authored by Shang.</span> 
* <span style="color:DimGray; font-size:85%">[2024/09]</span> <span style="font-size:90%"> I received the ECE Teaching Excellence Appreciation Award 2023-24.</span>     
* <span style="color:DimGray; font-size:85%">[2024/09]</span> <span style="font-size:90%"> Wenji, Mengming, ZheAn, and Wenkai joined HKUST as PhD students, welcome!</span>  
* <span style="color:DimGray; font-size:85%">[2024/09]</span> <span style="font-size:90%"> 1 ACM TRETS paper accepted.</span>      
* <span style="color:DimGray; font-size:85%">[2024/08]</span> <span style="font-size:90%"> 1 ISLPED'24 (AgileDev) Best Paper Nomination, first-authored by Yao.</span>  
* <span style="color:DimGray; font-size:85%">[2024/08]</span> <span style="font-size:90%"> I served as TPC member of ASPDAC'25 and attended in-person TPC meeting.</span>    
* <span style="color:DimGray; font-size:85%">[2024/07]</span> <span style="font-size:90%"> I hosted the HKUST-HKUST(GZ) Joint EDA workshop.</span>      
* <span style="color:DimGray; font-size:85%">[2024/07]</span> <span style="font-size:90%"> 1 IEEE TCAD'25 paper (MasterRTL-extension) accepted, first-authored by Wenji.</span>      
* <span style="color:DimGray; font-size:85%">[2024/06]</span> <span style="font-size:90%"> 1 LAD'24 (RTL-Coder) Best Paper Nomination, first-authored by Shang.</span>      
* <span style="color:DimGray; font-size:85%">[2024/06]</span> <span style="font-size:90%"> 1 IEEE TCAD'25 paper (PROPHET-extension) accepted.</span>   
* <span style="color:DimGray; font-size:85%">[2024/06]</span> <span style="font-size:90%"> Research Grants Council (RGC) General Research Fund (GRF) led by me is granted, securing HKD 1,121,111. Thanks RGC!</span>     
* <span style="color:DimGray; font-size:85%">[2024/06]</span> <span style="font-size:90%"> 2 DAC'24 papers (RTL-Timer) presented, 1 first-authored by Wenji.</span>       
* <span style="color:DimGray; font-size:85%">[2024/04]</span> <span style="font-size:90%"> I served as TPC member of ICCAD'24.</span>         
* <span style="color:DimGray; font-size:85%">[2024/02]</span> <span style="font-size:90%"> HKUST-HKUST (GZ) project is granted, securing HKD 500,000 for my share. Thanks! </span>    
* <span style="color:DimGray; font-size:85%">[2024/01]</span> <span style="font-size:90%"> 2 ASPDAC'24 papers (RTLLM, APPLE) presented, both first-authored by our students: Yao and Tao.</span>      
* <span style="color:DimGray; font-size:85%">[2024/01]</span> <span style="font-size:90%"> Jing and Yugao formally joined HKUST as PhD students, welcome!</span>    
* <span style="color:DimGray; font-size:85%">[2023/12]</span> <span style="font-size:90%"> An industrial projects led by me is granted, securing HKD 1,603,950. Thanks!</span>    
* <span style="color:DimGray; font-size:85%">[2023/12]</span> <span style="font-size:90%"> An industrial projects led by me is granted, securing HKD 1,087,200. Thanks!</span>    
* <span style="color:DimGray; font-size:85%">[2023/11]</span> <span style="font-size:90%"> An industrial projects led by me is granted, securing HKD 1,370,000. Thanks!</span>    
* <span style="color:DimGray; font-size:85%">[2023/11]</span> <span style="font-size:90%"> 2 ICCAD'23 papers (MasterRTL, PANDA) presented, both first-authored by our students: Qijun and Wenji.</span>     
* <span style="color:DimGray; font-size:85%">[2023/10]</span> <span style="font-size:90%"> I received the RGC HK Early Career Award 2023, at RGC Award Presentation Ceremony, Hong Kong.</span>        
* <span style="color:DimGray; font-size:85%">[2023/09]</span> <span style="font-size:90%"> Qijun, Yao, and Shang formally joined HKUST as PhD students, welcome!</span>        
* <span style="color:DimGray; font-size:85%">[2023/08]</span> <span style="font-size:90%"> National Natural Science Foundation of China (NSFC) Young Scientists Fund (YSF) led by me is granted, securing HKD 339,570. Thanks NSFC!</span>    
* <span style="color:DimGray; font-size:85%">[2023/06]</span> <span style="font-size:90%"> Research Grants Council (RGC) Early Career Scheme (ECS) led by me is granted, securing HKD 1,156,155. I also received the RGC Early Career Award 2023, only 7 awardees in Hong Kong. Thanks RGC!</span>     
* <span style="color:DimGray; font-size:85%">[2023/06]</span> <span style="font-size:90%"> 2 DAC'23 papers (PROPHET, PertNAS) presented.</span>         
* <span style="color:DimGray; font-size:85%">[2023/06]</span> <span style="font-size:90%"> I received the ACM Outstanding Disseration Award in EDA 2023, at DAC'23 in San Francisco, USA.</span>   
* <span style="color:DimGray; font-size:85%">[2023/04]</span> <span style="font-size:90%"> I served as TPC member of ICCAD'23.</span>               
* <span style="color:DimGray; font-size:85%">[2023/03]</span> <span style="font-size:90%"> I received the EDAA Outstanding Disseration Award 2023, at DATE'23 in Antwerp, Belgium.</span>         
* <span style="color:DimGray; font-size:85%">[2023/02]</span> <span style="font-size:90%"> 1 FPGA'23 paper (FADO) presented.</span>    
* <span style="color:DimGray; font-size:85%">[2023/01]</span> <span style="font-size:90%"> I received the ASPDAC'23 Best Paper Award, at ASPDAC'23 in Tokyo, Japan.</span>   
* <span style="color:DimGray; font-size:85%">[2022/11]</span> <span style="font-size:90%"> 1 IEEE TCAD'25 paper (AI for EDA security) published, first-authored by me.</span>  
* <span style="color:DimGray; font-size:85%">[2022/11]</span> <span style="font-size:90%"> 2 ICCAD'22 papers (DEEP, Robustify) presented, 1 first-authored by me.</span>         
* <span style="color:DimGray; font-size:85%">[2022/08]</span> <span style="font-size:90%"> I served as TPC member of ASPDAC'23.</span>    
* <span style="color:DimGray; font-size:85%">[2022/08]</span> <span style="font-size:90%"> 2 Book Chapters published in Springer Book: "Machine Learning Applications in Electronic Design Automation" </span>     
* <span style="color:DimGray; font-size:85%">[2022/06]</span> <span style="font-size:90%"> I joined HKUST ECE as a tenure-track Assistant Professor.</span>        



