* Author: Suman
* Date Created: 15 Apr 2016
* Environment
  - OS: Windows 7, Linux
  - Browsers: Firefox,Chrome
  - Bandwidth : 100Mbps
  - Hardware Configuration:8GBRAM , 
  - Processor:i5

* Objective
  - To view, take the post-Quiz and submit the post-Quiz of Design Of Digital Circuits Using Verilog experiment

* Pre conditions
  - Refer to first test case [[https://github.com/Virtual-Labs/vlsi-iiith/blob/master/test-cases/integration_test-cases/Design Of Digital Circuits Usin/Design Of Digital Circuits Usin_01_Usability_smk.org][Design Of Digital Circuits Usin_01_Usability_smk.org]]

* Post conditions
  - Nil
* Test Steps
  1. Click on the Quiz link 
  2. Check if there are any distortions and junk characters in the Quiz page
  3. Click on the Post-Quiz link present in the page
  4. Select the correct answer using the corresponding radio buttons and Click on the Check Quiz button

* Expected result
  1. Post-Quiz page should be opened
  2. Content should be Postsent with no distortions and Junk characters
  3. Post-Quiz content should be displayed on the top of the screen
  4. The options should be validated with the backend database,result should be displayed with the correct option if the selected option is wrong 
  5. If the selected option is correct, a message should be displayed that the selected answer is correct.

* Review/comments


