{
    "nl": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/51-openroad-fillinsertion/controller.nl.v",
    "pnl": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/51-openroad-fillinsertion/controller.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/52-odb-cellfrequencytables/controller.def",
    "lef": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/58-magic-writelef/controller.lef",
    "openroad-lef": null,
    "odb": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/52-odb-cellfrequencytables/controller.odb",
    "sdc": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/51-openroad-fillinsertion/controller.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/nom_tt_025C_1v80/controller__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/nom_ss_100C_1v60/controller__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/nom_ff_n40C_1v95/controller__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/min_tt_025C_1v80/controller__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/min_ss_100C_1v60/controller__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/min_ff_n40C_1v95/controller__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/max_tt_025C_1v80/controller__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/max_ss_100C_1v60/controller__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/max_ff_n40C_1v95/controller__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/53-openroad-rcx/nom/controller.nom.spef",
        "min_*": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/53-openroad-rcx/min/controller.min.spef",
        "max_*": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/53-openroad-rcx/max/controller.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/nom_tt_025C_1v80/controller__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/nom_ss_100C_1v60/controller__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/nom_ff_n40C_1v95/controller__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/min_tt_025C_1v80/controller__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/min_ss_100C_1v60/controller__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/min_ff_n40C_1v95/controller__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/max_tt_025C_1v80/controller__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/max_ss_100C_1v60/controller__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/54-openroad-stapostpnr/max_ff_n40C_1v95/controller__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/66-magic-spiceextraction/controller.spice",
    "mag": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/56-magic-streamout/controller.mag",
    "gds": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/56-magic-streamout/controller.gds",
    "mag_gds": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/56-magic-streamout/controller.magic.gds",
    "klayout_gds": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/57-klayout-streamout/controller.klayout.gds",
    "json_h": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/05-yosys-jsonheader/controller.h.json",
    "vh": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/28-odb-writeverilogheader/controller.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 442,
        "design__inferred_latch__count": 0,
        "design__instance__count": 173,
        "design__instance__area": 1213.66,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 3.5714616387849674e-05,
        "power__switching__total": 1.1619064935075585e-05,
        "power__leakage__total": 1.700886209654584e-09,
        "power__total": 4.7335382987512276e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2508190948151584,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2503179956388218,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3363881490794197,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 38.56668338292515,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.336388,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2507532308323598,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25030259129391946,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.916806545519867,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 37.18384638776161,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.916807,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25075150998662293,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25032382430986594,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12947313032608695,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 39.01280475761666,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.129473,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25067881813202975,
        "clock__skew__worst_setup": 0.2502263744811234,
        "timing__hold__ws": 0.12264309359657759,
        "timing__setup__ws": 37.174175900854415,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.122643,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 145.0 50.0",
        "design__core__bbox": "5.52 10.88 139.38 38.08",
        "design__io": 21,
        "design__die__area": 7250,
        "design__core__area": 3640.99,
        "design__instance__count__stdcell": 173,
        "design__instance__area__stdcell": 1213.66,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.333333,
        "design__instance__utilization__stdcell": 0.333333,
        "design__instance__count__class:inverter": 8,
        "design__instance__count__class:sequential_cell": 20,
        "design__instance__count__class:multi_input_combinational_cell": 44,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 289,
        "design__instance__count__class:tap_cell": 60,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count__net:GND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 2294.04,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 34,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 13,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 3,
        "design__instance__count__class:antenna_cell": 3,
        "route__net": 112,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 21,
        "route__wirelength__iter:1": 2433,
        "route__drc_errors__iter:2": 7,
        "route__wirelength__iter:2": 2441,
        "route__drc_errors__iter:3": 4,
        "route__wirelength__iter:3": 2436,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 2432,
        "route__drc_errors": 0,
        "route__wirelength": 2432,
        "route__vias": 659,
        "route__vias__singlecut": 659,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 131.64,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.250765998397504,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2502385036680104,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3258386985787702,
        "timing__setup__ws__corner:min_tt_025C_1v80": 38.57239614668222,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.325839,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25078481667830366,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2502263744811234,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8966929119696367,
        "timing__setup__ws__corner:min_ss_100C_1v60": 37.193424504110546,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.896693,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25067881813202975,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25024319436042214,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12264309359657759,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 39.016108781431385,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.122643,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2513606338663107,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25048874794483833,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.34357834216830335,
        "timing__setup__ws__corner:max_tt_025C_1v80": 38.5611198331468,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.343578,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25137179160802375,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25046673777275263,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.930268555185691,
        "timing__setup__ws__corner:max_ss_100C_1v60": 37.174175900854415,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.930269,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25127128866587717,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25049649175065414,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13166140772508744,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 39.00901045930039,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.131661,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_1v80": 1.79978,
        "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_1v80": 1.79994,
        "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_1v80": 0.000222423,
        "design_powergrid__voltage__worst__net:GND__corner:nom_tt_025C_1v80": 0.00021173,
        "design_powergrid__drop__average__net:GND__corner:nom_tt_025C_1v80": 4.59112e-05,
        "design_powergrid__drop__worst__net:GND__corner:nom_tt_025C_1v80": 0.00021173,
        "design_powergrid__voltage__worst": 0.00021173,
        "design_powergrid__voltage__worst__net:VDD": 1.79978,
        "design_powergrid__drop__worst": 0.000222423,
        "design_powergrid__drop__worst__net:VDD": 0.000222423,
        "design_powergrid__voltage__worst__net:GND": 0.00021173,
        "design_powergrid__drop__worst__net:GND": 0.00021173,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 5.64e-05,
        "ir__drop__worst": 0.000222,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}