For Index register&nbsp;not many bits are needed, since <FONT class=clozed>no MIPS CPU has yet had a TLB with more than 128 entries</FONT>.