--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4469 paths analyzed, 385 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.960ns.
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_2 (SLICE_X10Y52.B4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          sq_b_anim/x_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to sq_b_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_6
    SLICE_X11Y44.C1      net (fanout=11)       0.615   display/h_count<6>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X10Y52.B4      net (fanout=49)       3.621   animate
    SLICE_X10Y52.CLK     Tas                   0.341   sq_b_anim/x<4>
                                                       sq_b_anim/x_2_rstpot
                                                       sq_b_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (1.526ns logic, 6.437ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          sq_b_anim/x_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.957ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to sq_b_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X11Y44.C2      net (fanout=4)        0.609   display/h_count<4>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X10Y52.B4      net (fanout=49)       3.621   animate
    SLICE_X10Y52.CLK     Tas                   0.341   sq_b_anim/x<4>
                                                       sq_b_anim/x_2_rstpot
                                                       sq_b_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (1.526ns logic, 6.431ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_7 (FF)
  Destination:          sq_b_anim/x_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.836ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_7 to sq_b_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.DQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_7
    SLICE_X11Y44.C4      net (fanout=11)       0.488   display/h_count<7>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X10Y52.B4      net (fanout=49)       3.621   animate
    SLICE_X10Y52.CLK     Tas                   0.341   sq_b_anim/x<4>
                                                       sq_b_anim/x_2_rstpot
                                                       sq_b_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      7.836ns (1.526ns logic, 6.310ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_1 (SLICE_X10Y52.A4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          sq_b_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to sq_b_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_6
    SLICE_X11Y44.C1      net (fanout=11)       0.615   display/h_count<6>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X10Y52.A4      net (fanout=49)       3.582   animate
    SLICE_X10Y52.CLK     Tas                   0.341   sq_b_anim/x<4>
                                                       sq_b_anim/x_1_rstpot
                                                       sq_b_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (1.526ns logic, 6.398ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          sq_b_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to sq_b_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X11Y44.C2      net (fanout=4)        0.609   display/h_count<4>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X10Y52.A4      net (fanout=49)       3.582   animate
    SLICE_X10Y52.CLK     Tas                   0.341   sq_b_anim/x<4>
                                                       sq_b_anim/x_1_rstpot
                                                       sq_b_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (1.526ns logic, 6.392ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_7 (FF)
  Destination:          sq_b_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.797ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_7 to sq_b_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.DQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_7
    SLICE_X11Y44.C4      net (fanout=11)       0.488   display/h_count<7>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X10Y52.A4      net (fanout=49)       3.582   animate
    SLICE_X10Y52.CLK     Tas                   0.341   sq_b_anim/x<4>
                                                       sq_b_anim/x_1_rstpot
                                                       sq_b_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (1.526ns logic, 6.271ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_7 (SLICE_X7Y55.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          sq_b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.919ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.603 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to sq_b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_6
    SLICE_X11Y44.C1      net (fanout=11)       0.615   display/h_count<6>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X7Y55.C4       net (fanout=49)       3.596   animate
    SLICE_X7Y55.CLK      Tas                   0.322   sq_b_anim/x<8>
                                                       sq_b_anim/x_7_rstpot
                                                       sq_b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.919ns (1.507ns logic, 6.412ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          sq_b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.913ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.603 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to sq_b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_4
    SLICE_X11Y44.C2      net (fanout=4)        0.609   display/h_count<4>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X7Y55.C4       net (fanout=49)       3.596   animate
    SLICE_X7Y55.CLK      Tas                   0.322   sq_b_anim/x<8>
                                                       sq_b_anim/x_7_rstpot
                                                       sq_b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.913ns (1.507ns logic, 6.406ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_7 (FF)
  Destination:          sq_b_anim/x_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.603 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_7 to sq_b_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.DQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_7
    SLICE_X11Y44.C4      net (fanout=11)       0.488   display/h_count<7>
    SLICE_X11Y44.C       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X11Y44.B4      net (fanout=1)        0.327   N15
    SLICE_X11Y44.B       Tilo                  0.259   rst
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X21Y37.B4      net (fanout=13)       1.874   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X21Y37.B       Tilo                  0.259   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X7Y55.C4       net (fanout=49)       3.596   animate
    SLICE_X7Y55.CLK      Tas                   0.322   sq_b_anim/x<8>
                                                       sq_b_anim/x_7_rstpot
                                                       sq_b_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (1.507ns logic, 6.285ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frog_anim/x_5 (SLICE_X14Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_5 (FF)
  Destination:          frog_anim/x_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_5 to frog_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.200   frog_anim/x<8>
                                                       frog_anim/x_5
    SLICE_X14Y32.A6      net (fanout=5)        0.036   frog_anim/x<5>
    SLICE_X14Y32.CLK     Tah         (-Th)    -0.190   frog_anim/x<8>
                                                       frog_anim/x_5_rstpot
                                                       frog_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/x_9 (SLICE_X14Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_9 (FF)
  Destination:          frog_anim/x_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_9 to frog_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.200   frog_anim/x<11>
                                                       frog_anim/x_9
    SLICE_X14Y33.A6      net (fanout=5)        0.036   frog_anim/x<9>
    SLICE_X14Y33.CLK     Tah         (-Th)    -0.190   frog_anim/x<11>
                                                       frog_anim/x_9_rstpot
                                                       frog_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_4 (SLICE_X10Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_4 (FF)
  Destination:          sq_b_anim/x_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_4 to sq_b_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.DQ      Tcko                  0.200   sq_b_anim/x<4>
                                                       sq_b_anim/x_4
    SLICE_X10Y52.D6      net (fanout=12)       0.044   sq_b_anim/x<4>
    SLICE_X10Y52.CLK     Tah         (-Th)    -0.190   sq_b_anim/x<4>
                                                       sq_b_anim/x_4_rstpot
                                                       sq_b_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.390ns logic, 0.044ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_0/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.960|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4469 paths, 0 nets, and 934 connections

Design statistics:
   Minimum period:   7.960ns{1}   (Maximum frequency: 125.628MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 17:27:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



