$date
	Sun Oct 23 10:00:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#817612
b1110 !
1"
#817614
b1110 &
b1110 %
1$
#817615
0"
#817618
b111 &
b111 %
#817622
b10110 &
b10110 %
#817626
b1011 &
b1011 %
#817630
b100010 &
b100010 %
#817634
b10001 &
b10001 %
#817638
b110100 &
b110100 %
#817642
b11010 &
b11010 %
#817646
b1101 &
b1101 %
#817650
b101000 &
b101000 %
#817654
b10100 &
b10100 %
#817658
b1010 &
b1010 %
#817662
b101 &
b101 %
#817666
b10000 &
b10000 %
#817670
b1000 &
b1000 %
#817674
b100 &
b100 %
#817678
b10 &
b10 %
#817682
b1 &
b1 %
1#
#817686
b0 &
0#
b0 %
0$
#1872645
b1 !
1"
#1872646
b1 &
b1 %
1$
#1872647
0"
#1872650
1#
#1872654
b0 &
0#
b0 %
0$
#2840976
b10000 !
1"
#2840978
b10000 &
b10000 %
1$
#2840979
0"
#2840982
b1000 &
b1000 %
#2840986
b100 &
b100 %
#2840990
b10 &
b10 %
#2840994
b1 &
b1 %
1#
#2840998
b0 &
0#
b0 %
0$
#4500012
