var group___r_c_c___l_l =
[
    [ "RCC Private Variables", "group___r_c_c___l_l___private___variables.html", null ],
    [ "RCC Private Constants", "group___r_c_c___l_l___private___constants.html", "group___r_c_c___l_l___private___constants" ],
    [ "RCC Exported Constants", "group___r_c_c___l_l___exported___constants.html", "group___r_c_c___l_l___exported___constants" ],
    [ "Peripheral RNG get clock source", "group___r_c_c___l_l___e_c___r_n_g.html", "group___r_c_c___l_l___e_c___r_n_g" ],
    [ "Peripheral USB get clock source", "group___r_c_c___l_l___e_c___u_s_b.html", "group___r_c_c___l_l___e_c___u_s_b" ],
    [ "Peripheral ADC get clock source", "group___r_c_c___l_l___e_c___a_d_c.html", "group___r_c_c___l_l___e_c___a_d_c" ],
    [ "RTC clock source selection", "group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html", "group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e" ],
    [ "PLL entry clock source", "group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html", "group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e" ],
    [ "PLL division factor", "group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html", "group___r_c_c___l_l___e_c___p_l_l_m___d_i_v" ],
    [ "PLL division factor (PLLR)", "group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html", "group___r_c_c___l_l___e_c___p_l_l_r___d_i_v" ],
    [ "PLL division factor (PLLP)", "group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html", "group___r_c_c___l_l___e_c___p_l_l_p___d_i_v" ],
    [ "PLL division factor (PLLQ)", "group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html", "group___r_c_c___l_l___e_c___p_l_l_q___d_i_v" ]
];