<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: Sysctrl Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">Sysctrl Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___s_y_s_c_t_r_l.html">System Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="Sysctrl" -->
<p>SYSCTRL hardware registers.  
 <a href="struct_sysctrl.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="comp__sysctrl_8h_source.html">comp_sysctrl.h</a>&gt;</code></p>

<p><a href="struct_sysctrl-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70785226a416f7b53ff219827ee810d4"></a><!-- doxytag: member="Sysctrl::INTENCLR" ref="a70785226a416f7b53ff219827ee810d4" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_c_l_r___type.html">SYSCTRL_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a70785226a416f7b53ff219827ee810d4">INTENCLR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Interrupt Enable Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc702e8594a998c7ef5c72017c2f614e"></a><!-- doxytag: member="Sysctrl::INTENSET" ref="afc702e8594a998c7ef5c72017c2f614e" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_e_n_s_e_t___type.html">SYSCTRL_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#afc702e8594a998c7ef5c72017c2f614e">INTENSET</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Interrupt Enable Set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4100bde368282e445015eef060076ff0"></a><!-- doxytag: member="Sysctrl::INTFLAG" ref="a4100bde368282e445015eef060076ff0" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___i_n_t_f_l_a_g___type.html">SYSCTRL_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a4100bde368282e445015eef060076ff0">INTFLAG</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f5cc388f4d59b0481c3df6251d87ea0"></a><!-- doxytag: member="Sysctrl::PCLKSR" ref="a7f5cc388f4d59b0481c3df6251d87ea0" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___p_c_l_k_s_r___type.html">SYSCTRL_PCLKSR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a7f5cc388f4d59b0481c3df6251d87ea0">PCLKSR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/ 32) Power and Clocks Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5835251be4edcbcdc1f42bf9cca2ace5"></a><!-- doxytag: member="Sysctrl::XOSC" ref="a5835251be4edcbcdc1f42bf9cca2ace5" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c___type.html">SYSCTRL_XOSC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a5835251be4edcbcdc1f42bf9cca2ace5">XOSC</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a597ffb03a03fa15bd1e573965571940e"></a><!-- doxytag: member="Sysctrl::Reserved1" ref="a597ffb03a03fa15bd1e573965571940e" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d0506bde409cd60f3286af82ed6275c"></a><!-- doxytag: member="Sysctrl::XOSC32K" ref="a6d0506bde409cd60f3286af82ed6275c" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___x_o_s_c32_k___type.html">SYSCTRL_XOSC32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a6d0506bde409cd60f3286af82ed6275c">XOSC32K</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 16) 32kHz External Crystal Oscillator (XOSC32K) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab037d32b141b79d8d29e3543cf705d05"></a><!-- doxytag: member="Sysctrl::Reserved2" ref="ab037d32b141b79d8d29e3543cf705d05" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07bd14a2ca7ec863a549d296cf135acd"></a><!-- doxytag: member="Sysctrl::OSC32K" ref="a07bd14a2ca7ec863a549d296cf135acd" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c32_k___type.html">SYSCTRL_OSC32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a07bd14a2ca7ec863a549d296cf135acd">OSC32K</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) 32kHz Internal Oscillator (OSC32K) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96965d0cc47d570c8561d10dbb71b4ac"></a><!-- doxytag: member="Sysctrl::OSCULP32K" ref="a96965d0cc47d570c8561d10dbb71b4ac" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c_u_l_p32_k___type.html">SYSCTRL_OSCULP32K_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a96965d0cc47d570c8561d10dbb71b4ac">OSCULP32K</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 8) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98fd1aac10742e0000698705b0dc62d5"></a><!-- doxytag: member="Sysctrl::Reserved3" ref="a98fd1aac10742e0000698705b0dc62d5" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a9451b83d7aa5e66e9efdea924adbd2"></a><!-- doxytag: member="Sysctrl::OSC8M" ref="a9a9451b83d7aa5e66e9efdea924adbd2" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___o_s_c8_m___type.html">SYSCTRL_OSC8M_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a9a9451b83d7aa5e66e9efdea924adbd2">OSC8M</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) 8MHz Internal Oscillator (OSC8M) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13f1cd783ef908775dd1a46e1057eddb"></a><!-- doxytag: member="Sysctrl::DFLLCTRL" ref="a13f1cd783ef908775dd1a46e1057eddb" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_c_t_r_l___type.html">SYSCTRL_DFLLCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a13f1cd783ef908775dd1a46e1057eddb">DFLLCTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 16) DFLL48M Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac17b3aa7b7371d6fbf2973ddd3cfdf1a"></a><!-- doxytag: member="Sysctrl::Reserved4" ref="ac17b3aa7b7371d6fbf2973ddd3cfdf1a" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a271e4bd2e3391c0f20373109a359221d"></a><!-- doxytag: member="Sysctrl::DFLLVAL" ref="a271e4bd2e3391c0f20373109a359221d" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_v_a_l___type.html">SYSCTRL_DFLLVAL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a271e4bd2e3391c0f20373109a359221d">DFLLVAL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 32) DFLL48M Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a912fe549ccdb19e7d9aa87516983204b"></a><!-- doxytag: member="Sysctrl::DFLLMUL" ref="a912fe549ccdb19e7d9aa87516983204b" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_m_u_l___type.html">SYSCTRL_DFLLMUL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a912fe549ccdb19e7d9aa87516983204b">DFLLMUL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) DFLL48M Multiplier. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a706b3e409be2224c66161da29837bab9"></a><!-- doxytag: member="Sysctrl::DFLLSYNC" ref="a706b3e409be2224c66161da29837bab9" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_f_l_l_s_y_n_c___type.html">SYSCTRL_DFLLSYNC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a706b3e409be2224c66161da29837bab9">DFLLSYNC</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 8) DFLL48M Synchronization. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a759b571d858e8b2e7a4b252efb8a7a5f"></a><!-- doxytag: member="Sysctrl::Reserved5" ref="a759b571d858e8b2e7a4b252efb8a7a5f" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9157590dce5faafde833fc1f5364559c"></a><!-- doxytag: member="Sysctrl::BOD33" ref="a9157590dce5faafde833fc1f5364559c" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___b_o_d33___type.html">SYSCTRL_BOD33_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a9157590dce5faafde833fc1f5364559c">BOD33</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) 3.3V Brown-Out Detector (BOD33) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab774496675b12af8e5376bcedea81b19"></a><!-- doxytag: member="Sysctrl::Reserved6" ref="ab774496675b12af8e5376bcedea81b19" args="[0x4]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [0x4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46656a7a4a800c96a04343a9ba88cac9"></a><!-- doxytag: member="Sysctrl::VREG" ref="a46656a7a4a800c96a04343a9ba88cac9" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_g___type.html">SYSCTRL_VREG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a46656a7a4a800c96a04343a9ba88cac9">VREG</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/W 16) Voltage Regulator System (VREG) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36d8121d6174294c132053db96bdb6d5"></a><!-- doxytag: member="Sysctrl::Reserved7" ref="a36d8121d6174294c132053db96bdb6d5" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af52dde24bfc29b423d587d22e3c6bec2"></a><!-- doxytag: member="Sysctrl::VREF" ref="af52dde24bfc29b423d587d22e3c6bec2" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___v_r_e_f___type.html">SYSCTRL_VREF_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#af52dde24bfc29b423d587d22e3c6bec2">VREF</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) Voltage References System (VREF) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11ad2029b353c2d392bbdec2890f5d11"></a><!-- doxytag: member="Sysctrl::DPLLCTRLA" ref="a11ad2029b353c2d392bbdec2890f5d11" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_a___type.html">SYSCTRL_DPLLCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a11ad2029b353c2d392bbdec2890f5d11">DPLLCTRLA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 8) DPLL Control A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d6ef5d7c24bf6e2c8820e4ba18ec3e5"></a><!-- doxytag: member="Sysctrl::Reserved8" ref="a1d6ef5d7c24bf6e2c8820e4ba18ec3e5" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49ef05f3bc62e67c115659ee95a53b69"></a><!-- doxytag: member="Sysctrl::DPLLRATIO" ref="a49ef05f3bc62e67c115659ee95a53b69" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_r_a_t_i_o___type.html">SYSCTRL_DPLLRATIO_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a49ef05f3bc62e67c115659ee95a53b69">DPLLRATIO</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x48 (R/W 32) DPLL Ratio Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37070097cb40536acce07c1520af4c11"></a><!-- doxytag: member="Sysctrl::DPLLCTRLB" ref="a37070097cb40536acce07c1520af4c11" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type.html">SYSCTRL_DPLLCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a37070097cb40536acce07c1520af4c11">DPLLCTRLB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4C (R/W 32) DPLL Control B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fc53dd98ef64af6db50b4f01ea0f4b8"></a><!-- doxytag: member="Sysctrl::DPLLSTATUS" ref="a6fc53dd98ef64af6db50b4f01ea0f4b8" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_y_s_c_t_r_l___d_p_l_l_s_t_a_t_u_s___type.html">SYSCTRL_DPLLSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sysctrl.html#a6fc53dd98ef64af6db50b4f01ea0f4b8">DPLLSTATUS</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x50 (R/ 8) DPLL Status. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>SYSCTRL hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__sysctrl_8h_source.html">comp_sysctrl.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:18 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
