<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3285" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3285{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3285{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3285{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3285{left:70px;bottom:1084px;}
#t5_3285{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_3285{left:70px;bottom:1061px;}
#t7_3285{left:96px;bottom:1065px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_3285{left:70px;bottom:1040px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_3285{left:70px;bottom:1024px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3285{left:70px;bottom:1007px;letter-spacing:-0.15px;}
#tb_3285{left:70px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3285{left:70px;bottom:965px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#td_3285{left:70px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3285{left:70px;bottom:932px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tf_3285{left:70px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_3285{left:70px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_3285{left:70px;bottom:874px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_3285{left:70px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3285{left:70px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3285{left:70px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3285{left:70px;bottom:789px;}
#tm_3285{left:96px;bottom:793px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_3285{left:96px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#to_3285{left:70px;bottom:750px;}
#tp_3285{left:96px;bottom:753px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tq_3285{left:70px;bottom:727px;}
#tr_3285{left:96px;bottom:730px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#ts_3285{left:244px;bottom:730px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tt_3285{left:342px;bottom:730px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tu_3285{left:480px;bottom:730px;letter-spacing:-0.15px;}
#tv_3285{left:504px;bottom:730px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_3285{left:786px;bottom:730px;}
#tx_3285{left:794px;bottom:730px;}
#ty_3285{left:70px;bottom:704px;}
#tz_3285{left:96px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t10_3285{left:240px;bottom:707px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t11_3285{left:323px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t12_3285{left:715px;bottom:707px;}
#t13_3285{left:727px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t14_3285{left:96px;bottom:690px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t15_3285{left:211px;bottom:690px;}
#t16_3285{left:217px;bottom:690px;}
#t17_3285{left:70px;bottom:666px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t18_3285{left:70px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3285{left:70px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1a_3285{left:70px;bottom:582px;letter-spacing:-0.09px;}
#t1b_3285{left:156px;bottom:582px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1c_3285{left:70px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t1d_3285{left:70px;bottom:542px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#t1e_3285{left:70px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3285{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_3285{left:70px;bottom:334px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1h_3285{left:347px;bottom:334px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1i_3285{left:70px;bottom:300px;letter-spacing:-0.11px;word-spacing:-1.25px;}
#t1j_3285{left:104px;bottom:300px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t1k_3285{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t1l_3285{left:70px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_3285{left:70px;bottom:216px;letter-spacing:-0.09px;}
#t1n_3285{left:156px;bottom:216px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1o_3285{left:70px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t1p_3285{left:70px;bottom:176px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1q_3285{left:72px;bottom:502px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1r_3285{left:160px;bottom:502px;letter-spacing:-0.13px;}
#t1s_3285{left:231px;bottom:482px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1t_3285{left:620px;bottom:482px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1u_3285{left:77px;bottom:459px;letter-spacing:-0.11px;}
#t1v_3285{left:466px;bottom:459px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1w_3285{left:77px;bottom:436px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_3285{left:466px;bottom:436px;letter-spacing:-0.11px;}
#t1y_3285{left:77px;bottom:413px;letter-spacing:-0.1px;}
#t1z_3285{left:77px;bottom:390px;letter-spacing:-0.11px;}

.s1_3285{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3285{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3285{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3285{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3285{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3285{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3285{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3285{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3285{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3285" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3285Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3285" style="-webkit-user-select: none;"><object width="935" height="1210" data="3285/3285.svg" type="image/svg+xml" id="pdf3285" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3285" class="t s1_3285">Vol. 3A </span><span id="t2_3285" class="t s1_3285">9-9 </span>
<span id="t3_3285" class="t s2_3285">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3285" class="t s3_3285">• </span><span id="t5_3285" class="t s4_3285">Instructions that read or write a doubleword (4 bytes) whose address is aligned on a 4 byte boundary. </span>
<span id="t6_3285" class="t s3_3285">• </span><span id="t7_3285" class="t s4_3285">Instructions that read or write a quadword (8 bytes) whose address is aligned on an 8 byte boundary. </span>
<span id="t8_3285" class="t s4_3285">Any locked instruction (either the XCHG instruction or another read-modify-write instruction with a LOCK prefix) </span>
<span id="t9_3285" class="t s4_3285">appears to execute as an indivisible and uninterruptible sequence of load(s) followed by store(s) regardless of </span>
<span id="ta_3285" class="t s4_3285">alignment. </span>
<span id="tb_3285" class="t s4_3285">Other instructions may be implemented with multiple memory accesses. From a memory-ordering point of view, </span>
<span id="tc_3285" class="t s4_3285">there are no guarantees regarding the relative order in which the constituent memory accesses are made. There is </span>
<span id="td_3285" class="t s4_3285">also no guarantee that the constituent operations of a store are executed in the same order as the constituent </span>
<span id="te_3285" class="t s4_3285">operations of a load. </span>
<span id="tf_3285" class="t s4_3285">Section 9.2.3.2 through Section 9.2.3.7 give examples using the MOV instruction. The principles that underlie </span>
<span id="tg_3285" class="t s4_3285">these examples apply to load and store accesses in general and to other instructions that load from or store to </span>
<span id="th_3285" class="t s4_3285">memory. Section 9.2.3.8 and Section 9.2.3.9 give examples using the XCHG instruction. The principles that </span>
<span id="ti_3285" class="t s4_3285">underlie these examples apply to other locked read-modify-write instructions. </span>
<span id="tj_3285" class="t s4_3285">This section uses the term “processor” is to refer to a logical processor. The examples are written using Intel-64 </span>
<span id="tk_3285" class="t s4_3285">assembly-language syntax and use the following notational conventions: </span>
<span id="tl_3285" class="t s3_3285">• </span><span id="tm_3285" class="t s4_3285">Arguments beginning with an “r”, such as r1 or r2 refer to registers (e.g., EAX) visible only to the processor </span>
<span id="tn_3285" class="t s4_3285">being considered. </span>
<span id="to_3285" class="t s3_3285">• </span><span id="tp_3285" class="t s4_3285">Memory locations are denoted with x, y, z. </span>
<span id="tq_3285" class="t s3_3285">• </span><span id="tr_3285" class="t s4_3285">Stores are written as </span><span id="ts_3285" class="t s5_3285">mov [ _x], val</span><span id="tt_3285" class="t s4_3285">, which implies that </span><span id="tu_3285" class="t s5_3285">val </span><span id="tv_3285" class="t s4_3285">is being stored into the memory location </span><span id="tw_3285" class="t s5_3285">x</span><span id="tx_3285" class="t s4_3285">. </span>
<span id="ty_3285" class="t s3_3285">• </span><span id="tz_3285" class="t s4_3285">Loads are written as </span><span id="t10_3285" class="t s5_3285">mov r, [ _x]</span><span id="t11_3285" class="t s4_3285">, which implies that the contents of the memory location </span><span id="t12_3285" class="t s5_3285">x </span><span id="t13_3285" class="t s4_3285">are being loaded </span>
<span id="t14_3285" class="t s4_3285">into the register </span><span id="t15_3285" class="t s5_3285">r</span><span id="t16_3285" class="t s4_3285">. </span>
<span id="t17_3285" class="t s4_3285">As noted earlier, the examples refer only to software visible behavior. When the succeeding sections make state- </span>
<span id="t18_3285" class="t s4_3285">ment such as “the two stores are reordered,” the implication is only that “the two stores appear to be reordered </span>
<span id="t19_3285" class="t s4_3285">from the point of view of software.” </span>
<span id="t1a_3285" class="t s6_3285">9.2.3.2 </span><span id="t1b_3285" class="t s6_3285">Neither Loads Nor Stores Are Reordered with Like Operations </span>
<span id="t1c_3285" class="t s4_3285">The Intel-64 memory-ordering model allows neither loads nor stores to be reordered with the same kind of opera- </span>
<span id="t1d_3285" class="t s4_3285">tion. That is, it ensures that loads are seen in program order and that stores are seen in program order. This is illus- </span>
<span id="t1e_3285" class="t s4_3285">trated by the following example: </span>
<span id="t1f_3285" class="t s4_3285">The disallowed return values could be exhibited only if processor 0’s two stores are reordered (with the two loads </span>
<span id="t1g_3285" class="t s4_3285">occurring between them) or if processor </span><span id="t1h_3285" class="t s4_3285">1’s two loads are reordered (with the two stores occurring between them). </span>
<span id="t1i_3285" class="t s4_3285">If r1 </span><span id="t1j_3285" class="t s4_3285">= 1, the store to y occurs before the load from y. Because the Intel-64 memory-ordering model does not allow </span>
<span id="t1k_3285" class="t s4_3285">stores to be reordered, the earlier store to x occurs before the load from y. Because the Intel-64 memory-ordering </span>
<span id="t1l_3285" class="t s4_3285">model does not allow loads to be reordered, the store to x also occurs before the later load from x. This r2 = 1. </span>
<span id="t1m_3285" class="t s6_3285">9.2.3.3 </span><span id="t1n_3285" class="t s6_3285">Stores Are Not Reordered With Earlier Loads </span>
<span id="t1o_3285" class="t s4_3285">The Intel-64 memory-ordering model ensures that a store by a processor may not occur before a previous load by </span>
<span id="t1p_3285" class="t s4_3285">the same processor. This is illustrated in Example 9-2. </span>
<span id="t1q_3285" class="t s7_3285">Example 9-1. </span><span id="t1r_3285" class="t s7_3285">Stores Are Not Reordered with Other Stores </span>
<span id="t1s_3285" class="t s8_3285">Processor 0 </span><span id="t1t_3285" class="t s8_3285">Processor 1 </span>
<span id="t1u_3285" class="t s9_3285">mov [ _x], 1 </span><span id="t1v_3285" class="t s9_3285">mov r1, [ _y] </span>
<span id="t1w_3285" class="t s9_3285">mov [ _y], 1 </span><span id="t1x_3285" class="t s9_3285">mov r2, [ _x] </span>
<span id="t1y_3285" class="t s9_3285">Initially x = y = 0 </span>
<span id="t1z_3285" class="t s9_3285">r1 = 1 and r2 = 0 is not allowed </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
