// Seed: 3012655051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_5 = id_1;
endmodule : SymbolIdentifier
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    input  tri1 id_2,
    input  wor  id_3
);
  logic [7:0] id_5;
  tri0 id_6 = id_5[1'b0] - -1;
  wire id_7;
  wire id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7,
      id_8,
      id_7
  );
  wire id_10, id_11;
endmodule
