{"vcs1":{"timestamp_begin":1679291376.594480628, "rt":0.31, "ut":0.08, "st":0.09}}
{"vcselab":{"timestamp_begin":1679291376.934547933, "rt":0.27, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1679291377.228912548, "rt":0.23, "ut":0.10, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679291376.394598476}
{"VCS_COMP_START_TIME": 1679291376.394598476}
{"VCS_COMP_END_TIME": 1679291377.500914942}
{"VCS_USER_OPTIONS": "-sverilog -nc test.sv"}
{"vcs1": {"peak_mem": 336132}}
{"stitch_vcselab": {"peak_mem": 222560}}
