/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Estop */
.set Estop__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Estop__0__MASK, 0x10
.set Estop__0__PC, CYREG_IO_PC_PRT15_PC4
.set Estop__0__PORT, 15
.set Estop__0__SHIFT, 4
.set Estop__AG, CYREG_PRT15_AG
.set Estop__AMUX, CYREG_PRT15_AMUX
.set Estop__BIE, CYREG_PRT15_BIE
.set Estop__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Estop__BYP, CYREG_PRT15_BYP
.set Estop__CTL, CYREG_PRT15_CTL
.set Estop__DM0, CYREG_PRT15_DM0
.set Estop__DM1, CYREG_PRT15_DM1
.set Estop__DM2, CYREG_PRT15_DM2
.set Estop__DR, CYREG_PRT15_DR
.set Estop__INP_DIS, CYREG_PRT15_INP_DIS
.set Estop__INTSTAT, CYREG_PICU15_INTSTAT
.set Estop__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Estop__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Estop__LCD_EN, CYREG_PRT15_LCD_EN
.set Estop__MASK, 0x10
.set Estop__PORT, 15
.set Estop__PRT, CYREG_PRT15_PRT
.set Estop__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Estop__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Estop__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Estop__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Estop__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Estop__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Estop__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Estop__PS, CYREG_PRT15_PS
.set Estop__SHIFT, 4
.set Estop__SLW, CYREG_PRT15_SLW
.set Estop__SNAP, CYREG_PICU_15_SNAP_15
.set Estop_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Estop_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Estop_int__INTC_MASK, 0x1000
.set Estop_int__INTC_NUMBER, 12
.set Estop_int__INTC_PRIOR_NUM, 7
.set Estop_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set Estop_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Estop_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SCL_1__0__MASK, 0x02
.set SCL_1__0__PC, CYREG_PRT2_PC1
.set SCL_1__0__PORT, 2
.set SCL_1__0__SHIFT, 1
.set SCL_1__AG, CYREG_PRT2_AG
.set SCL_1__AMUX, CYREG_PRT2_AMUX
.set SCL_1__BIE, CYREG_PRT2_BIE
.set SCL_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCL_1__BYP, CYREG_PRT2_BYP
.set SCL_1__CTL, CYREG_PRT2_CTL
.set SCL_1__DM0, CYREG_PRT2_DM0
.set SCL_1__DM1, CYREG_PRT2_DM1
.set SCL_1__DM2, CYREG_PRT2_DM2
.set SCL_1__DR, CYREG_PRT2_DR
.set SCL_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SCL_1__MASK, 0x02
.set SCL_1__PORT, 2
.set SCL_1__PRT, CYREG_PRT2_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCL_1__PS, CYREG_PRT2_PS
.set SCL_1__SHIFT, 1
.set SCL_1__SLW, CYREG_PRT2_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set SDA_1__0__MASK, 0x01
.set SDA_1__0__PC, CYREG_PRT2_PC0
.set SDA_1__0__PORT, 2
.set SDA_1__0__SHIFT, 0
.set SDA_1__AG, CYREG_PRT2_AG
.set SDA_1__AMUX, CYREG_PRT2_AMUX
.set SDA_1__BIE, CYREG_PRT2_BIE
.set SDA_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SDA_1__BYP, CYREG_PRT2_BYP
.set SDA_1__CTL, CYREG_PRT2_CTL
.set SDA_1__DM0, CYREG_PRT2_DM0
.set SDA_1__DM1, CYREG_PRT2_DM1
.set SDA_1__DM2, CYREG_PRT2_DM2
.set SDA_1__DR, CYREG_PRT2_DR
.set SDA_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SDA_1__MASK, 0x01
.set SDA_1__PORT, 2
.set SDA_1__PRT, CYREG_PRT2_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SDA_1__PS, CYREG_PRT2_PS
.set SDA_1__SHIFT, 0
.set SDA_1__SLW, CYREG_PRT2_SLW

/* UPS_LBO */
.set UPS_LBO__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set UPS_LBO__0__MASK, 0x04
.set UPS_LBO__0__PC, CYREG_PRT2_PC2
.set UPS_LBO__0__PORT, 2
.set UPS_LBO__0__SHIFT, 2
.set UPS_LBO__AG, CYREG_PRT2_AG
.set UPS_LBO__AMUX, CYREG_PRT2_AMUX
.set UPS_LBO__BIE, CYREG_PRT2_BIE
.set UPS_LBO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set UPS_LBO__BYP, CYREG_PRT2_BYP
.set UPS_LBO__CTL, CYREG_PRT2_CTL
.set UPS_LBO__DM0, CYREG_PRT2_DM0
.set UPS_LBO__DM1, CYREG_PRT2_DM1
.set UPS_LBO__DM2, CYREG_PRT2_DM2
.set UPS_LBO__DR, CYREG_PRT2_DR
.set UPS_LBO__INP_DIS, CYREG_PRT2_INP_DIS
.set UPS_LBO__INTSTAT, CYREG_PICU2_INTSTAT
.set UPS_LBO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set UPS_LBO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set UPS_LBO__LCD_EN, CYREG_PRT2_LCD_EN
.set UPS_LBO__MASK, 0x04
.set UPS_LBO__PORT, 2
.set UPS_LBO__PRT, CYREG_PRT2_PRT
.set UPS_LBO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set UPS_LBO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set UPS_LBO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set UPS_LBO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set UPS_LBO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set UPS_LBO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set UPS_LBO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set UPS_LBO__PS, CYREG_PRT2_PS
.set UPS_LBO__SHIFT, 2
.set UPS_LBO__SLW, CYREG_PRT2_SLW
.set UPS_LBO__SNAP, CYREG_PICU2_SNAP
.set UPS_LBO_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UPS_LBO_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UPS_LBO_int__INTC_MASK, 0x40
.set UPS_LBO_int__INTC_NUMBER, 6
.set UPS_LBO_int__INTC_PRIOR_NUM, 7
.set UPS_LBO_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set UPS_LBO_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UPS_LBO_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Detect_5V */
.set Detect_5V__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Detect_5V__0__MASK, 0x80
.set Detect_5V__0__PC, CYREG_PRT1_PC7
.set Detect_5V__0__PORT, 1
.set Detect_5V__0__SHIFT, 7
.set Detect_5V__AG, CYREG_PRT1_AG
.set Detect_5V__AMUX, CYREG_PRT1_AMUX
.set Detect_5V__BIE, CYREG_PRT1_BIE
.set Detect_5V__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Detect_5V__BYP, CYREG_PRT1_BYP
.set Detect_5V__CTL, CYREG_PRT1_CTL
.set Detect_5V__DM0, CYREG_PRT1_DM0
.set Detect_5V__DM1, CYREG_PRT1_DM1
.set Detect_5V__DM2, CYREG_PRT1_DM2
.set Detect_5V__DR, CYREG_PRT1_DR
.set Detect_5V__INP_DIS, CYREG_PRT1_INP_DIS
.set Detect_5V__INTSTAT, CYREG_PICU1_INTSTAT
.set Detect_5V__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Detect_5V__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Detect_5V__LCD_EN, CYREG_PRT1_LCD_EN
.set Detect_5V__MASK, 0x80
.set Detect_5V__PORT, 1
.set Detect_5V__PRT, CYREG_PRT1_PRT
.set Detect_5V__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Detect_5V__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Detect_5V__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Detect_5V__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Detect_5V__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Detect_5V__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Detect_5V__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Detect_5V__PS, CYREG_PRT1_PS
.set Detect_5V__SHIFT, 7
.set Detect_5V__SLW, CYREG_PRT1_SLW
.set Detect_5V__SNAP, CYREG_PICU1_SNAP
.set Detect_5V_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Detect_5V_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Detect_5V_int__INTC_MASK, 0x20
.set Detect_5V_int__INTC_NUMBER, 5
.set Detect_5V_int__INTC_PRIOR_NUM, 7
.set Detect_5V_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set Detect_5V_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Detect_5V_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SDCardSPI */
.set SDCardSPI_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SDCardSPI_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SDCardSPI_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SDCardSPI_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set SDCardSPI_Clock_1__INDEX, 0x00
.set SDCardSPI_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SDCardSPI_Clock_1__PM_ACT_MSK, 0x01
.set SDCardSPI_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SDCardSPI_Clock_1__PM_STBY_MSK, 0x01
.set SDCardSPI_miso0__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set SDCardSPI_miso0__0__MASK, 0x04
.set SDCardSPI_miso0__0__PC, CYREG_PRT12_PC2
.set SDCardSPI_miso0__0__PORT, 12
.set SDCardSPI_miso0__0__SHIFT, 2
.set SDCardSPI_miso0__AG, CYREG_PRT12_AG
.set SDCardSPI_miso0__BIE, CYREG_PRT12_BIE
.set SDCardSPI_miso0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDCardSPI_miso0__BYP, CYREG_PRT12_BYP
.set SDCardSPI_miso0__DM0, CYREG_PRT12_DM0
.set SDCardSPI_miso0__DM1, CYREG_PRT12_DM1
.set SDCardSPI_miso0__DM2, CYREG_PRT12_DM2
.set SDCardSPI_miso0__DR, CYREG_PRT12_DR
.set SDCardSPI_miso0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDCardSPI_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDCardSPI_miso0__MASK, 0x04
.set SDCardSPI_miso0__PORT, 12
.set SDCardSPI_miso0__PRT, CYREG_PRT12_PRT
.set SDCardSPI_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDCardSPI_miso0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDCardSPI_miso0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDCardSPI_miso0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDCardSPI_miso0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDCardSPI_miso0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDCardSPI_miso0__PS, CYREG_PRT12_PS
.set SDCardSPI_miso0__SHIFT, 2
.set SDCardSPI_miso0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDCardSPI_miso0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDCardSPI_miso0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDCardSPI_miso0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDCardSPI_miso0__SLW, CYREG_PRT12_SLW
.set SDCardSPI_mosi0__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set SDCardSPI_mosi0__0__MASK, 0x08
.set SDCardSPI_mosi0__0__PC, CYREG_PRT12_PC3
.set SDCardSPI_mosi0__0__PORT, 12
.set SDCardSPI_mosi0__0__SHIFT, 3
.set SDCardSPI_mosi0__AG, CYREG_PRT12_AG
.set SDCardSPI_mosi0__BIE, CYREG_PRT12_BIE
.set SDCardSPI_mosi0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDCardSPI_mosi0__BYP, CYREG_PRT12_BYP
.set SDCardSPI_mosi0__DM0, CYREG_PRT12_DM0
.set SDCardSPI_mosi0__DM1, CYREG_PRT12_DM1
.set SDCardSPI_mosi0__DM2, CYREG_PRT12_DM2
.set SDCardSPI_mosi0__DR, CYREG_PRT12_DR
.set SDCardSPI_mosi0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDCardSPI_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDCardSPI_mosi0__MASK, 0x08
.set SDCardSPI_mosi0__PORT, 12
.set SDCardSPI_mosi0__PRT, CYREG_PRT12_PRT
.set SDCardSPI_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDCardSPI_mosi0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDCardSPI_mosi0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDCardSPI_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDCardSPI_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDCardSPI_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDCardSPI_mosi0__PS, CYREG_PRT12_PS
.set SDCardSPI_mosi0__SHIFT, 3
.set SDCardSPI_mosi0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDCardSPI_mosi0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDCardSPI_mosi0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDCardSPI_mosi0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDCardSPI_mosi0__SLW, CYREG_PRT12_SLW
.set SDCardSPI_sclk0__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SDCardSPI_sclk0__0__MASK, 0x10
.set SDCardSPI_sclk0__0__PC, CYREG_PRT12_PC4
.set SDCardSPI_sclk0__0__PORT, 12
.set SDCardSPI_sclk0__0__SHIFT, 4
.set SDCardSPI_sclk0__AG, CYREG_PRT12_AG
.set SDCardSPI_sclk0__BIE, CYREG_PRT12_BIE
.set SDCardSPI_sclk0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDCardSPI_sclk0__BYP, CYREG_PRT12_BYP
.set SDCardSPI_sclk0__DM0, CYREG_PRT12_DM0
.set SDCardSPI_sclk0__DM1, CYREG_PRT12_DM1
.set SDCardSPI_sclk0__DM2, CYREG_PRT12_DM2
.set SDCardSPI_sclk0__DR, CYREG_PRT12_DR
.set SDCardSPI_sclk0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDCardSPI_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDCardSPI_sclk0__MASK, 0x10
.set SDCardSPI_sclk0__PORT, 12
.set SDCardSPI_sclk0__PRT, CYREG_PRT12_PRT
.set SDCardSPI_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDCardSPI_sclk0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDCardSPI_sclk0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDCardSPI_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDCardSPI_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDCardSPI_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDCardSPI_sclk0__PS, CYREG_PRT12_PS
.set SDCardSPI_sclk0__SHIFT, 4
.set SDCardSPI_sclk0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDCardSPI_sclk0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDCardSPI_sclk0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDCardSPI_sclk0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDCardSPI_sclk0__SLW, CYREG_PRT12_SLW
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set SDCardSPI_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set SDCardSPI_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set SDCardSPI_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set SDCardSPI_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SDCardSPI_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SDCardSPI_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set SDCardSPI_SPI0_BSPIM_RxStsReg__4__POS, 4
.set SDCardSPI_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set SDCardSPI_SPI0_BSPIM_RxStsReg__5__POS, 5
.set SDCardSPI_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set SDCardSPI_SPI0_BSPIM_RxStsReg__6__POS, 6
.set SDCardSPI_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set SDCardSPI_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SDCardSPI_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SDCardSPI_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SDCardSPI_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SDCardSPI_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set SDCardSPI_SPI0_BSPIM_TxStsReg__0__POS, 0
.set SDCardSPI_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set SDCardSPI_SPI0_BSPIM_TxStsReg__1__POS, 1
.set SDCardSPI_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SDCardSPI_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SDCardSPI_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set SDCardSPI_SPI0_BSPIM_TxStsReg__2__POS, 2
.set SDCardSPI_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set SDCardSPI_SPI0_BSPIM_TxStsReg__3__POS, 3
.set SDCardSPI_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set SDCardSPI_SPI0_BSPIM_TxStsReg__4__POS, 4
.set SDCardSPI_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set SDCardSPI_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SDCardSPI_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SDCardSPI_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set SDCardSPI_SPI0_CS__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SDCardSPI_SPI0_CS__0__MASK, 0x01
.set SDCardSPI_SPI0_CS__0__PC, CYREG_PRT12_PC0
.set SDCardSPI_SPI0_CS__0__PORT, 12
.set SDCardSPI_SPI0_CS__0__SHIFT, 0
.set SDCardSPI_SPI0_CS__AG, CYREG_PRT12_AG
.set SDCardSPI_SPI0_CS__BIE, CYREG_PRT12_BIE
.set SDCardSPI_SPI0_CS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDCardSPI_SPI0_CS__BYP, CYREG_PRT12_BYP
.set SDCardSPI_SPI0_CS__DM0, CYREG_PRT12_DM0
.set SDCardSPI_SPI0_CS__DM1, CYREG_PRT12_DM1
.set SDCardSPI_SPI0_CS__DM2, CYREG_PRT12_DM2
.set SDCardSPI_SPI0_CS__DR, CYREG_PRT12_DR
.set SDCardSPI_SPI0_CS__INP_DIS, CYREG_PRT12_INP_DIS
.set SDCardSPI_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDCardSPI_SPI0_CS__MASK, 0x01
.set SDCardSPI_SPI0_CS__PORT, 12
.set SDCardSPI_SPI0_CS__PRT, CYREG_PRT12_PRT
.set SDCardSPI_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDCardSPI_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDCardSPI_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDCardSPI_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDCardSPI_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDCardSPI_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDCardSPI_SPI0_CS__PS, CYREG_PRT12_PS
.set SDCardSPI_SPI0_CS__SHIFT, 0
.set SDCardSPI_SPI0_CS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDCardSPI_SPI0_CS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDCardSPI_SPI0_CS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDCardSPI_SPI0_CS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDCardSPI_SPI0_CS__SLW, CYREG_PRT12_SLW

/* Up_Button */
.set Up_Button__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Up_Button__0__MASK, 0x20
.set Up_Button__0__PC, CYREG_PRT0_PC5
.set Up_Button__0__PORT, 0
.set Up_Button__0__SHIFT, 5
.set Up_Button__AG, CYREG_PRT0_AG
.set Up_Button__AMUX, CYREG_PRT0_AMUX
.set Up_Button__BIE, CYREG_PRT0_BIE
.set Up_Button__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Up_Button__BYP, CYREG_PRT0_BYP
.set Up_Button__CTL, CYREG_PRT0_CTL
.set Up_Button__DM0, CYREG_PRT0_DM0
.set Up_Button__DM1, CYREG_PRT0_DM1
.set Up_Button__DM2, CYREG_PRT0_DM2
.set Up_Button__DR, CYREG_PRT0_DR
.set Up_Button__INP_DIS, CYREG_PRT0_INP_DIS
.set Up_Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Up_Button__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Up_Button__LCD_EN, CYREG_PRT0_LCD_EN
.set Up_Button__MASK, 0x20
.set Up_Button__PORT, 0
.set Up_Button__PRT, CYREG_PRT0_PRT
.set Up_Button__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Up_Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Up_Button__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Up_Button__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Up_Button__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Up_Button__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Up_Button__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Up_Button__PS, CYREG_PRT0_PS
.set Up_Button__SHIFT, 5
.set Up_Button__SLW, CYREG_PRT0_SLW

/* Run_Button */
.set Run_Button__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Run_Button__0__MASK, 0x08
.set Run_Button__0__PC, CYREG_PRT0_PC3
.set Run_Button__0__PORT, 0
.set Run_Button__0__SHIFT, 3
.set Run_Button__AG, CYREG_PRT0_AG
.set Run_Button__AMUX, CYREG_PRT0_AMUX
.set Run_Button__BIE, CYREG_PRT0_BIE
.set Run_Button__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Run_Button__BYP, CYREG_PRT0_BYP
.set Run_Button__CTL, CYREG_PRT0_CTL
.set Run_Button__DM0, CYREG_PRT0_DM0
.set Run_Button__DM1, CYREG_PRT0_DM1
.set Run_Button__DM2, CYREG_PRT0_DM2
.set Run_Button__DR, CYREG_PRT0_DR
.set Run_Button__INP_DIS, CYREG_PRT0_INP_DIS
.set Run_Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Run_Button__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Run_Button__LCD_EN, CYREG_PRT0_LCD_EN
.set Run_Button__MASK, 0x08
.set Run_Button__PORT, 0
.set Run_Button__PRT, CYREG_PRT0_PRT
.set Run_Button__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Run_Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Run_Button__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Run_Button__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Run_Button__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Run_Button__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Run_Button__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Run_Button__PS, CYREG_PRT0_PS
.set Run_Button__SHIFT, 3
.set Run_Button__SLW, CYREG_PRT0_SLW

/* Servo_En_1 */
.set Servo_En_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Servo_En_1__0__MASK, 0x01
.set Servo_En_1__0__PC, CYREG_PRT3_PC0
.set Servo_En_1__0__PORT, 3
.set Servo_En_1__0__SHIFT, 0
.set Servo_En_1__AG, CYREG_PRT3_AG
.set Servo_En_1__AMUX, CYREG_PRT3_AMUX
.set Servo_En_1__BIE, CYREG_PRT3_BIE
.set Servo_En_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Servo_En_1__BYP, CYREG_PRT3_BYP
.set Servo_En_1__CTL, CYREG_PRT3_CTL
.set Servo_En_1__DM0, CYREG_PRT3_DM0
.set Servo_En_1__DM1, CYREG_PRT3_DM1
.set Servo_En_1__DM2, CYREG_PRT3_DM2
.set Servo_En_1__DR, CYREG_PRT3_DR
.set Servo_En_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Servo_En_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Servo_En_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Servo_En_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Servo_En_1__MASK, 0x01
.set Servo_En_1__PORT, 3
.set Servo_En_1__PRT, CYREG_PRT3_PRT
.set Servo_En_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Servo_En_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Servo_En_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Servo_En_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Servo_En_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Servo_En_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Servo_En_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Servo_En_1__PS, CYREG_PRT3_PS
.set Servo_En_1__SHIFT, 0
.set Servo_En_1__SLW, CYREG_PRT3_SLW

/* Servo_En_2 */
.set Servo_En_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Servo_En_2__0__MASK, 0x02
.set Servo_En_2__0__PC, CYREG_PRT3_PC1
.set Servo_En_2__0__PORT, 3
.set Servo_En_2__0__SHIFT, 1
.set Servo_En_2__AG, CYREG_PRT3_AG
.set Servo_En_2__AMUX, CYREG_PRT3_AMUX
.set Servo_En_2__BIE, CYREG_PRT3_BIE
.set Servo_En_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Servo_En_2__BYP, CYREG_PRT3_BYP
.set Servo_En_2__CTL, CYREG_PRT3_CTL
.set Servo_En_2__DM0, CYREG_PRT3_DM0
.set Servo_En_2__DM1, CYREG_PRT3_DM1
.set Servo_En_2__DM2, CYREG_PRT3_DM2
.set Servo_En_2__DR, CYREG_PRT3_DR
.set Servo_En_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Servo_En_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Servo_En_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Servo_En_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Servo_En_2__MASK, 0x02
.set Servo_En_2__PORT, 3
.set Servo_En_2__PRT, CYREG_PRT3_PRT
.set Servo_En_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Servo_En_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Servo_En_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Servo_En_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Servo_En_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Servo_En_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Servo_En_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Servo_En_2__PS, CYREG_PRT3_PS
.set Servo_En_2__SHIFT, 1
.set Servo_En_2__SLW, CYREG_PRT3_SLW

/* Servo_En_3 */
.set Servo_En_3__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Servo_En_3__0__MASK, 0x04
.set Servo_En_3__0__PC, CYREG_PRT3_PC2
.set Servo_En_3__0__PORT, 3
.set Servo_En_3__0__SHIFT, 2
.set Servo_En_3__AG, CYREG_PRT3_AG
.set Servo_En_3__AMUX, CYREG_PRT3_AMUX
.set Servo_En_3__BIE, CYREG_PRT3_BIE
.set Servo_En_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Servo_En_3__BYP, CYREG_PRT3_BYP
.set Servo_En_3__CTL, CYREG_PRT3_CTL
.set Servo_En_3__DM0, CYREG_PRT3_DM0
.set Servo_En_3__DM1, CYREG_PRT3_DM1
.set Servo_En_3__DM2, CYREG_PRT3_DM2
.set Servo_En_3__DR, CYREG_PRT3_DR
.set Servo_En_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Servo_En_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Servo_En_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Servo_En_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Servo_En_3__MASK, 0x04
.set Servo_En_3__PORT, 3
.set Servo_En_3__PRT, CYREG_PRT3_PRT
.set Servo_En_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Servo_En_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Servo_En_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Servo_En_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Servo_En_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Servo_En_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Servo_En_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Servo_En_3__PS, CYREG_PRT3_PS
.set Servo_En_3__SHIFT, 2
.set Servo_En_3__SLW, CYREG_PRT3_SLW

/* Servo_En_4 */
.set Servo_En_4__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Servo_En_4__0__MASK, 0x08
.set Servo_En_4__0__PC, CYREG_PRT3_PC3
.set Servo_En_4__0__PORT, 3
.set Servo_En_4__0__SHIFT, 3
.set Servo_En_4__AG, CYREG_PRT3_AG
.set Servo_En_4__AMUX, CYREG_PRT3_AMUX
.set Servo_En_4__BIE, CYREG_PRT3_BIE
.set Servo_En_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Servo_En_4__BYP, CYREG_PRT3_BYP
.set Servo_En_4__CTL, CYREG_PRT3_CTL
.set Servo_En_4__DM0, CYREG_PRT3_DM0
.set Servo_En_4__DM1, CYREG_PRT3_DM1
.set Servo_En_4__DM2, CYREG_PRT3_DM2
.set Servo_En_4__DR, CYREG_PRT3_DR
.set Servo_En_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Servo_En_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Servo_En_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Servo_En_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Servo_En_4__MASK, 0x08
.set Servo_En_4__PORT, 3
.set Servo_En_4__PRT, CYREG_PRT3_PRT
.set Servo_En_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Servo_En_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Servo_En_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Servo_En_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Servo_En_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Servo_En_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Servo_En_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Servo_En_4__PS, CYREG_PRT3_PS
.set Servo_En_4__SHIFT, 3
.set Servo_En_4__SLW, CYREG_PRT3_SLW

/* Servo_En_5 */
.set Servo_En_5__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Servo_En_5__0__MASK, 0x10
.set Servo_En_5__0__PC, CYREG_PRT3_PC4
.set Servo_En_5__0__PORT, 3
.set Servo_En_5__0__SHIFT, 4
.set Servo_En_5__AG, CYREG_PRT3_AG
.set Servo_En_5__AMUX, CYREG_PRT3_AMUX
.set Servo_En_5__BIE, CYREG_PRT3_BIE
.set Servo_En_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Servo_En_5__BYP, CYREG_PRT3_BYP
.set Servo_En_5__CTL, CYREG_PRT3_CTL
.set Servo_En_5__DM0, CYREG_PRT3_DM0
.set Servo_En_5__DM1, CYREG_PRT3_DM1
.set Servo_En_5__DM2, CYREG_PRT3_DM2
.set Servo_En_5__DR, CYREG_PRT3_DR
.set Servo_En_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Servo_En_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Servo_En_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Servo_En_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Servo_En_5__MASK, 0x10
.set Servo_En_5__PORT, 3
.set Servo_En_5__PRT, CYREG_PRT3_PRT
.set Servo_En_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Servo_En_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Servo_En_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Servo_En_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Servo_En_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Servo_En_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Servo_En_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Servo_En_5__PS, CYREG_PRT3_PS
.set Servo_En_5__SHIFT, 4
.set Servo_En_5__SLW, CYREG_PRT3_SLW

/* Servo_En_6 */
.set Servo_En_6__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Servo_En_6__0__MASK, 0x20
.set Servo_En_6__0__PC, CYREG_PRT3_PC5
.set Servo_En_6__0__PORT, 3
.set Servo_En_6__0__SHIFT, 5
.set Servo_En_6__AG, CYREG_PRT3_AG
.set Servo_En_6__AMUX, CYREG_PRT3_AMUX
.set Servo_En_6__BIE, CYREG_PRT3_BIE
.set Servo_En_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Servo_En_6__BYP, CYREG_PRT3_BYP
.set Servo_En_6__CTL, CYREG_PRT3_CTL
.set Servo_En_6__DM0, CYREG_PRT3_DM0
.set Servo_En_6__DM1, CYREG_PRT3_DM1
.set Servo_En_6__DM2, CYREG_PRT3_DM2
.set Servo_En_6__DR, CYREG_PRT3_DR
.set Servo_En_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Servo_En_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Servo_En_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Servo_En_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Servo_En_6__MASK, 0x20
.set Servo_En_6__PORT, 3
.set Servo_En_6__PRT, CYREG_PRT3_PRT
.set Servo_En_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Servo_En_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Servo_En_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Servo_En_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Servo_En_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Servo_En_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Servo_En_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Servo_En_6__PS, CYREG_PRT3_PS
.set Servo_En_6__SHIFT, 5
.set Servo_En_6__SLW, CYREG_PRT3_SLW

/* Down_Button */
.set Down_Button__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Down_Button__0__MASK, 0x40
.set Down_Button__0__PC, CYREG_PRT0_PC6
.set Down_Button__0__PORT, 0
.set Down_Button__0__SHIFT, 6
.set Down_Button__AG, CYREG_PRT0_AG
.set Down_Button__AMUX, CYREG_PRT0_AMUX
.set Down_Button__BIE, CYREG_PRT0_BIE
.set Down_Button__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Down_Button__BYP, CYREG_PRT0_BYP
.set Down_Button__CTL, CYREG_PRT0_CTL
.set Down_Button__DM0, CYREG_PRT0_DM0
.set Down_Button__DM1, CYREG_PRT0_DM1
.set Down_Button__DM2, CYREG_PRT0_DM2
.set Down_Button__DR, CYREG_PRT0_DR
.set Down_Button__INP_DIS, CYREG_PRT0_INP_DIS
.set Down_Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Down_Button__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Down_Button__LCD_EN, CYREG_PRT0_LCD_EN
.set Down_Button__MASK, 0x40
.set Down_Button__PORT, 0
.set Down_Button__PRT, CYREG_PRT0_PRT
.set Down_Button__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Down_Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Down_Button__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Down_Button__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Down_Button__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Down_Button__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Down_Button__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Down_Button__PS, CYREG_PRT0_PS
.set Down_Button__SHIFT, 6
.set Down_Button__SLW, CYREG_PRT0_SLW

/* Stop_Button */
.set Stop_Button__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Stop_Button__0__MASK, 0x10
.set Stop_Button__0__PC, CYREG_PRT0_PC4
.set Stop_Button__0__PORT, 0
.set Stop_Button__0__SHIFT, 4
.set Stop_Button__AG, CYREG_PRT0_AG
.set Stop_Button__AMUX, CYREG_PRT0_AMUX
.set Stop_Button__BIE, CYREG_PRT0_BIE
.set Stop_Button__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Stop_Button__BYP, CYREG_PRT0_BYP
.set Stop_Button__CTL, CYREG_PRT0_CTL
.set Stop_Button__DM0, CYREG_PRT0_DM0
.set Stop_Button__DM1, CYREG_PRT0_DM1
.set Stop_Button__DM2, CYREG_PRT0_DM2
.set Stop_Button__DR, CYREG_PRT0_DR
.set Stop_Button__INP_DIS, CYREG_PRT0_INP_DIS
.set Stop_Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Stop_Button__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Stop_Button__LCD_EN, CYREG_PRT0_LCD_EN
.set Stop_Button__MASK, 0x10
.set Stop_Button__PORT, 0
.set Stop_Button__PRT, CYREG_PRT0_PRT
.set Stop_Button__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Stop_Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Stop_Button__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Stop_Button__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Stop_Button__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Stop_Button__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Stop_Button__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Stop_Button__PS, CYREG_PRT0_PS
.set Stop_Button__SHIFT, 4
.set Stop_Button__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
