<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.795</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.795</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>5.795</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.205</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>4.205</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.205</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>4.205</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>8</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>3399</FF>
    <LATCH>0</LATCH>
    <LUT>3496</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>10</BRAM>
    <CLB>0</CLB>
    <DSP>10</DSP>
    <FF>7500</FF>
    <LUT>3750</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="sha384Accel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="41">buffer_10_U buffer_11_U buffer_12_U buffer_13_U buffer_14_U buffer_15_U buffer_16_U buffer_17_U buffer_18_U buffer_19_U buffer_1_U buffer_20_U buffer_21_U buffer_22_U buffer_23_U buffer_24_U buffer_25_U buffer_26_U buffer_27_U buffer_28_U buffer_29_U buffer_2_U buffer_30_U buffer_31_U buffer_3_U buffer_4_U buffer_5_U buffer_6_U buffer_7_U buffer_8_U buffer_9_U buffer_U grp_chunkProcessor_fu_557 grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399 grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442 grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483 grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520 grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566 interHash_U message_U wordsout_U</SubModules>
    <Resources BRAM="8" FF="3399" LUT="3496" LUTRAM="620" LogicLUT="2876" RAMB36="4"/>
    <LocalResources FF="767" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/buffer_10_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_11_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_12_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_13_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_14_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_15_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_16_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_17_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_18_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_19_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_1_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_20_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_21_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_22_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_23_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_24_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_25_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_26_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_27_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_28_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_29_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_2_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_30_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_31_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_3_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_4_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_5_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_6_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_7_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_8_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_9_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_chunkProcessor">
    <SubModules count="7">grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163 grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155 grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168 grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147 wValues_U wvars_U</SubModules>
    <Resources BRAM="4" FF="2083" LUT="2409" LUTRAM="428" LogicLUT="1981" RAMB36="2"/>
    <LocalResources FF="533" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163" DEPTH="2" FILE_NAME="sha384Accel_chunkProcessor.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_11_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="220" LUT="321" LogicLUT="321"/>
    <LocalResources FF="218" LUT="153" LogicLUT="153"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_11_2.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="168" LogicLUT="168"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155" DEPTH="2" FILE_NAME="sha384Accel_chunkProcessor.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_24_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_24_1.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168" DEPTH="2" FILE_NAME="sha384Accel_chunkProcessor.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U kValues_U</SubModules>
    <Resources FF="1105" LUT="1385" LogicLUT="1385"/>
    <LocalResources FF="1038" LUT="814" LogicLUT="814"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="3" LUT="570" LogicLUT="570"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/kValues_U" DEPTH="3" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R">
    <Resources FF="64" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193" DEPTH="2" FILE_NAME="sha384Accel_chunkProcessor.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147" DEPTH="2" FILE_NAME="sha384Accel_chunkProcessor.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_8_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_8_1.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/wValues_U" DEPTH="2" FILE_NAME="sha384Accel_chunkProcessor.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W">
    <Resources FF="192" LUT="582" LUTRAM="428" LogicLUT="154"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_557/wvars_U" DEPTH="2" FILE_NAME="sha384Accel_chunkProcessor.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W">
    <Resources BRAM="4" LUT="71" LogicLUT="71" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_15_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="156" LUT="320" LogicLUT="320"/>
    <LocalResources FF="154" LUT="182" LogicLUT="182"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_15_2.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="138" LogicLUT="138"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_26_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="155" LUT="287" LogicLUT="287"/>
    <LocalResources FF="153" LUT="147" LogicLUT="147"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_26_3.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="140" LogicLUT="140"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_38_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="20" LUT="129" LogicLUT="129"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_38_4.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_46_5">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_46_5.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_52_7">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_52_7.v" ORIG_REF_NAME="sha384Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/interHash_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/message_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_message_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/wordsout_U" DEPTH="1" FILE_NAME="sha384Accel.v" ORIG_REF_NAME="sha384Accel_wordsout_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="128" LUTRAM="64" LogicLUT="64"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.404" DATAPATH_LOGIC_DELAY="4.351" DATAPATH_NET_DELAY="1.053" ENDPOINT_PIN="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_63_63/SP/I" LOGIC_LEVELS="17" MAX_FANOUT="4" SLACK="4.205" STARTPOINT_PIN="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__14" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_63_63/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.399" DATAPATH_LOGIC_DELAY="4.343" DATAPATH_NET_DELAY="1.056" ENDPOINT_PIN="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_61_61/SP/I" LOGIC_LEVELS="17" MAX_FANOUT="4" SLACK="4.215" STARTPOINT_PIN="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__14" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_61_61/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.304" DATAPATH_LOGIC_DELAY="4.251" DATAPATH_NET_DELAY="1.053" ENDPOINT_PIN="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_59_59/SP/I" LOGIC_LEVELS="16" MAX_FANOUT="4" SLACK="4.305" STARTPOINT_PIN="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_59_59/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.299" DATAPATH_LOGIC_DELAY="4.243" DATAPATH_NET_DELAY="1.056" ENDPOINT_PIN="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_57_57/SP/I" LOGIC_LEVELS="16" MAX_FANOUT="4" SLACK="4.315" STARTPOINT_PIN="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__13" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_57_57/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.204" DATAPATH_LOGIC_DELAY="4.151" DATAPATH_NET_DELAY="1.053" ENDPOINT_PIN="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_55_55/SP/I" LOGIC_LEVELS="15" MAX_FANOUT="4" SLACK="4.405" STARTPOINT_PIN="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/interHash_U/ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/add_ln35_fu_106_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v" LINE_NUMBER="246"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/add_ln35_fu_106_p2_carry__12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha384Accel_chunkProcessor.v" LINE_NUMBER="521"/>
    <CELL NAME="bd_0_i/hls_inst/inst/wordsout_U/ram_reg_0_7_55_55/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/sha384Accel_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/sha384Accel_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/sha384Accel_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/sha384Accel_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/sha384Accel_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/sha384Accel_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha384Accel_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
