$date
	Sun Mar 13 22:37:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var wire 1 ! pc_out $end
$var reg 1 " address_send $end
$var reg 8 # bus [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % debug $end
$var reg 4 & flags [3:0] $end
$var reg 1 ' instr_load $end
$var reg 4 ( pr_address [3:0] $end
$var reg 8 ) pr_data [7:0] $end
$var reg 1 * pr_mode $end
$var reg 1 + rst $end
$var integer 32 , _cnt [31:0] $end
$scope module cpu_ $end
$var wire 1 " address_send $end
$var wire 8 - bus_out [7:0] $end
$var wire 1 $ clk $end
$var wire 1 . debug $end
$var wire 4 / flags [3:0] $end
$var wire 1 0 instr_in $end
$var wire 1 ' instr_load $end
$var wire 1 1 instr_out $end
$var wire 4 2 pr_address [3:0] $end
$var wire 8 3 pr_data [7:0] $end
$var wire 1 * pr_mode $end
$var wire 1 4 rst $end
$var wire 8 5 unbuffered_out [7:0] $end
$var wire 4 6 step_out [3:0] $end
$var wire 1 7 reg_out_in $end
$var wire 4 8 reg_flags_in [3:0] $end
$var wire 1 9 reg_b_out $end
$var wire 1 : reg_b_in $end
$var wire 1 ; reg_a_out $end
$var wire 1 < reg_a_in $end
$var wire 1 = ram_out $end
$var wire 1 > ram_in $end
$var wire 1 ? pc_out $end
$var wire 1 @ pc_jmp $end
$var wire 1 A pc_inc $end
$var wire 4 B opcode [3:0] $end
$var wire 1 C mar_in $end
$var wire 4 D mar_address [3:0] $end
$var wire 1 E halt $end
$var wire 8 F bus [7:0] $end
$var wire 1 G alu_sub $end
$var wire 1 H alu_out $end
$scope module c $end
$var wire 1 $ clk $end
$var wire 1 . debug $end
$var wire 4 I flags [3:0] $end
$var wire 1 0 instr_in $end
$var wire 1 1 instr_out $end
$var wire 1 4 rst $end
$var wire 4 J step_out [3:0] $end
$var wire 1 7 reg_out_in $end
$var wire 4 K reg_flags_in [3:0] $end
$var wire 1 9 reg_b_out $end
$var wire 1 : reg_b_in $end
$var wire 1 ; reg_a_out $end
$var wire 1 < reg_a_in $end
$var wire 1 = ram_out $end
$var wire 1 > ram_in $end
$var wire 1 ? pc_out $end
$var wire 1 @ pc_jmp $end
$var wire 1 A pc_inc $end
$var wire 4 L opcode [3:0] $end
$var wire 1 C mar_in $end
$var wire 1 E halt $end
$var wire 1 G alu_sub $end
$var wire 1 H alu_out $end
$var reg 18 M control_bits [17:0] $end
$var reg 4 N step [3:0] $end
$var integer 32 O ADD [31:0] $end
$var integer 32 P CARRY [31:0] $end
$var integer 32 Q HLT [31:0] $end
$var integer 32 R JC [31:0] $end
$var integer 32 S JMP [31:0] $end
$var integer 32 T JZ [31:0] $end
$var integer 32 U LDA [31:0] $end
$var integer 32 V LDB [31:0] $end
$var integer 32 W LDI [31:0] $end
$var integer 32 X NOP [31:0] $end
$var integer 32 Y OUT [31:0] $end
$var integer 32 Z PARITY [31:0] $end
$var integer 32 [ SIGN [31:0] $end
$var integer 32 \ STA [31:0] $end
$var integer 32 ] SUB [31:0] $end
$var integer 32 ^ ZERO [31:0] $end
$upscope $end
$scope module ir $end
$var wire 8 _ bus_in [7:0] $end
$var wire 1 . debug $end
$var wire 1 0 instr_load_in $end
$var wire 1 1 instr_send_in $end
$var wire 4 ` opcode [3:0] $end
$var wire 1 4 rst $end
$var wire 4 a address_out [3:0] $end
$var reg 4 b high [3:0] $end
$var reg 4 c low [3:0] $end
$upscope $end
$scope module mar_ $end
$var wire 4 d address_in [3:0] $end
$var wire 4 e address_out [3:0] $end
$var wire 1 . debug $end
$var wire 1 C enable_in $end
$var wire 1 4 rst $end
$var reg 4 f _address [3:0] $end
$upscope $end
$scope module reg_a $end
$var wire 8 g bus [7:0] $end
$var wire 8 h bus_out [7:0] $end
$var wire 1 < data_load $end
$var wire 1 ; data_send $end
$var wire 1 . debug $end
$var wire 1 4 rst $end
$var wire 8 i unbuffered_out [7:0] $end
$var reg 8 j data [7:0] $end
$upscope $end
$scope module reg_b $end
$var wire 8 k bus [7:0] $end
$var wire 8 l bus_out [7:0] $end
$var wire 1 : data_load $end
$var wire 1 9 data_send $end
$var wire 1 . debug $end
$var wire 1 4 rst $end
$var wire 8 m unbuffered_out [7:0] $end
$var reg 8 n data [7:0] $end
$upscope $end
$scope module reg_out $end
$var wire 8 o bus [7:0] $end
$var wire 8 p bus_out [7:0] $end
$var wire 1 7 data_load $end
$var wire 1 9 data_send $end
$var wire 1 . debug $end
$var wire 1 4 rst $end
$var wire 8 q unbuffered_out [7:0] $end
$var reg 8 r data [7:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 s i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 s
bx r
bx q
bz p
bz o
bx n
bx m
bz l
bz k
bx j
bx i
bz h
bz g
b0 f
b0 e
bz d
bz c
bz b
bz a
bz `
bz _
b1 ^
b100 ]
b101 \
b10 [
b11 Z
b1010 Y
b0 X
b110 W
b10 V
b1 U
b1001 T
b111 S
b1000 R
b1011 Q
b0 P
b11 O
b0 N
b0 M
bz L
b0 K
b0 J
bz I
0H
0G
bz F
0E
b0 D
0C
bz B
0A
0@
0?
0>
0=
0<
0;
0:
09
b0 8
07
b0 6
bx 5
04
bx 3
bx 2
01
x0
bz /
1.
bz -
b0 ,
0+
x*
bx )
bx (
1'
b11 &
1%
0$
b0 #
0"
z!
$end
#200
bz D
bz e
bz f
1C
1?
b1 6
b1 J
b1 N
b10000100 M
1$
#400
0$
#600
10
0C
1=
1A
0?
b10 6
b10 J
b10 N
b1000101000 M
1$
#800
0$
#1000
1$
#1200
0$
#1400
1$
#1600
0$
#1800
1$
#2000
x1
1"
x0
0'
0$
b1010 #
b1 s
#2200
1$
#2400
0$
#2600
1$
#2800
0$
#3000
1$
#3200
0$
#3400
1$
#3600
0$
#3800
1$
#4000
01
0"
10
1'
0$
b10100 #
b10 s
#4200
1$
#4400
0$
#4600
1$
#4800
0$
#5000
1$
#5200
0$
#5400
1$
#5600
0$
#5800
1$
#6000
x1
1"
x0
0'
0$
b11110 #
b11 s
#6200
1$
#6400
0$
#6600
1$
#6800
0$
#7000
1$
#7200
0$
#7400
1$
#7600
0$
#7800
1$
#8000
01
0"
10
1'
0$
b101000 #
b100 s
#8200
1$
#8400
0$
#8600
1$
#8800
0$
#9000
1$
#9200
0$
#9400
1$
#9600
0$
#9800
1$
#10000
x1
1"
x0
0'
0$
b110010 #
b101 s
#10200
1$
#10400
0$
#10600
1$
#10800
0$
#11000
1$
#11200
0$
#11400
1$
#11600
0$
#11800
1$
#12000
01
0"
10
1'
0$
b111100 #
b110 s
#12200
1$
#12400
0$
#12600
1$
#12800
0$
#13000
1$
#13200
0$
#13400
1$
#13600
0$
#13800
1$
#14000
x1
1"
x0
0'
0$
b1000110 #
b111 s
#14200
1$
#14400
0$
#14600
1$
#14800
0$
#15000
1$
#15200
0$
#15400
1$
#15600
0$
#15800
1$
#16000
01
0"
10
1'
0$
b1010000 #
b1000 s
#16200
1$
#16400
0$
#16600
1$
#16800
0$
#17000
1$
#17200
0$
#17400
1$
#17600
0$
#17800
1$
#18000
x1
1"
x0
0'
0$
b1011010 #
b1001 s
#18200
1$
#18400
0$
#18600
1$
#18800
0$
#19000
1$
#19200
0$
#19400
1$
#19600
0$
#19800
1$
#20000
01
0"
10
1'
0$
b1100100 #
b1010 s
#20200
1$
#20400
0$
#20600
1$
#20800
0$
#21000
1$
#21200
0$
#21400
1$
#21600
0$
#21800
1$
#22000
x1
1"
x0
0'
0$
b1101110 #
b1011 s
#22200
1$
#22400
0$
#22600
1$
#22800
0$
#23000
1$
#23200
0$
#23400
1$
#23600
0$
#23800
1$
#24000
0$
b1100 s
